Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 25 23:52:10 2021
| Host         : LAPTOP-E46NNAVE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_initials_top_timing_summary_routed.rpt -pb vga_initials_top_timing_summary_routed.pb -rpx vga_initials_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_initials_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GEN_UART/GEN_FIFO_A/r_FIFO_COUNT_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GEN_UART/GEN_FIFO_A/r_FIFO_COUNT_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GEN_UART/GEN_FIFO_A/r_FIFO_COUNT_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GEN_UART/GEN_FIFO_A/r_FIFO_COUNT_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: GEN_UART/clk_bounce_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 119 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.477        0.000                      0                  172        0.045        0.000                      0                  172        2.633        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk25_clk_wiz_0       {0.000 19.922}     39.844          25.098          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk25_clk_wiz_0_1     {0.000 19.922}     39.844          25.098          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk25_clk_wiz_0            33.477        0.000                      0                  172        0.167        0.000                      0                  172       18.672        0.000                       0                   122  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk25_clk_wiz_0_1          33.482        0.000                      0                  172        0.167        0.000                      0                  172       18.672        0.000                       0                   122  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk25_clk_wiz_0_1  clk25_clk_wiz_0         33.477        0.000                      0                  172        0.045        0.000                      0                  172  
clk25_clk_wiz_0    clk25_clk_wiz_0_1       33.477        0.000                      0                  172        0.045        0.000                      0                  172  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.672ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.477ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/red_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.693ns (27.301%)  route 4.508ns (72.699%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          1.264     6.464    VGA_DRIVER/p_0_in[0]
    SLICE_X12Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.588 r  VGA_DRIVER/red[0]_i_1/O
                         net (fo=1, routed)           0.000     6.588    INIT/D[0]
    SLICE_X12Y105        FDCE                                         r  INIT/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X12Y105        FDCE                                         r  INIT/red_reg[0]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X12Y105        FDCE (Setup_fdce_C_D)        0.077    40.065    INIT/red_reg[0]
  -------------------------------------------------------------------
                         required time                         40.065    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                 33.477    

Slack (MET) :             33.496ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/red_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 1.715ns (27.558%)  route 4.508ns (72.442%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          1.264     6.464    VGA_DRIVER/p_0_in[0]
    SLICE_X12Y105        LUT3 (Prop_lut3_I0_O)        0.146     6.610 r  VGA_DRIVER/red[2]_i_2/O
                         net (fo=1, routed)           0.000     6.610    INIT/D[2]
    SLICE_X12Y105        FDCE                                         r  INIT/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X12Y105        FDCE                                         r  INIT/red_reg[2]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X12Y105        FDCE (Setup_fdce_C_D)        0.118    40.106    INIT/red_reg[2]
  -------------------------------------------------------------------
                         required time                         40.106    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                 33.496    

Slack (MET) :             33.657ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/blue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 1.693ns (28.343%)  route 4.280ns (71.657%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          1.036     6.236    VGA_DRIVER/p_0_in[0]
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.360 r  VGA_DRIVER/blue[0]_i_1/O
                         net (fo=1, routed)           0.000     6.360    INIT/blue_reg[2]_0[0]
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[0]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X13Y105        FDCE (Setup_fdce_C_D)        0.029    40.017    INIT/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         40.017    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 33.657    

Slack (MET) :             33.677ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/blue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.719ns (28.653%)  route 4.280ns (71.347%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          1.036     6.236    VGA_DRIVER/p_0_in[0]
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.150     6.386 r  VGA_DRIVER/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     6.386    INIT/blue_reg[2]_0[2]
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[2]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X13Y105        FDCE (Setup_fdce_C_D)        0.075    40.063    INIT/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         40.063    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                 33.677    

Slack (MET) :             33.827ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/blue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 1.693ns (29.163%)  route 4.112ns (70.837%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.868     6.068    VGA_DRIVER/p_0_in[0]
    SLICE_X13Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.192 r  VGA_DRIVER/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     6.192    INIT/blue_reg[2]_0[1]
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[1]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X13Y105        FDCE (Setup_fdce_C_D)        0.031    40.019    INIT/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         40.019    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                 33.827    

Slack (MET) :             33.864ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 1.569ns (27.741%)  route 4.087ns (72.259%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.842     6.042    INIT/p_0_in[0]
    SLICE_X15Y105        FDCE                                         r  INIT/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X15Y105        FDCE                                         r  INIT/red_reg[3]_lopt_replica/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X15Y105        FDCE (Setup_fdce_C_D)       -0.081    39.907    INIT/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                 33.864    

Slack (MET) :             33.876ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/red_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.688ns (29.102%)  route 4.112ns (70.898%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.868     6.068    VGA_DRIVER/p_0_in[0]
    SLICE_X13Y105        LUT2 (Prop_lut2_I0_O)        0.119     6.187 r  VGA_DRIVER/red[1]_i_1/O
                         net (fo=1, routed)           0.000     6.187    INIT/D[1]
    SLICE_X13Y105        FDCE                                         r  INIT/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X13Y105        FDCE                                         r  INIT/red_reg[1]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X13Y105        FDCE (Setup_fdce_C_D)        0.075    40.063    INIT/red_reg[1]
  -------------------------------------------------------------------
                         required time                         40.063    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                 33.876    

Slack (MET) :             33.923ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/green_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.693ns (29.418%)  route 4.062ns (70.582%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.817     6.017    VGA_DRIVER/p_0_in[0]
    SLICE_X14Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  VGA_DRIVER/green[1]_i_1/O
                         net (fo=1, routed)           0.000     6.141    INIT/green_reg[2]_1[1]
    SLICE_X14Y105        FDCE                                         r  INIT/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X14Y105        FDCE                                         r  INIT/green_reg[1]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.077    40.065    INIT/green_reg[1]
  -------------------------------------------------------------------
                         required time                         40.065    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                 33.923    

Slack (MET) :             34.007ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/green_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 1.693ns (29.831%)  route 3.982ns (70.169%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.737     5.938    VGA_DRIVER/p_0_in[0]
    SLICE_X14Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.062 r  VGA_DRIVER/green[0]_i_1/O
                         net (fo=1, routed)           0.000     6.062    INIT/green_reg[2]_1[0]
    SLICE_X14Y105        FDCE                                         r  INIT/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X14Y105        FDCE                                         r  INIT/green_reg[0]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.081    40.069    INIT/green_reg[0]
  -------------------------------------------------------------------
                         required time                         40.069    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 34.007    

Slack (MET) :             34.037ns  (required time - arrival time)
  Source:                 GEN_UART/count_time_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/count_time_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 2.378ns (41.559%)  route 3.344ns (58.441%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.511ns = ( 40.354 - 39.844 ) 
    Source Clock Delay      (SCD):    0.386ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.709     0.386    GEN_UART/n_0_58_BUFG
    SLICE_X1Y109         FDCE                                         r  GEN_UART/count_time_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.456     0.842 r  GEN_UART/count_time_reg[27]/Q
                         net (fo=2, routed)           0.685     1.527    GEN_UART/count_time_reg[27]
    SLICE_X0Y109         LUT4 (Prop_lut4_I2_O)        0.124     1.651 r  GEN_UART/clk_bounce_i_7/O
                         net (fo=1, routed)           0.783     2.434    GEN_UART/clk_bounce_i_7_n_1
    SLICE_X0Y110         LUT5 (Prop_lut5_I4_O)        0.124     2.558 f  GEN_UART/clk_bounce_i_3/O
                         net (fo=34, routed)          1.876     4.434    GEN_UART/clk_bounce_i_3_n_1
    SLICE_X1Y103         LUT5 (Prop_lut5_I1_O)        0.124     4.558 r  GEN_UART/count_time[0]_i_6/O
                         net (fo=1, routed)           0.000     4.558    GEN_UART/count_time[0]_i_6_n_1
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.090 r  GEN_UART/count_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    GEN_UART/count_time_reg[0]_i_1_n_1
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  GEN_UART/count_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.204    GEN_UART/count_time_reg[4]_i_1_n_1
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.318 r  GEN_UART/count_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.318    GEN_UART/count_time_reg[8]_i_1_n_1
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.432 r  GEN_UART/count_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.432    GEN_UART/count_time_reg[12]_i_1_n_1
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.546 r  GEN_UART/count_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.546    GEN_UART/count_time_reg[16]_i_1_n_1
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.660 r  GEN_UART/count_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.660    GEN_UART/count_time_reg[20]_i_1_n_1
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  GEN_UART/count_time_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.774    GEN_UART/count_time_reg[24]_i_1_n_1
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.108 r  GEN_UART/count_time_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.108    GEN_UART/count_time_reg[28]_i_1_n_7
    SLICE_X1Y110         FDCE                                         r  GEN_UART/count_time_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.590    40.354    GEN_UART/n_0_58_BUFG
    SLICE_X1Y110         FDCE                                         r  GEN_UART/count_time_reg[29]/C
                         clock pessimism             -0.150    40.204    
                         clock uncertainty           -0.122    40.083    
    SLICE_X1Y110         FDCE (Setup_fdce_C_D)        0.062    40.145    GEN_UART/count_time_reg[29]
  -------------------------------------------------------------------
                         required time                         40.145    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                 34.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 GEN_UART/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.645%)  route 0.190ns (57.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X4Y108         FDRE                                         r  GEN_UART/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_RX_Byte_reg[3]/Q
                         net (fo=2, routed)           0.190     0.778    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/DIB1
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.871     1.007    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.520     0.488    
    SLICE_X2Y108         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     0.612    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 GEN_UART/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.645%)  route 0.190ns (57.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.190     0.778    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/DIA1
    SLICE_X2Y109         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.871     1.007    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.520     0.488    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.608    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.608    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 GEN_UART/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.530%)  route 0.235ns (62.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_RX_Byte_reg[4]/Q
                         net (fo=2, routed)           0.235     0.823    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/DIC0
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.871     1.007    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.520     0.488    
    SLICE_X2Y108         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.632    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 VGA_DRIVER/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/vc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.092%)  route 0.152ns (44.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.571     0.421    VGA_DRIVER/n_0_58_BUFG
    SLICE_X9Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDCE (Prop_fdce_C_Q)         0.141     0.562 r  VGA_DRIVER/vc_reg_reg[2]/Q
                         net (fo=24, routed)          0.152     0.713    VGA_DRIVER/vc[2]
    SLICE_X8Y103         LUT6 (Prop_lut6_I4_O)        0.045     0.758 r  VGA_DRIVER/vc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.758    VGA_DRIVER/vc_reg[4]_i_1_n_1
    SLICE_X8Y103         FDCE                                         r  VGA_DRIVER/vc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.841     0.977    VGA_DRIVER/n_0_58_BUFG
    SLICE_X8Y103         FDCE                                         r  VGA_DRIVER/vc_reg_reg[4]/C
                         clock pessimism             -0.541     0.437    
    SLICE_X8Y103         FDCE (Hold_fdce_C_D)         0.121     0.558    VGA_DRIVER/vc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 GEN_UART/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.912%)  route 0.231ns (62.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.231     0.820    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/DIC1
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.871     1.007    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.520     0.488    
    SLICE_X2Y108         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     0.602    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.602    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 VGA_DRIVER/vc_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/vc_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.960%)  route 0.145ns (41.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.571     0.421    VGA_DRIVER/n_0_58_BUFG
    SLICE_X8Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDCE (Prop_fdce_C_Q)         0.164     0.585 r  VGA_DRIVER/vc_reg_reg[5]/Q
                         net (fo=11, routed)          0.145     0.730    VGA_DRIVER/vc_reg_reg[9]_0[2]
    SLICE_X8Y103         LUT6 (Prop_lut6_I1_O)        0.045     0.775 r  VGA_DRIVER/vc_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.775    VGA_DRIVER/vc_reg[6]_i_1_n_1
    SLICE_X8Y103         FDCE                                         r  VGA_DRIVER/vc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.841     0.977    VGA_DRIVER/n_0_58_BUFG
    SLICE_X8Y103         FDCE                                         r  VGA_DRIVER/vc_reg_reg[6]/C
                         clock pessimism             -0.541     0.437    
    SLICE_X8Y103         FDCE (Hold_fdce_C_D)         0.120     0.557    VGA_DRIVER/vc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 VGA_DRIVER/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.446%)  route 0.176ns (48.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.571     0.421    VGA_DRIVER/n_0_58_BUFG
    SLICE_X9Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDCE (Prop_fdce_C_Q)         0.141     0.562 r  VGA_DRIVER/vc_reg_reg[2]/Q
                         net (fo=24, routed)          0.176     0.737    VGA_DRIVER/vc[2]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.045     0.782 r  VGA_DRIVER/vc_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.782    VGA_DRIVER/vc_reg[5]_i_1_n_1
    SLICE_X8Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.841     0.977    VGA_DRIVER/n_0_58_BUFG
    SLICE_X8Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[5]/C
                         clock pessimism             -0.544     0.434    
    SLICE_X8Y104         FDCE (Hold_fdce_C_D)         0.120     0.554    VGA_DRIVER/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.554    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 GEN_UART/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X5Y109         FDRE                                         r  GEN_UART/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_Bit_Index_reg[2]/Q
                         net (fo=10, routed)          0.155     0.744    GEN_UART/r_Bit_Index[2]
    SLICE_X4Y109         LUT6 (Prop_lut6_I2_O)        0.045     0.789 r  GEN_UART/r_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     0.789    GEN_UART/r_RX_Byte[5]_i_1_n_1
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.868     1.004    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[5]/C
                         clock pessimism             -0.544     0.461    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.092     0.553    GEN_UART/r_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 GEN_UART/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X5Y109         FDRE                                         r  GEN_UART/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_Bit_Index_reg[2]/Q
                         net (fo=10, routed)          0.154     0.743    GEN_UART/r_Bit_Index[2]
    SLICE_X4Y109         LUT6 (Prop_lut6_I2_O)        0.045     0.788 r  GEN_UART/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     0.788    GEN_UART/r_RX_Byte[4]_i_1_n_1
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.868     1.004    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[4]/C
                         clock pessimism             -0.544     0.461    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.091     0.552    GEN_UART/r_RX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 GEN_UART/r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.246ns (67.459%)  route 0.119ns (32.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X6Y109         FDRE                                         r  GEN_UART/r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.148     0.596 f  GEN_UART/r_SM_Main_reg[2]/Q
                         net (fo=9, routed)           0.119     0.714    GEN_UART/r_SM_Main_reg_n_1_[2]
    SLICE_X6Y109         LUT6 (Prop_lut6_I2_O)        0.098     0.812 r  GEN_UART/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     0.812    GEN_UART/r_SM_Main[0]_i_1_n_1
    SLICE_X6Y109         FDRE                                         r  GEN_UART/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.868     1.004    GEN_UART/n_0_58_BUFG
    SLICE_X6Y109         FDRE                                         r  GEN_UART/r_SM_Main_reg[0]/C
                         clock pessimism             -0.557     0.448    
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.120     0.568    GEN_UART/r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.568    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 19.922 }
Period(ns):         39.844
Sources:            { CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         39.844      37.689     BUFGCTRL_X0Y17  CLK_GEN_PLL/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         39.844      37.689     BUFGCTRL_X0Y0   n_0_58_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.844      38.595     PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X0Y111    GEN_UART/GEN_FIFO_A/r_FIFO_COUNT_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X0Y111    GEN_UART/GEN_FIFO_A/r_FIFO_COUNT_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X0Y111    GEN_UART/GEN_FIFO_A/r_FIFO_COUNT_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X0Y111    GEN_UART/GEN_FIFO_A/r_FIFO_COUNT_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X3Y109    GEN_UART/GEN_FIFO_A/r_WR_INDEX_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X3Y109    GEN_UART/GEN_FIFO_A/r_WR_INDEX_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.844      38.844     SLICE_X0Y110    GEN_UART/clk_bounce_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.844      120.156    PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y109    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y109    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y109    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y109    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y109    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y109    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y109    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y109    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  CLK_GEN_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0_1
  To Clock:  clk25_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.672ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.482ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/red_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.693ns (27.301%)  route 4.508ns (72.699%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          1.264     6.464    VGA_DRIVER/p_0_in[0]
    SLICE_X12Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.588 r  VGA_DRIVER/red[0]_i_1/O
                         net (fo=1, routed)           0.000     6.588    INIT/D[0]
    SLICE_X12Y105        FDCE                                         r  INIT/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X12Y105        FDCE                                         r  INIT/red_reg[0]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.117    39.993    
    SLICE_X12Y105        FDCE (Setup_fdce_C_D)        0.077    40.070    INIT/red_reg[0]
  -------------------------------------------------------------------
                         required time                         40.070    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                 33.482    

Slack (MET) :             33.501ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/red_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 1.715ns (27.558%)  route 4.508ns (72.442%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          1.264     6.464    VGA_DRIVER/p_0_in[0]
    SLICE_X12Y105        LUT3 (Prop_lut3_I0_O)        0.146     6.610 r  VGA_DRIVER/red[2]_i_2/O
                         net (fo=1, routed)           0.000     6.610    INIT/D[2]
    SLICE_X12Y105        FDCE                                         r  INIT/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X12Y105        FDCE                                         r  INIT/red_reg[2]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.117    39.993    
    SLICE_X12Y105        FDCE (Setup_fdce_C_D)        0.118    40.111    INIT/red_reg[2]
  -------------------------------------------------------------------
                         required time                         40.111    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                 33.501    

Slack (MET) :             33.662ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/blue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 1.693ns (28.343%)  route 4.280ns (71.657%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          1.036     6.236    VGA_DRIVER/p_0_in[0]
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.360 r  VGA_DRIVER/blue[0]_i_1/O
                         net (fo=1, routed)           0.000     6.360    INIT/blue_reg[2]_0[0]
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[0]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.117    39.993    
    SLICE_X13Y105        FDCE (Setup_fdce_C_D)        0.029    40.022    INIT/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         40.022    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 33.662    

Slack (MET) :             33.682ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/blue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.719ns (28.653%)  route 4.280ns (71.347%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          1.036     6.236    VGA_DRIVER/p_0_in[0]
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.150     6.386 r  VGA_DRIVER/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     6.386    INIT/blue_reg[2]_0[2]
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[2]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.117    39.993    
    SLICE_X13Y105        FDCE (Setup_fdce_C_D)        0.075    40.068    INIT/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         40.068    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                 33.682    

Slack (MET) :             33.832ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/blue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 1.693ns (29.163%)  route 4.112ns (70.837%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.868     6.068    VGA_DRIVER/p_0_in[0]
    SLICE_X13Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.192 r  VGA_DRIVER/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     6.192    INIT/blue_reg[2]_0[1]
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[1]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.117    39.993    
    SLICE_X13Y105        FDCE (Setup_fdce_C_D)        0.031    40.024    INIT/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         40.024    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                 33.832    

Slack (MET) :             33.869ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 1.569ns (27.741%)  route 4.087ns (72.259%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.842     6.042    INIT/p_0_in[0]
    SLICE_X15Y105        FDCE                                         r  INIT/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X15Y105        FDCE                                         r  INIT/red_reg[3]_lopt_replica/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.117    39.993    
    SLICE_X15Y105        FDCE (Setup_fdce_C_D)       -0.081    39.912    INIT/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         39.912    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                 33.869    

Slack (MET) :             33.881ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/red_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.688ns (29.102%)  route 4.112ns (70.898%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.868     6.068    VGA_DRIVER/p_0_in[0]
    SLICE_X13Y105        LUT2 (Prop_lut2_I0_O)        0.119     6.187 r  VGA_DRIVER/red[1]_i_1/O
                         net (fo=1, routed)           0.000     6.187    INIT/D[1]
    SLICE_X13Y105        FDCE                                         r  INIT/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X13Y105        FDCE                                         r  INIT/red_reg[1]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.117    39.993    
    SLICE_X13Y105        FDCE (Setup_fdce_C_D)        0.075    40.068    INIT/red_reg[1]
  -------------------------------------------------------------------
                         required time                         40.068    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                 33.881    

Slack (MET) :             33.928ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/green_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.693ns (29.418%)  route 4.062ns (70.582%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.817     6.017    VGA_DRIVER/p_0_in[0]
    SLICE_X14Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  VGA_DRIVER/green[1]_i_1/O
                         net (fo=1, routed)           0.000     6.141    INIT/green_reg[2]_1[1]
    SLICE_X14Y105        FDCE                                         r  INIT/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X14Y105        FDCE                                         r  INIT/green_reg[1]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.117    39.993    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.077    40.070    INIT/green_reg[1]
  -------------------------------------------------------------------
                         required time                         40.070    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                 33.928    

Slack (MET) :             34.012ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/green_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 1.693ns (29.831%)  route 3.982ns (70.169%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.737     5.938    VGA_DRIVER/p_0_in[0]
    SLICE_X14Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.062 r  VGA_DRIVER/green[0]_i_1/O
                         net (fo=1, routed)           0.000     6.062    INIT/green_reg[2]_1[0]
    SLICE_X14Y105        FDCE                                         r  INIT/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X14Y105        FDCE                                         r  INIT/green_reg[0]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.117    39.993    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.081    40.074    INIT/green_reg[0]
  -------------------------------------------------------------------
                         required time                         40.074    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 34.012    

Slack (MET) :             34.042ns  (required time - arrival time)
  Source:                 GEN_UART/count_time_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/count_time_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 2.378ns (41.559%)  route 3.344ns (58.441%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.511ns = ( 40.354 - 39.844 ) 
    Source Clock Delay      (SCD):    0.386ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.709     0.386    GEN_UART/n_0_58_BUFG
    SLICE_X1Y109         FDCE                                         r  GEN_UART/count_time_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.456     0.842 r  GEN_UART/count_time_reg[27]/Q
                         net (fo=2, routed)           0.685     1.527    GEN_UART/count_time_reg[27]
    SLICE_X0Y109         LUT4 (Prop_lut4_I2_O)        0.124     1.651 r  GEN_UART/clk_bounce_i_7/O
                         net (fo=1, routed)           0.783     2.434    GEN_UART/clk_bounce_i_7_n_1
    SLICE_X0Y110         LUT5 (Prop_lut5_I4_O)        0.124     2.558 f  GEN_UART/clk_bounce_i_3/O
                         net (fo=34, routed)          1.876     4.434    GEN_UART/clk_bounce_i_3_n_1
    SLICE_X1Y103         LUT5 (Prop_lut5_I1_O)        0.124     4.558 r  GEN_UART/count_time[0]_i_6/O
                         net (fo=1, routed)           0.000     4.558    GEN_UART/count_time[0]_i_6_n_1
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.090 r  GEN_UART/count_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    GEN_UART/count_time_reg[0]_i_1_n_1
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  GEN_UART/count_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.204    GEN_UART/count_time_reg[4]_i_1_n_1
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.318 r  GEN_UART/count_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.318    GEN_UART/count_time_reg[8]_i_1_n_1
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.432 r  GEN_UART/count_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.432    GEN_UART/count_time_reg[12]_i_1_n_1
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.546 r  GEN_UART/count_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.546    GEN_UART/count_time_reg[16]_i_1_n_1
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.660 r  GEN_UART/count_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.660    GEN_UART/count_time_reg[20]_i_1_n_1
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  GEN_UART/count_time_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.774    GEN_UART/count_time_reg[24]_i_1_n_1
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.108 r  GEN_UART/count_time_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.108    GEN_UART/count_time_reg[28]_i_1_n_7
    SLICE_X1Y110         FDCE                                         r  GEN_UART/count_time_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.590    40.354    GEN_UART/n_0_58_BUFG
    SLICE_X1Y110         FDCE                                         r  GEN_UART/count_time_reg[29]/C
                         clock pessimism             -0.150    40.204    
                         clock uncertainty           -0.117    40.088    
    SLICE_X1Y110         FDCE (Setup_fdce_C_D)        0.062    40.150    GEN_UART/count_time_reg[29]
  -------------------------------------------------------------------
                         required time                         40.150    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                 34.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 GEN_UART/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.645%)  route 0.190ns (57.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X4Y108         FDRE                                         r  GEN_UART/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_RX_Byte_reg[3]/Q
                         net (fo=2, routed)           0.190     0.778    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/DIB1
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.871     1.007    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.520     0.488    
    SLICE_X2Y108         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     0.612    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 GEN_UART/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.645%)  route 0.190ns (57.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.190     0.778    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/DIA1
    SLICE_X2Y109         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.871     1.007    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.520     0.488    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.608    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.608    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 GEN_UART/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.530%)  route 0.235ns (62.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_RX_Byte_reg[4]/Q
                         net (fo=2, routed)           0.235     0.823    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/DIC0
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.871     1.007    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.520     0.488    
    SLICE_X2Y108         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.632    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 VGA_DRIVER/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/vc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.092%)  route 0.152ns (44.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.571     0.421    VGA_DRIVER/n_0_58_BUFG
    SLICE_X9Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDCE (Prop_fdce_C_Q)         0.141     0.562 r  VGA_DRIVER/vc_reg_reg[2]/Q
                         net (fo=24, routed)          0.152     0.713    VGA_DRIVER/vc[2]
    SLICE_X8Y103         LUT6 (Prop_lut6_I4_O)        0.045     0.758 r  VGA_DRIVER/vc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.758    VGA_DRIVER/vc_reg[4]_i_1_n_1
    SLICE_X8Y103         FDCE                                         r  VGA_DRIVER/vc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.841     0.977    VGA_DRIVER/n_0_58_BUFG
    SLICE_X8Y103         FDCE                                         r  VGA_DRIVER/vc_reg_reg[4]/C
                         clock pessimism             -0.541     0.437    
    SLICE_X8Y103         FDCE (Hold_fdce_C_D)         0.121     0.558    VGA_DRIVER/vc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 GEN_UART/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.912%)  route 0.231ns (62.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.231     0.820    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/DIC1
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.871     1.007    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.520     0.488    
    SLICE_X2Y108         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     0.602    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.602    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 VGA_DRIVER/vc_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/vc_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.960%)  route 0.145ns (41.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.571     0.421    VGA_DRIVER/n_0_58_BUFG
    SLICE_X8Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDCE (Prop_fdce_C_Q)         0.164     0.585 r  VGA_DRIVER/vc_reg_reg[5]/Q
                         net (fo=11, routed)          0.145     0.730    VGA_DRIVER/vc_reg_reg[9]_0[2]
    SLICE_X8Y103         LUT6 (Prop_lut6_I1_O)        0.045     0.775 r  VGA_DRIVER/vc_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.775    VGA_DRIVER/vc_reg[6]_i_1_n_1
    SLICE_X8Y103         FDCE                                         r  VGA_DRIVER/vc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.841     0.977    VGA_DRIVER/n_0_58_BUFG
    SLICE_X8Y103         FDCE                                         r  VGA_DRIVER/vc_reg_reg[6]/C
                         clock pessimism             -0.541     0.437    
    SLICE_X8Y103         FDCE (Hold_fdce_C_D)         0.120     0.557    VGA_DRIVER/vc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 VGA_DRIVER/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.446%)  route 0.176ns (48.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.571     0.421    VGA_DRIVER/n_0_58_BUFG
    SLICE_X9Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDCE (Prop_fdce_C_Q)         0.141     0.562 r  VGA_DRIVER/vc_reg_reg[2]/Q
                         net (fo=24, routed)          0.176     0.737    VGA_DRIVER/vc[2]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.045     0.782 r  VGA_DRIVER/vc_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.782    VGA_DRIVER/vc_reg[5]_i_1_n_1
    SLICE_X8Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.841     0.977    VGA_DRIVER/n_0_58_BUFG
    SLICE_X8Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[5]/C
                         clock pessimism             -0.544     0.434    
    SLICE_X8Y104         FDCE (Hold_fdce_C_D)         0.120     0.554    VGA_DRIVER/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.554    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 GEN_UART/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X5Y109         FDRE                                         r  GEN_UART/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_Bit_Index_reg[2]/Q
                         net (fo=10, routed)          0.155     0.744    GEN_UART/r_Bit_Index[2]
    SLICE_X4Y109         LUT6 (Prop_lut6_I2_O)        0.045     0.789 r  GEN_UART/r_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     0.789    GEN_UART/r_RX_Byte[5]_i_1_n_1
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.868     1.004    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[5]/C
                         clock pessimism             -0.544     0.461    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.092     0.553    GEN_UART/r_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 GEN_UART/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X5Y109         FDRE                                         r  GEN_UART/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_Bit_Index_reg[2]/Q
                         net (fo=10, routed)          0.154     0.743    GEN_UART/r_Bit_Index[2]
    SLICE_X4Y109         LUT6 (Prop_lut6_I2_O)        0.045     0.788 r  GEN_UART/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     0.788    GEN_UART/r_RX_Byte[4]_i_1_n_1
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.868     1.004    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[4]/C
                         clock pessimism             -0.544     0.461    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.091     0.552    GEN_UART/r_RX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 GEN_UART/r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.246ns (67.459%)  route 0.119ns (32.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X6Y109         FDRE                                         r  GEN_UART/r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.148     0.596 f  GEN_UART/r_SM_Main_reg[2]/Q
                         net (fo=9, routed)           0.119     0.714    GEN_UART/r_SM_Main_reg_n_1_[2]
    SLICE_X6Y109         LUT6 (Prop_lut6_I2_O)        0.098     0.812 r  GEN_UART/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     0.812    GEN_UART/r_SM_Main[0]_i_1_n_1
    SLICE_X6Y109         FDRE                                         r  GEN_UART/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.868     1.004    GEN_UART/n_0_58_BUFG
    SLICE_X6Y109         FDRE                                         r  GEN_UART/r_SM_Main_reg[0]/C
                         clock pessimism             -0.557     0.448    
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.120     0.568    GEN_UART/r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.568    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0_1
Waveform(ns):       { 0.000 19.922 }
Period(ns):         39.844
Sources:            { CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         39.844      37.689     BUFGCTRL_X0Y17  CLK_GEN_PLL/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         39.844      37.689     BUFGCTRL_X0Y0   n_0_58_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.844      38.595     PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X0Y111    GEN_UART/GEN_FIFO_A/r_FIFO_COUNT_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X0Y111    GEN_UART/GEN_FIFO_A/r_FIFO_COUNT_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X0Y111    GEN_UART/GEN_FIFO_A/r_FIFO_COUNT_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X0Y111    GEN_UART/GEN_FIFO_A/r_FIFO_COUNT_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X3Y109    GEN_UART/GEN_FIFO_A/r_WR_INDEX_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X3Y109    GEN_UART/GEN_FIFO_A/r_WR_INDEX_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.844      38.844     SLICE_X0Y110    GEN_UART/clk_bounce_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.844      120.156    PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y109    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y109    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y109    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y109    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y109    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y109    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y108    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y109    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         19.922      18.672     SLICE_X2Y109    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  CLK_GEN_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0_1
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.477ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/red_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.693ns (27.301%)  route 4.508ns (72.699%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          1.264     6.464    VGA_DRIVER/p_0_in[0]
    SLICE_X12Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.588 r  VGA_DRIVER/red[0]_i_1/O
                         net (fo=1, routed)           0.000     6.588    INIT/D[0]
    SLICE_X12Y105        FDCE                                         r  INIT/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X12Y105        FDCE                                         r  INIT/red_reg[0]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X12Y105        FDCE (Setup_fdce_C_D)        0.077    40.065    INIT/red_reg[0]
  -------------------------------------------------------------------
                         required time                         40.065    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                 33.477    

Slack (MET) :             33.496ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/red_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 1.715ns (27.558%)  route 4.508ns (72.442%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          1.264     6.464    VGA_DRIVER/p_0_in[0]
    SLICE_X12Y105        LUT3 (Prop_lut3_I0_O)        0.146     6.610 r  VGA_DRIVER/red[2]_i_2/O
                         net (fo=1, routed)           0.000     6.610    INIT/D[2]
    SLICE_X12Y105        FDCE                                         r  INIT/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X12Y105        FDCE                                         r  INIT/red_reg[2]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X12Y105        FDCE (Setup_fdce_C_D)        0.118    40.106    INIT/red_reg[2]
  -------------------------------------------------------------------
                         required time                         40.106    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                 33.496    

Slack (MET) :             33.657ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/blue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 1.693ns (28.343%)  route 4.280ns (71.657%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          1.036     6.236    VGA_DRIVER/p_0_in[0]
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.360 r  VGA_DRIVER/blue[0]_i_1/O
                         net (fo=1, routed)           0.000     6.360    INIT/blue_reg[2]_0[0]
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[0]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X13Y105        FDCE (Setup_fdce_C_D)        0.029    40.017    INIT/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         40.017    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 33.657    

Slack (MET) :             33.677ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/blue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.719ns (28.653%)  route 4.280ns (71.347%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          1.036     6.236    VGA_DRIVER/p_0_in[0]
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.150     6.386 r  VGA_DRIVER/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     6.386    INIT/blue_reg[2]_0[2]
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[2]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X13Y105        FDCE (Setup_fdce_C_D)        0.075    40.063    INIT/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         40.063    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                 33.677    

Slack (MET) :             33.827ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/blue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 1.693ns (29.163%)  route 4.112ns (70.837%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.868     6.068    VGA_DRIVER/p_0_in[0]
    SLICE_X13Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.192 r  VGA_DRIVER/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     6.192    INIT/blue_reg[2]_0[1]
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[1]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X13Y105        FDCE (Setup_fdce_C_D)        0.031    40.019    INIT/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         40.019    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                 33.827    

Slack (MET) :             33.864ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 1.569ns (27.741%)  route 4.087ns (72.259%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.842     6.042    INIT/p_0_in[0]
    SLICE_X15Y105        FDCE                                         r  INIT/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X15Y105        FDCE                                         r  INIT/red_reg[3]_lopt_replica/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X15Y105        FDCE (Setup_fdce_C_D)       -0.081    39.907    INIT/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                 33.864    

Slack (MET) :             33.876ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/red_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.688ns (29.102%)  route 4.112ns (70.898%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.868     6.068    VGA_DRIVER/p_0_in[0]
    SLICE_X13Y105        LUT2 (Prop_lut2_I0_O)        0.119     6.187 r  VGA_DRIVER/red[1]_i_1/O
                         net (fo=1, routed)           0.000     6.187    INIT/D[1]
    SLICE_X13Y105        FDCE                                         r  INIT/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X13Y105        FDCE                                         r  INIT/red_reg[1]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X13Y105        FDCE (Setup_fdce_C_D)        0.075    40.063    INIT/red_reg[1]
  -------------------------------------------------------------------
                         required time                         40.063    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                 33.876    

Slack (MET) :             33.923ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/green_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.693ns (29.418%)  route 4.062ns (70.582%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.817     6.017    VGA_DRIVER/p_0_in[0]
    SLICE_X14Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  VGA_DRIVER/green[1]_i_1/O
                         net (fo=1, routed)           0.000     6.141    INIT/green_reg[2]_1[1]
    SLICE_X14Y105        FDCE                                         r  INIT/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X14Y105        FDCE                                         r  INIT/green_reg[1]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.077    40.065    INIT/green_reg[1]
  -------------------------------------------------------------------
                         required time                         40.065    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                 33.923    

Slack (MET) :             34.007ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/green_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 1.693ns (29.831%)  route 3.982ns (70.169%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.737     5.938    VGA_DRIVER/p_0_in[0]
    SLICE_X14Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.062 r  VGA_DRIVER/green[0]_i_1/O
                         net (fo=1, routed)           0.000     6.062    INIT/green_reg[2]_1[0]
    SLICE_X14Y105        FDCE                                         r  INIT/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X14Y105        FDCE                                         r  INIT/green_reg[0]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.081    40.069    INIT/green_reg[0]
  -------------------------------------------------------------------
                         required time                         40.069    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 34.007    

Slack (MET) :             34.037ns  (required time - arrival time)
  Source:                 GEN_UART/count_time_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/count_time_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 2.378ns (41.559%)  route 3.344ns (58.441%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.511ns = ( 40.354 - 39.844 ) 
    Source Clock Delay      (SCD):    0.386ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.709     0.386    GEN_UART/n_0_58_BUFG
    SLICE_X1Y109         FDCE                                         r  GEN_UART/count_time_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.456     0.842 r  GEN_UART/count_time_reg[27]/Q
                         net (fo=2, routed)           0.685     1.527    GEN_UART/count_time_reg[27]
    SLICE_X0Y109         LUT4 (Prop_lut4_I2_O)        0.124     1.651 r  GEN_UART/clk_bounce_i_7/O
                         net (fo=1, routed)           0.783     2.434    GEN_UART/clk_bounce_i_7_n_1
    SLICE_X0Y110         LUT5 (Prop_lut5_I4_O)        0.124     2.558 f  GEN_UART/clk_bounce_i_3/O
                         net (fo=34, routed)          1.876     4.434    GEN_UART/clk_bounce_i_3_n_1
    SLICE_X1Y103         LUT5 (Prop_lut5_I1_O)        0.124     4.558 r  GEN_UART/count_time[0]_i_6/O
                         net (fo=1, routed)           0.000     4.558    GEN_UART/count_time[0]_i_6_n_1
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.090 r  GEN_UART/count_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    GEN_UART/count_time_reg[0]_i_1_n_1
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  GEN_UART/count_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.204    GEN_UART/count_time_reg[4]_i_1_n_1
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.318 r  GEN_UART/count_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.318    GEN_UART/count_time_reg[8]_i_1_n_1
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.432 r  GEN_UART/count_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.432    GEN_UART/count_time_reg[12]_i_1_n_1
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.546 r  GEN_UART/count_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.546    GEN_UART/count_time_reg[16]_i_1_n_1
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.660 r  GEN_UART/count_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.660    GEN_UART/count_time_reg[20]_i_1_n_1
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  GEN_UART/count_time_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.774    GEN_UART/count_time_reg[24]_i_1_n_1
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.108 r  GEN_UART/count_time_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.108    GEN_UART/count_time_reg[28]_i_1_n_7
    SLICE_X1Y110         FDCE                                         r  GEN_UART/count_time_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.590    40.354    GEN_UART/n_0_58_BUFG
    SLICE_X1Y110         FDCE                                         r  GEN_UART/count_time_reg[29]/C
                         clock pessimism             -0.150    40.204    
                         clock uncertainty           -0.122    40.083    
    SLICE_X1Y110         FDCE (Setup_fdce_C_D)        0.062    40.145    GEN_UART/count_time_reg[29]
  -------------------------------------------------------------------
                         required time                         40.145    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                 34.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 GEN_UART/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.645%)  route 0.190ns (57.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X4Y108         FDRE                                         r  GEN_UART/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_RX_Byte_reg[3]/Q
                         net (fo=2, routed)           0.190     0.778    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/DIB1
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.871     1.007    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.520     0.488    
                         clock uncertainty            0.122     0.609    
    SLICE_X2Y108         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     0.733    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 GEN_UART/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.645%)  route 0.190ns (57.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.190     0.778    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/DIA1
    SLICE_X2Y109         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.871     1.007    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.520     0.488    
                         clock uncertainty            0.122     0.609    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.729    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 GEN_UART/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.530%)  route 0.235ns (62.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_RX_Byte_reg[4]/Q
                         net (fo=2, routed)           0.235     0.823    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/DIC0
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.871     1.007    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.520     0.488    
                         clock uncertainty            0.122     0.609    
    SLICE_X2Y108         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.753    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 VGA_DRIVER/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/vc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.092%)  route 0.152ns (44.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.571     0.421    VGA_DRIVER/n_0_58_BUFG
    SLICE_X9Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDCE (Prop_fdce_C_Q)         0.141     0.562 r  VGA_DRIVER/vc_reg_reg[2]/Q
                         net (fo=24, routed)          0.152     0.713    VGA_DRIVER/vc[2]
    SLICE_X8Y103         LUT6 (Prop_lut6_I4_O)        0.045     0.758 r  VGA_DRIVER/vc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.758    VGA_DRIVER/vc_reg[4]_i_1_n_1
    SLICE_X8Y103         FDCE                                         r  VGA_DRIVER/vc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.841     0.977    VGA_DRIVER/n_0_58_BUFG
    SLICE_X8Y103         FDCE                                         r  VGA_DRIVER/vc_reg_reg[4]/C
                         clock pessimism             -0.541     0.437    
                         clock uncertainty            0.122     0.558    
    SLICE_X8Y103         FDCE (Hold_fdce_C_D)         0.121     0.679    VGA_DRIVER/vc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 GEN_UART/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.912%)  route 0.231ns (62.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.231     0.820    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/DIC1
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.871     1.007    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.520     0.488    
                         clock uncertainty            0.122     0.609    
    SLICE_X2Y108         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     0.723    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 VGA_DRIVER/vc_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/vc_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.960%)  route 0.145ns (41.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.571     0.421    VGA_DRIVER/n_0_58_BUFG
    SLICE_X8Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDCE (Prop_fdce_C_Q)         0.164     0.585 r  VGA_DRIVER/vc_reg_reg[5]/Q
                         net (fo=11, routed)          0.145     0.730    VGA_DRIVER/vc_reg_reg[9]_0[2]
    SLICE_X8Y103         LUT6 (Prop_lut6_I1_O)        0.045     0.775 r  VGA_DRIVER/vc_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.775    VGA_DRIVER/vc_reg[6]_i_1_n_1
    SLICE_X8Y103         FDCE                                         r  VGA_DRIVER/vc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.841     0.977    VGA_DRIVER/n_0_58_BUFG
    SLICE_X8Y103         FDCE                                         r  VGA_DRIVER/vc_reg_reg[6]/C
                         clock pessimism             -0.541     0.437    
                         clock uncertainty            0.122     0.558    
    SLICE_X8Y103         FDCE (Hold_fdce_C_D)         0.120     0.678    VGA_DRIVER/vc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 VGA_DRIVER/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.446%)  route 0.176ns (48.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.571     0.421    VGA_DRIVER/n_0_58_BUFG
    SLICE_X9Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDCE (Prop_fdce_C_Q)         0.141     0.562 r  VGA_DRIVER/vc_reg_reg[2]/Q
                         net (fo=24, routed)          0.176     0.737    VGA_DRIVER/vc[2]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.045     0.782 r  VGA_DRIVER/vc_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.782    VGA_DRIVER/vc_reg[5]_i_1_n_1
    SLICE_X8Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.841     0.977    VGA_DRIVER/n_0_58_BUFG
    SLICE_X8Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[5]/C
                         clock pessimism             -0.544     0.434    
                         clock uncertainty            0.122     0.555    
    SLICE_X8Y104         FDCE (Hold_fdce_C_D)         0.120     0.675    VGA_DRIVER/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 GEN_UART/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X5Y109         FDRE                                         r  GEN_UART/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_Bit_Index_reg[2]/Q
                         net (fo=10, routed)          0.155     0.744    GEN_UART/r_Bit_Index[2]
    SLICE_X4Y109         LUT6 (Prop_lut6_I2_O)        0.045     0.789 r  GEN_UART/r_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     0.789    GEN_UART/r_RX_Byte[5]_i_1_n_1
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.868     1.004    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[5]/C
                         clock pessimism             -0.544     0.461    
                         clock uncertainty            0.122     0.582    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.092     0.674    GEN_UART/r_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 GEN_UART/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X5Y109         FDRE                                         r  GEN_UART/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_Bit_Index_reg[2]/Q
                         net (fo=10, routed)          0.154     0.743    GEN_UART/r_Bit_Index[2]
    SLICE_X4Y109         LUT6 (Prop_lut6_I2_O)        0.045     0.788 r  GEN_UART/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     0.788    GEN_UART/r_RX_Byte[4]_i_1_n_1
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.868     1.004    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[4]/C
                         clock pessimism             -0.544     0.461    
                         clock uncertainty            0.122     0.582    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.091     0.673    GEN_UART/r_RX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 GEN_UART/r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.246ns (67.459%)  route 0.119ns (32.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X6Y109         FDRE                                         r  GEN_UART/r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.148     0.596 f  GEN_UART/r_SM_Main_reg[2]/Q
                         net (fo=9, routed)           0.119     0.714    GEN_UART/r_SM_Main_reg_n_1_[2]
    SLICE_X6Y109         LUT6 (Prop_lut6_I2_O)        0.098     0.812 r  GEN_UART/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     0.812    GEN_UART/r_SM_Main[0]_i_1_n_1
    SLICE_X6Y109         FDRE                                         r  GEN_UART/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.868     1.004    GEN_UART/n_0_58_BUFG
    SLICE_X6Y109         FDRE                                         r  GEN_UART/r_SM_Main_reg[0]/C
                         clock pessimism             -0.557     0.448    
                         clock uncertainty            0.122     0.569    
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.120     0.689    GEN_UART/r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.477ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/red_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.693ns (27.301%)  route 4.508ns (72.699%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          1.264     6.464    VGA_DRIVER/p_0_in[0]
    SLICE_X12Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.588 r  VGA_DRIVER/red[0]_i_1/O
                         net (fo=1, routed)           0.000     6.588    INIT/D[0]
    SLICE_X12Y105        FDCE                                         r  INIT/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X12Y105        FDCE                                         r  INIT/red_reg[0]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X12Y105        FDCE (Setup_fdce_C_D)        0.077    40.065    INIT/red_reg[0]
  -------------------------------------------------------------------
                         required time                         40.065    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                 33.477    

Slack (MET) :             33.496ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/red_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 1.715ns (27.558%)  route 4.508ns (72.442%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          1.264     6.464    VGA_DRIVER/p_0_in[0]
    SLICE_X12Y105        LUT3 (Prop_lut3_I0_O)        0.146     6.610 r  VGA_DRIVER/red[2]_i_2/O
                         net (fo=1, routed)           0.000     6.610    INIT/D[2]
    SLICE_X12Y105        FDCE                                         r  INIT/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X12Y105        FDCE                                         r  INIT/red_reg[2]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X12Y105        FDCE (Setup_fdce_C_D)        0.118    40.106    INIT/red_reg[2]
  -------------------------------------------------------------------
                         required time                         40.106    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                 33.496    

Slack (MET) :             33.657ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/blue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 1.693ns (28.343%)  route 4.280ns (71.657%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          1.036     6.236    VGA_DRIVER/p_0_in[0]
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.360 r  VGA_DRIVER/blue[0]_i_1/O
                         net (fo=1, routed)           0.000     6.360    INIT/blue_reg[2]_0[0]
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[0]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X13Y105        FDCE (Setup_fdce_C_D)        0.029    40.017    INIT/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         40.017    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 33.657    

Slack (MET) :             33.677ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/blue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.719ns (28.653%)  route 4.280ns (71.347%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          1.036     6.236    VGA_DRIVER/p_0_in[0]
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.150     6.386 r  VGA_DRIVER/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     6.386    INIT/blue_reg[2]_0[2]
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[2]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X13Y105        FDCE (Setup_fdce_C_D)        0.075    40.063    INIT/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         40.063    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                 33.677    

Slack (MET) :             33.827ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/blue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 1.693ns (29.163%)  route 4.112ns (70.837%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.868     6.068    VGA_DRIVER/p_0_in[0]
    SLICE_X13Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.192 r  VGA_DRIVER/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     6.192    INIT/blue_reg[2]_0[1]
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X13Y105        FDCE                                         r  INIT/blue_reg[1]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X13Y105        FDCE (Setup_fdce_C_D)        0.031    40.019    INIT/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         40.019    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                 33.827    

Slack (MET) :             33.864ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 1.569ns (27.741%)  route 4.087ns (72.259%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.842     6.042    INIT/p_0_in[0]
    SLICE_X15Y105        FDCE                                         r  INIT/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X15Y105        FDCE                                         r  INIT/red_reg[3]_lopt_replica/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X15Y105        FDCE (Setup_fdce_C_D)       -0.081    39.907    INIT/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                 33.864    

Slack (MET) :             33.876ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/red_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.688ns (29.102%)  route 4.112ns (70.898%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.868     6.068    VGA_DRIVER/p_0_in[0]
    SLICE_X13Y105        LUT2 (Prop_lut2_I0_O)        0.119     6.187 r  VGA_DRIVER/red[1]_i_1/O
                         net (fo=1, routed)           0.000     6.187    INIT/D[1]
    SLICE_X13Y105        FDCE                                         r  INIT/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X13Y105        FDCE                                         r  INIT/red_reg[1]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X13Y105        FDCE (Setup_fdce_C_D)        0.075    40.063    INIT/red_reg[1]
  -------------------------------------------------------------------
                         required time                         40.063    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                 33.876    

Slack (MET) :             33.923ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/green_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.693ns (29.418%)  route 4.062ns (70.582%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.817     6.017    VGA_DRIVER/p_0_in[0]
    SLICE_X14Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  VGA_DRIVER/green[1]_i_1/O
                         net (fo=1, routed)           0.000     6.141    INIT/green_reg[2]_1[1]
    SLICE_X14Y105        FDCE                                         r  INIT/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X14Y105        FDCE                                         r  INIT/green_reg[1]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.077    40.065    INIT/green_reg[1]
  -------------------------------------------------------------------
                         required time                         40.065    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                 33.923    

Slack (MET) :             34.007ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT/green_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 1.693ns (29.831%)  route 3.982ns (70.169%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 40.276 - 39.844 ) 
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.710     0.387    VGA_DRIVER/n_0_58_BUFG
    SLICE_X4Y103         FDCE                                         r  VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     0.806 f  VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=14, routed)          1.028     1.834    VGA_DRIVER/Q[1]
    SLICE_X3Y104         LUT1 (Prop_lut1_I0_O)        0.299     2.133 r  VGA_DRIVER/red[3]_i_13/O
                         net (fo=1, routed)           0.000     2.133    VGA_DRIVER/red[3]_i_13_n_1
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.557 r  VGA_DRIVER/red_reg[3]_i_4/O[1]
                         net (fo=4, routed)           1.411     3.968    VGA_DRIVER/red_reg[3]_i_4_n_7
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.303     4.271 r  VGA_DRIVER/red[3]_i_6/O
                         net (fo=1, routed)           0.806     5.076    VGA_DRIVER/red[3]_i_6_n_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     5.200 r  VGA_DRIVER/red[3]_i_1/O
                         net (fo=12, routed)          0.737     5.938    VGA_DRIVER/p_0_in[0]
    SLICE_X14Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.062 r  VGA_DRIVER/green[0]_i_1/O
                         net (fo=1, routed)           0.000     6.062    INIT/green_reg[2]_1[0]
    SLICE_X14Y105        FDCE                                         r  INIT/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.511    40.276    INIT/n_0_58_BUFG
    SLICE_X14Y105        FDCE                                         r  INIT/green_reg[0]/C
                         clock pessimism             -0.166    40.109    
                         clock uncertainty           -0.122    39.988    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.081    40.069    INIT/green_reg[0]
  -------------------------------------------------------------------
                         required time                         40.069    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 34.007    

Slack (MET) :             34.037ns  (required time - arrival time)
  Source:                 GEN_UART/count_time_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/count_time_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0_1 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 2.378ns (41.559%)  route 3.344ns (58.441%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.511ns = ( 40.354 - 39.844 ) 
    Source Clock Delay      (SCD):    0.386ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -2.264    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -1.419    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.323 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.709     0.386    GEN_UART/n_0_58_BUFG
    SLICE_X1Y109         FDCE                                         r  GEN_UART/count_time_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.456     0.842 r  GEN_UART/count_time_reg[27]/Q
                         net (fo=2, routed)           0.685     1.527    GEN_UART/count_time_reg[27]
    SLICE_X0Y109         LUT4 (Prop_lut4_I2_O)        0.124     1.651 r  GEN_UART/clk_bounce_i_7/O
                         net (fo=1, routed)           0.783     2.434    GEN_UART/clk_bounce_i_7_n_1
    SLICE_X0Y110         LUT5 (Prop_lut5_I4_O)        0.124     2.558 f  GEN_UART/clk_bounce_i_3/O
                         net (fo=34, routed)          1.876     4.434    GEN_UART/clk_bounce_i_3_n_1
    SLICE_X1Y103         LUT5 (Prop_lut5_I1_O)        0.124     4.558 r  GEN_UART/count_time[0]_i_6/O
                         net (fo=1, routed)           0.000     4.558    GEN_UART/count_time[0]_i_6_n_1
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.090 r  GEN_UART/count_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    GEN_UART/count_time_reg[0]_i_1_n_1
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  GEN_UART/count_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.204    GEN_UART/count_time_reg[4]_i_1_n_1
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.318 r  GEN_UART/count_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.318    GEN_UART/count_time_reg[8]_i_1_n_1
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.432 r  GEN_UART/count_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.432    GEN_UART/count_time_reg[12]_i_1_n_1
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.546 r  GEN_UART/count_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.546    GEN_UART/count_time_reg[16]_i_1_n_1
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.660 r  GEN_UART/count_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.660    GEN_UART/count_time_reg[20]_i_1_n_1
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  GEN_UART/count_time_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.774    GEN_UART/count_time_reg[24]_i_1_n_1
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.108 r  GEN_UART/count_time_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.108    GEN_UART/count_time_reg[28]_i_1_n_7
    SLICE_X1Y110         FDCE                                         r  GEN_UART/count_time_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                     39.844    39.844 r  
    E3                                                0.000    39.844 r  clk (IN)
                         net (fo=0)                   0.000    39.844    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.255 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.436    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.580 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.214    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.305 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    37.936    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    38.036 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    38.674    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.765 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         1.590    40.354    GEN_UART/n_0_58_BUFG
    SLICE_X1Y110         FDCE                                         r  GEN_UART/count_time_reg[29]/C
                         clock pessimism             -0.150    40.204    
                         clock uncertainty           -0.122    40.083    
    SLICE_X1Y110         FDCE (Setup_fdce_C_D)        0.062    40.145    GEN_UART/count_time_reg[29]
  -------------------------------------------------------------------
                         required time                         40.145    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                 34.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 GEN_UART/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.645%)  route 0.190ns (57.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X4Y108         FDRE                                         r  GEN_UART/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_RX_Byte_reg[3]/Q
                         net (fo=2, routed)           0.190     0.778    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/DIB1
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.871     1.007    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.520     0.488    
                         clock uncertainty            0.122     0.609    
    SLICE_X2Y108         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     0.733    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 GEN_UART/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.645%)  route 0.190ns (57.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.190     0.778    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/DIA1
    SLICE_X2Y109         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.871     1.007    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/WCLK
    SLICE_X2Y109         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.520     0.488    
                         clock uncertainty            0.122     0.609    
    SLICE_X2Y109         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.729    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 GEN_UART/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.530%)  route 0.235ns (62.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_RX_Byte_reg[4]/Q
                         net (fo=2, routed)           0.235     0.823    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/DIC0
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.871     1.007    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.520     0.488    
                         clock uncertainty            0.122     0.609    
    SLICE_X2Y108         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.753    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 VGA_DRIVER/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/vc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.092%)  route 0.152ns (44.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.571     0.421    VGA_DRIVER/n_0_58_BUFG
    SLICE_X9Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDCE (Prop_fdce_C_Q)         0.141     0.562 r  VGA_DRIVER/vc_reg_reg[2]/Q
                         net (fo=24, routed)          0.152     0.713    VGA_DRIVER/vc[2]
    SLICE_X8Y103         LUT6 (Prop_lut6_I4_O)        0.045     0.758 r  VGA_DRIVER/vc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.758    VGA_DRIVER/vc_reg[4]_i_1_n_1
    SLICE_X8Y103         FDCE                                         r  VGA_DRIVER/vc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.841     0.977    VGA_DRIVER/n_0_58_BUFG
    SLICE_X8Y103         FDCE                                         r  VGA_DRIVER/vc_reg_reg[4]/C
                         clock pessimism             -0.541     0.437    
                         clock uncertainty            0.122     0.558    
    SLICE_X8Y103         FDCE (Hold_fdce_C_D)         0.121     0.679    VGA_DRIVER/vc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 GEN_UART/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.912%)  route 0.231ns (62.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.231     0.820    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/DIC1
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.871     1.007    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMD32                                       r  GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.520     0.488    
                         clock uncertainty            0.122     0.609    
    SLICE_X2Y108         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     0.723    GEN_UART/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 VGA_DRIVER/vc_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/vc_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.960%)  route 0.145ns (41.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.571     0.421    VGA_DRIVER/n_0_58_BUFG
    SLICE_X8Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDCE (Prop_fdce_C_Q)         0.164     0.585 r  VGA_DRIVER/vc_reg_reg[5]/Q
                         net (fo=11, routed)          0.145     0.730    VGA_DRIVER/vc_reg_reg[9]_0[2]
    SLICE_X8Y103         LUT6 (Prop_lut6_I1_O)        0.045     0.775 r  VGA_DRIVER/vc_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.775    VGA_DRIVER/vc_reg[6]_i_1_n_1
    SLICE_X8Y103         FDCE                                         r  VGA_DRIVER/vc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.841     0.977    VGA_DRIVER/n_0_58_BUFG
    SLICE_X8Y103         FDCE                                         r  VGA_DRIVER/vc_reg_reg[6]/C
                         clock pessimism             -0.541     0.437    
                         clock uncertainty            0.122     0.558    
    SLICE_X8Y103         FDCE (Hold_fdce_C_D)         0.120     0.678    VGA_DRIVER/vc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 VGA_DRIVER/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.446%)  route 0.176ns (48.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.571     0.421    VGA_DRIVER/n_0_58_BUFG
    SLICE_X9Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDCE (Prop_fdce_C_Q)         0.141     0.562 r  VGA_DRIVER/vc_reg_reg[2]/Q
                         net (fo=24, routed)          0.176     0.737    VGA_DRIVER/vc[2]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.045     0.782 r  VGA_DRIVER/vc_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.782    VGA_DRIVER/vc_reg[5]_i_1_n_1
    SLICE_X8Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.841     0.977    VGA_DRIVER/n_0_58_BUFG
    SLICE_X8Y104         FDCE                                         r  VGA_DRIVER/vc_reg_reg[5]/C
                         clock pessimism             -0.544     0.434    
                         clock uncertainty            0.122     0.555    
    SLICE_X8Y104         FDCE (Hold_fdce_C_D)         0.120     0.675    VGA_DRIVER/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 GEN_UART/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X5Y109         FDRE                                         r  GEN_UART/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_Bit_Index_reg[2]/Q
                         net (fo=10, routed)          0.155     0.744    GEN_UART/r_Bit_Index[2]
    SLICE_X4Y109         LUT6 (Prop_lut6_I2_O)        0.045     0.789 r  GEN_UART/r_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     0.789    GEN_UART/r_RX_Byte[5]_i_1_n_1
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.868     1.004    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[5]/C
                         clock pessimism             -0.544     0.461    
                         clock uncertainty            0.122     0.582    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.092     0.674    GEN_UART/r_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 GEN_UART/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X5Y109         FDRE                                         r  GEN_UART/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  GEN_UART/r_Bit_Index_reg[2]/Q
                         net (fo=10, routed)          0.154     0.743    GEN_UART/r_Bit_Index[2]
    SLICE_X4Y109         LUT6 (Prop_lut6_I2_O)        0.045     0.788 r  GEN_UART/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     0.788    GEN_UART/r_RX_Byte[4]_i_1_n_1
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.868     1.004    GEN_UART/n_0_58_BUFG
    SLICE_X4Y109         FDRE                                         r  GEN_UART/r_RX_Byte_reg[4]/C
                         clock pessimism             -0.544     0.461    
                         clock uncertainty            0.122     0.582    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.091     0.673    GEN_UART/r_RX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 GEN_UART/r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            GEN_UART/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0_1  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0_1 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.246ns (67.459%)  route 0.119ns (32.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.487    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.442 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.176    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.598     0.448    GEN_UART/n_0_58_BUFG
    SLICE_X6Y109         FDRE                                         r  GEN_UART/r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.148     0.596 f  GEN_UART/r_SM_Main_reg[2]/Q
                         net (fo=9, routed)           0.119     0.714    GEN_UART/r_SM_Main_reg_n_1_[2]
    SLICE_X6Y109         LUT6 (Prop_lut6_I2_O)        0.098     0.812 r  GEN_UART/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     0.812    GEN_UART/r_SM_Main[0]_i_1_n_1
    SLICE_X6Y109         FDRE                                         r  GEN_UART/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK_GEN_PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.248    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.192 r  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.107    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.136 r  n_0_58_BUFG_inst/O
                         net (fo=119, routed)         0.868     1.004    GEN_UART/n_0_58_BUFG
    SLICE_X6Y109         FDRE                                         r  GEN_UART/r_SM_Main_reg[0]/C
                         clock pessimism             -0.557     0.448    
                         clock uncertainty            0.122     0.569    
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.120     0.689    GEN_UART/r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.123    





