// Seed: 3398658929
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  id_3 :
  assert property (@(negedge id_3) id_3) id_3 -= 1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8, id_9;
  wire id_10;
  supply0 id_11, id_12, id_13, id_14;
  assign id_12 = id_4[1'd0] + id_12 & id_11 + 1 !== 1 * id_5;
  assign id_3  = id_4;
  assign id_14 = id_11;
  module_0 modCall_1 (
      id_8,
      id_11
  );
endmodule
