# TCNJ - Verlog Projects

[![GitHub license](https://img.shields.io/badge/license-MIT-blue.svg)]()
[![GitHub license](https://img.shields.io/badge/language-Verilog-orange.svg)]()
[![GitHub license](https://img.shields.io/badge/language-Java-orange.svg)]()

## What are these?

  These are completed and functional Verilog projected created while attending The College of New Jersey. There are 8 Labs in total across two semesters. They include Arithmatic Logic Unit designs, Multi-Policy Cache Design, and LEGv8 ARM CPU.

## Run Intructions

  The Verilog files can be run easily in two different ways

#### Xilinx ISE Desktop Application

  - Open Xilinx
  - Load Project
  - Begin a "Simulate Behavioral Model" process
  - Observe the SIM Waveform

#### [EDA Playground](http://www.edaplayground.com/home) Online Editor
  - Log in with an account
  - Testbench + Design: SystemVerilog/Verilog
  - Tools & Simulators: Icarus Verilog 0.9.7

## Project Summaries

  ### Fall 2017

    #### 64-Bit Ripple Carry Adder

    Description

    #### ARM ALU Behavioral Implementation

    Description

    #### ARM ALU Synthesizable Implementation

    Description

    #### Custom Instruction Processor

    Description

  ### Spring 2018

    #### Java Cache Simulation

    Description

    #### LEGv8 ARM with Pipelining

    Description

    #### LEGv8 ARM with Pipelining and Hazard Detection

    Description

## License

  All source code in **Computer-Engineering-Verilog** is released under the MIT license. See LICENSE for details.
