
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu1' (Linux_x86_64 version 5.4.0-216-generic) on Mon Jul 28 11:58:41 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm'
Sourcing Tcl script '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project block_mm 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp' to the project
INFO: [HLS 200-1510] Running: set_top block_mm 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 41513
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp' ... 
WARNING: [HLS 207-5571] '#pragma HLS loop_tripcount' can only be applied inside loop body (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:27:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.45 seconds. Elapsed time: 2.1 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_4' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:56:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_2' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:46:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_3' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:47:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_1' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:31:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_4' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:56:19) in function 'block_mm' completely with a factor of 4 (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_2' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:46:26) in function 'block_mm' completely with a factor of 4 (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_3' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:47:30) in function 'block_mm' completely with a factor of 4 (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:31:30) in function 'block_mm' completely with a factor of 4 (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8block_mmRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'AB': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:37:11)
INFO: [HLS 214-241] Aggregating scalar variable 'ABpartial' with compact=bit mode in 512-bits (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:21:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Bcols' with compact=bit mode in 128-bits (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:21:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Arows' with compact=bit mode in 128-bits (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.18 seconds. CPU system time: 0.41 seconds. Elapsed time: 2.66 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.201 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'block_mm' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'block_mm(stream<blockvec, 0>&, stream<blockvec, 0>&, blockmat&, int)A' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:32:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mm_Pipeline_loadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loadA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mm_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mm_Pipeline_partialsum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'partialsum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'partialsum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mm_Pipeline_writeoutput' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeoutput'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'writeoutput'
WARNING: [HLS 200-871] Estimated clock period (3.891ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'block_mm_Pipeline_writeoutput' consists of the following:	'load' operation ('p_partset4_load', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) on local variable 'p_partset4' [48]  (0 ns)
	'and' operation ('and_ln57_4', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) [64]  (0 ns)
	'or' operation ('or_ln57', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) [65]  (0 ns)
	'and' operation ('and_ln57_1', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) [75]  (1.17 ns)
	'or' operation ('or_ln57_2', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) [76]  (0 ns)
	'and' operation ('and_ln57_2', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) [84]  (0 ns)
	'or' operation ('or_ln57_4', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) [85]  (1.17 ns)
	'and' operation ('and_ln57_3', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) [93]  (0 ns)
	'or' operation ('or_ln57_6', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) [94]  (1.17 ns)
	'store' operation ('p_partset4_write_ln54', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:54) of variable 'or_ln57_6', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57 on local variable 'p_partset4' [95]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mm_Pipeline_loadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'block_mm_Pipeline_loadA' pipeline 'loadA' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_mm_Pipeline_loadA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mm_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_mm_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mm_Pipeline_partialsum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'block_mm_Pipeline_partialsum' pipeline 'partialsum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_mm_Pipeline_partialsum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mm_Pipeline_writeoutput' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'block_mm_Pipeline_writeoutput' pipeline 'writeoutput' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_mm_Pipeline_writeoutput'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mm/Arows' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mm/Bcols' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mm/ABpartial' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mm/it' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'block_mm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_mm'.
INFO: [RTMG 210-278] Implementing memory 'block_mm_block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.274 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for block_mm.
INFO: [VLOG 209-307] Generating Verilog RTL for block_mm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 257.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.19 seconds. CPU system time: 1.01 seconds. Elapsed time: 7.7 seconds; current allocated memory: 80.094 MB.
INFO: [HLS 200-112] Total CPU user time: 8.5 seconds. Total CPU system time: 1.39 seconds. Total elapsed time: 20.39 seconds; peak allocated memory: 1.275 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jul 28 11:59:01 2025...
