head	1.5;
access;
symbols
	binutils-2_24-branch:1.5.0.4
	binutils-2_24-branchpoint:1.5
	binutils-2_21_1:1.4
	binutils-2_23_2:1.5
	binutils-2_23_1:1.5
	binutils-2_23:1.5
	binutils-2_23-branch:1.5.0.2
	binutils-2_23-branchpoint:1.5
	binutils-2_22_branch:1.4.0.6
	binutils-2_22:1.4
	binutils-2_22-branch:1.4.0.4
	binutils-2_22-branchpoint:1.4
	binutils-2_21:1.4
	binutils-2_21-branch:1.4.0.2
	binutils-2_21-branchpoint:1.4
	binutils-2_20_1:1.3
	binutils-2_20:1.3
	binutils-arc-20081103-branch:1.3.0.10
	binutils-arc-20081103-branchpoint:1.3
	binutils-2_20-branch:1.3.0.8
	binutils-2_20-branchpoint:1.3
	dje-cgen-play1-branch:1.3.0.6
	dje-cgen-play1-branchpoint:1.3
	arc-20081103-branch:1.3.0.4
	arc-20081103-branchpoint:1.3
	binutils-2_19_1:1.3
	binutils-2_19:1.3
	binutils-2_19-branch:1.3.0.2
	binutils-2_19-branchpoint:1.3
	binutils-2_18:1.2
	binutils-2_18-branch:1.2.0.6
	binutils-2_18-branchpoint:1.2
	binutils-csl-coldfire-4_1-32:1.2
	binutils-csl-sourcerygxx-4_1-32:1.2
	binutils-csl-innovasic-fido-3_4_4-33:1.2
	binutils-csl-coldfire-4_1-30:1.2
	binutils-csl-sourcerygxx-4_1-30:1.2
	binutils-csl-coldfire-4_1-28:1.2
	binutils-csl-sourcerygxx-4_1-29:1.2
	binutils-csl-sourcerygxx-4_1-28:1.2
	binutils-csl-arm-2006q3-27:1.2
	binutils-csl-sourcerygxx-4_1-27:1.2
	binutils-csl-arm-2006q3-26:1.2
	binutils-csl-sourcerygxx-4_1-26:1.2
	binutils-csl-sourcerygxx-4_1-25:1.2
	binutils-csl-sourcerygxx-4_1-24:1.2
	binutils-csl-sourcerygxx-4_1-23:1.2
	binutils-csl-sourcerygxx-4_1-21:1.2
	binutils-csl-arm-2006q3-21:1.2
	binutils-csl-sourcerygxx-4_1-22:1.2
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.2
	binutils-csl-sourcerygxx-4_1-20:1.2
	binutils-csl-arm-2006q3-19:1.2
	binutils-csl-sourcerygxx-4_1-19:1.2
	binutils-csl-sourcerygxx-4_1-18:1.2
	binutils-csl-renesas-4_1-9:1.2
	binutils-csl-renesas-4_1-8:1.2
	binutils-csl-renesas-4_1-7:1.2
	binutils-csl-renesas-4_1-6:1.2
	binutils-csl-sourcerygxx-4_1-17:1.2
	binutils-csl-sourcerygxx-4_1-14:1.2
	binutils-csl-sourcerygxx-4_1-15:1.2
	binutils-csl-sourcerygxx-4_1-13:1.2
	binutils-2_17:1.2
	binutils-csl-sourcerygxx-4_1-12:1.2
	binutils-csl-sourcerygxx-3_4_4-21:1.2
	binutils-csl-sourcerygxx-4_1-9:1.2
	binutils-csl-sourcerygxx-4_1-8:1.2
	binutils-csl-sourcerygxx-4_1-7:1.2
	binutils-csl-arm-2006q1-6:1.2
	binutils-csl-sourcerygxx-4_1-6:1.2
	binutils-csl-coldfire-4_1-11:1.2
	binutils-csl-sourcerygxx-3_4_4-19:1.2
	binutils-csl-coldfire-4_1-10:1.2
	binutils-csl-sourcerygxx-4_1-5:1.2
	binutils-csl-sourcerygxx-4_1-4:1.2
	binutils-csl-morpho-4_1-4:1.2
	binutils-csl-sourcerygxx-3_4_4-17:1.2
	binutils-2_17-branch:1.2.0.4
	binutils-2_17-branchpoint:1.2
	binutils-csl-2_17-branch:1.2.0.2
	binutils-csl-2_17-branchpoint:1.2
	binutils_latest_snapshot:1.5;
locks; strict;
comment	@# @;


1.5
date	2011.12.15.04.25.10;	author jiez;	state Exp;
branches;
next	1.4;

1.4
date	2010.09.22.20.37.25;	author vapier;	state Exp;
branches;
next	1.3;

1.3
date	2008.03.26.16.48.32;	author bernds;	state Exp;
branches;
next	1.2;

1.2
date	2006.03.16.19.09.25;	author bernds;	state Exp;
branches;
next	1.1;

1.1
date	2005.09.30.15.10.16;	author clm;	state Exp;
branches;
next	;


desc
@@


1.5
log
@gas/
2011-12-14  Stuart Henderson  <shenders@@gcc.gnu.org>

	* config/bfin-parse.y (asm_1): set SRCx fields to all 1s for
	dspalu32 instrs that don't use them.

gas/testsuite/
2011-12-14  Stuart Henderson  <shenders@@gcc.gnu.org>

	* gas/bfin/move.d: Update SRCx field expectations.
	* gas/bfin/move2.d: Likewise.
	* gas/bfin/parallel.d: Likewise.
	* gas/bfin/parallel2.d: Likewise.
	* gas/bfin/parallel3.d: Likewise.
	* gas/bfin/parallel4.d: Likewise.
	* gas/bfin/video.d: Likewise.
	* gas/bfin/video2.d: Likewise.
@
text
@#objdump: -d
#name: parallel2
.*: +file format .*

Disassembly of section .text:

00000000 <.text>:
   0:	08 cc 3f c0 	A0 = A1 \|\| P0 = \[SP \+ 0x14\] \|\| NOP;
   4:	70 ad 00 00 
   8:	08 cc 3f e0 	A1 = A0 \|\| P0 = \[P5 \+ 0x18\] \|\| NOP;
   c:	a8 ad 00 00 
  10:	09 cc 00 20 	A0 = R0 \|\| P0 = \[P4 \+ 0x1c\] \|\| NOP;
  14:	e0 ad 00 00 
  18:	09 cc 08 a0 	A1 = R1 \|\| P0 = \[P3 \+ 0x20\] \|\| NOP;
  1c:	18 ae 00 00 
  20:	8b c8 00 39 	R4 = A0 \(FU\) \|\| P0 = \[P3 \+ 0x24\] \|\| NOP;
  24:	58 ae 00 00 
  28:	2f c9 00 19 	R5 = A1 \(ISS2\) \|\| P0 = \[P3 \+ 0x28\] \|\| NOP;
  2c:	98 ae 00 00 
  30:	0b c8 80 39 	R6 = A0 \|\| P0 = \[P4 \+ 0x2c\] \|\| NOP;
  34:	e0 ae 00 00 
  38:	0f c8 80 19 	R7 = A1 \|\| P0 = \[P4 \+ 0x30\] \|\| NOP;
  3c:	20 af 00 00 
  40:	0f c8 80 39 	R7 = A1, R6 = A0 \|\| P0 = \[P4 \+ 0x34\] \|\| NOP;
  44:	60 af 00 00 
  48:	8f c8 00 38 	R1 = A1, R0 = A0 \(FU\) \|\| P0 = \[P4 \+ 0x38\] \|\| NOP;
  4c:	a0 af 00 00 
  50:	09 cc 28 40 	A0.X = R5.L \|\| P0 = \[P4 \+ 0x3c\] \|\| NOP;
  54:	e0 af 00 00 
  58:	09 cc 10 c0 	A1.X = R2.L \|\| R0 = \[I0 \+\+ M0\] \|\| NOP;
  5c:	80 9d 00 00 
  60:	0a cc 3f 00 	R0.L = A0.X \|\| R1 = \[I0 \+\+ M1\] \|\| NOP;
  64:	a1 9d 00 00 
  68:	0a cc 3f 4e 	R7.L = A1.X \|\| R0 = \[I0 \+\+ M2\] \|\| NOP;
  6c:	c0 9d 00 00 
  70:	09 cc 18 00 	A0.L = R3.L \|\| R0 = \[I0 \+\+ M3\] \|\| NOP;
  74:	e0 9d 00 00 
  78:	09 cc 20 80 	A1.L = R4.L \|\| R0 = \[I1 \+\+ M3\] \|\| NOP;
  7c:	e8 9d 00 00 
  80:	29 cc 30 00 	A0.H = R6.H \|\| R0 = \[I1 \+\+ M2\] \|\| NOP;
  84:	c8 9d 00 00 
  88:	29 cc 28 80 	A1.H = R5.H \|\| R0 = \[I1 \+\+ M1\] \|\| NOP;
  8c:	a8 9d 00 00 
  90:	83 c9 00 38 	R0.L = A0 \(IU\) \|\| R4 = \[I1 \+\+ M0\] \|\| NOP;
  94:	8c 9d 00 00 
  98:	27 c8 40 18 	R1.H = A1 \(S2RND\) \|\| R0 = \[I2 \+\+ M0\] \|\| NOP;
  9c:	90 9d 00 00 
  a0:	07 c8 40 18 	R1.H = A1 \|\| R0 = \[I2 \+\+ M1\] \|\| NOP;
  a4:	b0 9d 00 00 
  a8:	67 c9 80 38 	R2.H = A1, R2.L = A0 \(IH\) \|\| R0 = \[I2 \+\+ M2\] \|\| NOP;
  ac:	d0 9d 00 00 
  b0:	07 c8 80 38 	R2.H = A1, R2.L = A0 \|\| R0 = \[I2 \+\+ M3\] \|\| NOP;
  b4:	f0 9d 00 00 
  b8:	47 c8 00 38 	R0.H = A1, R0.L = A0 \(T\) \|\| R5 = \[I3 \+\+ M0\] \|\| NOP;
  bc:	9d 9d 00 00 
  c0:	87 c8 00 38 	R0.H = A1, R0.L = A0 \(FU\) \|\| R5 = \[I3 \+\+ M1\] \|\| NOP;
  c4:	bd 9d 00 00 
  c8:	07 c9 00 38 	R0.H = A1, R0.L = A0 \(IS\) \|\| R5 = \[I3 \+\+ M2\] \|\| NOP;
  cc:	dd 9d 00 00 
  d0:	07 c8 00 38 	R0.H = A1, R0.L = A0 \|\| R5 = \[I3 \+\+ M3\] \|\| NOP;
  d4:	fd 9d 00 00 
  d8:	83 ce 08 41 	A0 = A0 >> 0x1f \|\| R0 = \[FP -0x20\] \|\| NOP;
  dc:	80 b9 00 00 
  e0:	83 ce f8 00 	A0 = A0 << 0x1f \|\| R0 = \[FP -0x1c\] \|\| NOP;
  e4:	90 b9 00 00 
  e8:	83 ce 00 50 	A1 = A1 >> 0x0 \|\| R0 = \[FP -0x18\] \|\| NOP;
  ec:	a0 b9 00 00 
  f0:	83 ce 00 10 	A1 = A1 << 0x0 \|\| R0 = \[FP -0x14\] \|\| NOP;
  f4:	b0 b9 00 00 
  f8:	82 ce fd 4e 	R7 = R5 << 0x1f \(S\) \|\| R0 = \[FP -0x10\] \|\| NOP;
  fc:	c0 b9 00 00 
 100:	82 ce 52 07 	R3 = R2 >>> 0x16 \|\| R0 = \[FP -0xc\] \|\| NOP;
 104:	d0 b9 00 00 
 108:	80 ce 7a 52 	R1.L = R2.H << 0xf \(S\) \|\| R0 = \[FP -0x8\] \|\| NOP;
 10c:	e0 b9 00 00 
 110:	80 ce f2 2b 	R5.H = R2.L >>> 0x2 \|\| R0 = \[FP -0x4\] \|\| NOP;
 114:	f0 b9 00 00 
 118:	00 ce 14 16 	R3.L = ASHIFT R4.H BY R2.L \|\| R0 = \[FP -0x64\] \|\| NOP;
 11c:	70 b8 00 00 
 120:	00 ce 07 6e 	R7.H = ASHIFT R7.L BY R0.L \(S\) \|\| R0 = \[FP -0x68\] \|\| NOP;
 124:	60 b8 00 00 
 128:	00 ce 07 6e 	R7.H = ASHIFT R7.L BY R0.L \(S\) \|\| R0 = \[FP -0x6c\] \|\| NOP;
 12c:	50 b8 00 00 
 130:	02 ce 15 0c 	R6 = ASHIFT R5 BY R2.L \|\| R0 = \[FP -0x70\] \|\| NOP;
 134:	40 b8 00 00 
 138:	02 ce 0c 40 	R0 = ASHIFT R4 BY R1.L \(S\) \|\| R3 = \[FP -0x74\] \|\| NOP;
 13c:	33 b8 00 00 
 140:	02 ce 1e 44 	R2 = ASHIFT R6 BY R3.L \(S\) \|\| R0 = \[FP -0x78\] \|\| NOP;
 144:	20 b8 00 00 
 148:	03 ce 08 00 	A0 = ASHIFT A0 BY R1.L \|\| R0 = \[FP -0x7c\] \|\| NOP;
 14c:	10 b8 00 00 
 150:	03 ce 00 10 	A1 = ASHIFT A1 BY R0.L \|\| R0 = \[FP -0x80\] \|\| NOP;
 154:	00 b8 00 00 
 158:	80 ce 8a a3 	R1.H = R2.L >> 0xf \|\| R5 = W\[P1--\] \(Z\) \|\| NOP;
 15c:	8d 94 00 00 
 160:	80 ce 00 8e 	R7.L = R0.L << 0x0 \|\| R5 = W\[P2\] \(Z\) \|\| NOP;
 164:	15 95 00 00 
 168:	82 ce 0d 8b 	R5 = R5 >> 0x1f \|\| R7 = W\[P2\+\+\] \(Z\) \|\| NOP;
 16c:	17 94 00 00 
 170:	82 ce 60 80 	R0 = R0 << 0xc \|\| R5 = W\[P2--\] \(Z\) \|\| NOP;
 174:	95 94 00 00 
 178:	83 ce f8 41 	A0 = A0 >> 0x1 \|\| R5 = W\[P2 \+ 0x0\] \(Z\) \|\| NOP;
 17c:	15 a4 00 00 
 180:	83 ce 00 00 	A0 = A0 << 0x0 \|\| R5 = W\[P2 \+ 0x2\] \(Z\) \|\| NOP;
 184:	55 a4 00 00 
 188:	83 ce f8 10 	A1 = A1 << 0x1f \|\| R5 = W\[P2 \+ 0x4\] \(Z\) \|\| NOP;
 18c:	95 a4 00 00 
 190:	83 ce 80 51 	A1 = A1 >> 0x10 \|\| R5 = W\[P2 \+ 0x1e\] \(Z\) \|\| NOP;
 194:	d5 a7 00 00 
 198:	00 ce 02 b2 	R1.H = LSHIFT R2.H BY R0.L \|\| R5 = W\[P2 \+ 0x18\] \(Z\) \|\| NOP;
 19c:	15 a7 00 00 
 1a0:	00 ce 08 90 	R0.L = LSHIFT R0.H BY R1.L \|\| R5 = W\[P2 \+ 0x16\] \(Z\) \|\| NOP;
 1a4:	d5 a6 00 00 
 1a8:	00 ce 16 8e 	R7.L = LSHIFT R6.L BY R2.L \|\| R5 = W\[P2 \+ 0x14\] \(Z\) \|\| NOP;
 1ac:	95 a6 00 00 
 1b0:	02 ce 1c 8a 	R5 = LSHIFT R4 BY R3.L \|\| R4 = W\[P2 \+ 0x12\] \(Z\) \|\| NOP;
 1b4:	54 a6 00 00 
 1b8:	03 ce 30 40 	A0 = LSHIFT A0 BY R6.L \|\| R5 = W\[P2 \+ 0x10\] \(Z\) \|\| NOP;
 1bc:	15 a6 00 00 
 1c0:	03 ce 28 50 	A1 = LSHIFT A1 BY R5.L \|\| R5 = W\[P2 \+ 0xe\] \(Z\) \|\| NOP;
 1c4:	d5 a5 00 00 
 1c8:	82 ce 07 cf 	R7 = ROT R7 BY -0x20 \|\| R5 = W\[P2 \+ 0xc\] \(Z\) \|\| NOP;
 1cc:	95 a5 00 00 
 1d0:	82 ce 0f cd 	R6 = ROT R7 BY -0x1f \|\| R5 = W\[P2 \+ 0xa\] \(Z\) \|\| NOP;
 1d4:	55 a5 00 00 
 1d8:	82 ce ff ca 	R5 = ROT R7 BY 0x1f \|\| R6 = W\[P2 \+ 0x8\] \(Z\) \|\| NOP;
 1dc:	16 a5 00 00 
 1e0:	82 ce f7 c8 	R4 = ROT R7 BY 0x1e \|\| R5 = W\[P2 \+ 0x6\] \(Z\) \|\| NOP;
 1e4:	d5 a4 00 00 
 1e8:	83 ce 00 80 	A0 = ROT A0 BY 0x0 \|\| R5 = W\[P3\] \(Z\) \|\| NOP;
 1ec:	1d 95 00 00 
 1f0:	83 ce 50 80 	A0 = ROT A0 BY 0xa \|\| R5 = W\[P3\+\+\] \(Z\) \|\| NOP;
 1f4:	1d 94 00 00 
 1f8:	83 ce 60 91 	A1 = ROT A1 BY -0x14 \|\| R5 = W\[P3--\] \(Z\) \|\| NOP;
 1fc:	9d 94 00 00 
 200:	83 ce 00 91 	A1 = ROT A1 BY -0x20 \|\| R5 = W\[P4\] \(Z\) \|\| NOP;
 204:	25 95 00 00 
 208:	02 ce 11 c0 	R0 = ROT R1 BY R2.L \|\| R5 = W\[P4\+\+\] \(Z\) \|\| NOP;
 20c:	25 94 00 00 
 210:	02 ce 1c c0 	R0 = ROT R4 BY R3.L \|\| R5 = W\[P4--\] \(Z\) \|\| NOP;
 214:	a5 94 00 00 
 218:	03 ce 38 80 	A0 = ROT A0 BY R7.L \|\| R5 = W\[P5\] \(Z\) \|\| NOP;
 21c:	2d 95 00 00 
 220:	03 ce 30 90 	A1 = ROT A1 BY R6.L \|\| R5 = W\[P5\+\+\] \(Z\) \|\| NOP;
 224:	2d 94 00 00 
 228:	03 c8 00 18 	MNOP \|\| R5 = W\[P5--\] \(Z\) \|\| NOP;
 22c:	ad 94 00 00 
@


1.4
log
@opcodes: blackfin: fix decoding of LSHIFT insns

The Blackfin ISA does not have a "SHIFT" insn, it has either LSHIFT,
ASHIFT, or BXORSHIFT.  So be specific when disassembling.

As fall out of this change, we need to update some assembler tests.

Signed-off-by: Robin Getz <robin.getz@@analog.com>
Signed-off-by: Mike Frysinger <vapier@@gentoo.org>
@
text
@d8 1
a8 1
   0:	08 cc 00 c0 	A0 = A1 \|\| P0 = \[SP \+ 0x14\] \|\| NOP;
d10 1
a10 1
   8:	08 cc 00 e0 	A1 = A0 \|\| P0 = \[P5 \+ 0x18\] \|\| NOP;
d32 1
a32 1
  60:	0a cc 00 00 	R0.L = A0.X \|\| R1 = \[I0 \+\+ M1\] \|\| NOP;
d34 1
a34 1
  68:	0a cc 00 4e 	R7.L = A1.X \|\| R0 = \[I0 \+\+ M2\] \|\| NOP;
@


1.3
log
@gas/testsuite/:
	From Robin Getz  <rgetz@@blackfin.uclinux.org>
	* gas/bfin/arithmetic.d: Update to reflect spaces/capitalization in
	recent changes in opcodes/bfin-dis.c.
	gas/bfin/arithmetic.s: Likewise.
	gas/bfin/bit.d: Likewise.
	gas/bfin/bit2.d: Likewise.
	gas/bfin/control_code.d: Likewise.
	gas/bfin/control_code2.d: Likewise.
	gas/bfin/event.d: Likewise.
	gas/bfin/event2.d: Likewise.
	gas/bfin/flow.d: Likewise.
	gas/bfin/flow2.d: Likewise.
	gas/bfin/load.d: Likewise.
	gas/bfin/logical.d: Likewise.
	gas/bfin/logical2.d: Likewise.
	gas/bfin/move.d: Likewise.
	gas/bfin/move2.d: Likewise.
	gas/bfin/parallel.d: Likewise.
	gas/bfin/parallel2.d: Likewise.
	gas/bfin/parallel3.d: Likewise.
	gas/bfin/parallel4.d: Likewise.
	gas/bfin/shift.d: Likewise.
	gas/bfin/shift2.d: Likewise.
	gas/bfin/stack.d: Likewise.
	gas/bfin/stack2.d: Likewise.
	gas/bfin/store.d: Likewise.
	gas/bfin/vector.d: Likewise.
	gas/bfin/vector2.d: Likewise.
	gas/bfin/video.d: Likewise.
	gas/bfin/video2.d: Likewise.

opcodes/:
	* bfin-dis.c: (c_uimm4s4d, c_imm5d, c_imm7d, c_imm16d, c_uimm16s4d,
	c_imm32, c_huimm32e): Define.
	(constant_formats): Add flags for printing decimal, leading spaces, and
	exact symbols.
	(comment, parallel): Add global flags in all disassembly.
	(fmtconst): Take advantage of new flags, and print default in hex.
	(fmtconst_val): Likewise.
	(decode_macfunc): Be consistant with spaces, tabs, comments,
	capitalization in disassembly, fix minor coding style issues.
	(reg_names, amod0, amod1, amod0amod2, aligndir, get_allreg): Likewise.
	(decode_ProgCtrl_0, decode_PushPopMultiple_0, decode_CCflag_0,
	decode_CC2dreg_0, decode_CC2stat_0, decode_BRCC_0, decode_UJUMP_0,
	decode_REGMV_0, decode_ALU2op_0, decode_PTR2op_0, decode_LOGI2op_0,
	decode_COMP3op_0, decode_COMPI2opD_0, decode_COMPI2opP_0,
	decode_LDSTpmod_0, decode_dagMODim_0, decode_dagMODik_0,
	decode_dspLDST_0, decode_LDST_0, decode_LDSTiiFP_0, decode_LDSTii_0,
	decode_LoopSetup_0, decode_LDIMMhalf_0, decode_CALLa_0,
	decode_LDSTidxI_0, decode_linkage_0, decode_dsp32alu_0,
	decode_dsp32shift_0, decode_dsp32shiftimm_0, decode_pseudodbg_assert_0,
	_print_insn_bfin, print_insn_bfin): Likewise.
@
text
@d116 1
a116 1
 1b0:	02 ce 1c 8a 	R5 = SHIFT R4 BY R3.L \|\| R4 = W\[P2 \+ 0x12\] \(Z\) \|\| NOP;
@


1.2
log
@	* gas/bfin/shift2.s: Add new tests.
	* gas/bfin/shift.d: Match changed disassembler behaviour.
	* gas/bfin/parallel2.d: Likewise.
	* gas/bfin/shift2.d: Likewise; also match new tests.
@
text
@d8 1
a8 1
   0:	08 cc 00 c0 	A0=A1 \|\| P0=\[SP\+0x14\] \|\| NOP;
d10 1
a10 1
   8:	08 cc 00 e0 	A1=A0 \|\| P0=\[P5\+0x18\] \|\| NOP;
d12 1
a12 1
  10:	09 cc 00 20 	A0=R0 \|\| P0=\[P4\+0x1c\] \|\| NOP;
d14 1
a14 1
  18:	09 cc 08 a0 	A1=R1 \|\| P0=\[P3\+0x20\] \|\| NOP;
d16 1
a16 1
  20:	8b c8 00 39 	R4 = A0 \(FU\) \|\| P0=\[P3\+0x24\] \|\| NOP;
d18 1
a18 1
  28:	2f c9 00 19 	R5 = A1 \(ISS2\) \|\| P0=\[P3\+0x28\] \|\| NOP;
d20 1
a20 1
  30:	0b c8 80 39 	R6 = A0 \|\| P0=\[P4\+0x2c\] \|\| NOP;
d22 1
a22 1
  38:	0f c8 80 19 	R7 = A1 \|\| P0=\[P4\+0x30\] \|\| NOP;
d24 1
a24 1
  40:	0f c8 80 39 	R7 = A1, R6 = A0 \|\| P0=\[P4\+0x34\] \|\| NOP;
d26 1
a26 1
  48:	8f c8 00 38 	R1 = A1, R0 = A0 \(FU\) \|\| P0=\[P4\+0x38\] \|\| NOP;
d28 1
a28 1
  50:	09 cc 28 40 	A0.x=R5.L \|\| P0=\[P4\+0x3c\] \|\| NOP;
d30 1
a30 1
  58:	09 cc 10 c0 	A1.x=R2.L \|\| R0=\[I0\+\+M0\] \|\| NOP;
d32 1
a32 1
  60:	0a cc 00 00 	R0.L=A0.x \|\| R1=\[I0\+\+M1\] \|\| NOP;
d34 1
a34 1
  68:	0a cc 00 4e 	R7.L=A1.x \|\| R0=\[I0\+\+M2\] \|\| NOP;
d36 1
a36 1
  70:	09 cc 18 00 	A0.L=R3.L \|\| R0=\[I0\+\+M3\] \|\| NOP;
d38 1
a38 1
  78:	09 cc 20 80 	A1.L=R4.L \|\| R0=\[I1\+\+M3\] \|\| NOP;
d40 1
a40 1
  80:	29 cc 30 00 	A0.H=R6.H \|\| R0=\[I1\+\+M2\] \|\| NOP;
d42 1
a42 1
  88:	29 cc 28 80 	A1.H=R5.H \|\| R0=\[I1\+\+M1\] \|\| NOP;
d44 1
a44 1
  90:	83 c9 00 38 	R0.L = A0 \(IU\) \|\| R4=\[I1\+\+M0\] \|\| NOP;
d46 1
a46 1
  98:	27 c8 40 18 	R1.H = A1 \(S2RND\) \|\| R0=\[I2\+\+M0\] \|\| NOP;
d48 1
a48 1
  a0:	07 c8 40 18 	R1.H = A1 \|\| R0=\[I2\+\+M1\] \|\| NOP;
d50 1
a50 1
  a8:	67 c9 80 38 	R2.H = A1, R2.L = A0 \(IH\) \|\| R0=\[I2\+\+M2\] \|\| NOP;
d52 1
a52 1
  b0:	07 c8 80 38 	R2.H = A1, R2.L = A0 \|\| R0=\[I2\+\+M3\] \|\| NOP;
d54 1
a54 1
  b8:	47 c8 00 38 	R0.H = A1, R0.L = A0 \(T\) \|\| R5=\[I3\+\+M0\] \|\| NOP;
d56 1
a56 1
  c0:	87 c8 00 38 	R0.H = A1, R0.L = A0 \(FU\) \|\| R5=\[I3\+\+M1\] \|\| NOP;
d58 1
a58 1
  c8:	07 c9 00 38 	R0.H = A1, R0.L = A0 \(IS\) \|\| R5=\[I3\+\+M2\] \|\| NOP;
d60 1
a60 1
  d0:	07 c8 00 38 	R0.H = A1, R0.L = A0 \|\| R5=\[I3\+\+M3\] \|\| NOP;
d62 1
a62 1
  d8:	83 ce 08 41 	A0=A0>>0x1f \|\| R0=\[FP-32\] \|\| NOP;
d64 1
a64 1
  e0:	83 ce f8 00 	A0=A0<<0x1f \|\| R0=\[FP-28\] \|\| NOP;
d66 1
a66 1
  e8:	83 ce 00 50 	A1=A1>>0x0 \|\| R0=\[FP-24\] \|\| NOP;
d68 1
a68 1
  f0:	83 ce 00 10 	A1=A1<<0x0 \|\| R0=\[FP-20\] \|\| NOP;
d70 1
a70 1
  f8:	82 ce fd 4e 	R7=R5<<0x1f\(S\) \|\| R0=\[FP-16\] \|\| NOP;
d72 1
a72 1
 100:	82 ce 52 07 	R3=R2>>>0x16 \|\| R0=\[FP-12\] \|\| NOP;
d74 1
a74 1
 108:	80 ce 7a 52 	R1.L = R2.H << 0xf \(S\) \|\| R0=\[FP-8\] \|\| NOP;
d76 1
a76 1
 110:	80 ce f2 2b 	R5.H = R2.L >>> 0x2 \|\| R0=\[FP-4\] \|\| NOP;
d78 1
a78 1
 118:	00 ce 14 16 	R3.L= ASHIFT R4.H BY R2.L \|\| R0=\[FP-100\] \|\| NOP;
d80 1
a80 1
 120:	00 ce 07 6e 	R7.H= ASHIFT R7.L BY R0.L\(S\) \|\| R0=\[FP-104\] \|\| NOP;
d82 1
a82 1
 128:	00 ce 07 6e 	R7.H= ASHIFT R7.L BY R0.L\(S\) \|\| R0=\[FP-108\] \|\| NOP;
d84 1
a84 1
 130:	02 ce 15 0c 	R6= ASHIFT R5 BY R2.L \|\| R0=\[FP-112\] \|\| NOP;
d86 1
a86 1
 138:	02 ce 0c 40 	R0= ASHIFT R4 BY R1.L\(S\) \|\| R3=\[FP-116\] \|\| NOP;
d88 1
a88 1
 140:	02 ce 1e 44 	R2= ASHIFT R6 BY R3.L\(S\) \|\| R0=\[FP-120\] \|\| NOP;
d90 1
a90 1
 148:	03 ce 08 00 	A0= ASHIFT A0 BY R1.L \|\| R0=\[FP-124\] \|\| NOP;
d92 1
a92 1
 150:	03 ce 00 10 	A1= ASHIFT A1 BY R0.L \|\| R0=\[FP-128\] \|\| NOP;
d94 1
a94 1
 158:	80 ce 8a a3 	R1.H = R2.L >> 0xf \|\| R5=W\[P1--\] \(Z\) \|\| NOP;
d96 1
a96 1
 160:	80 ce 00 8e 	R7.L = R0.L << 0x0 \|\| R5=W\[P2\] \(Z\) \|\| NOP;
d98 1
a98 1
 168:	82 ce 0d 8b 	R5=R5>>0x1f \|\| R7=W\[P2\+\+\] \(Z\) \|\| NOP;
d100 1
a100 1
 170:	82 ce 60 80 	R0=R0<<0xc \|\| R5=W\[P2--\] \(Z\) \|\| NOP;
d102 1
a102 1
 178:	83 ce f8 41 	A0=A0>>0x1 \|\| R5=W\[P2\+0x0\] \(Z\) \|\| NOP;
d104 1
a104 1
 180:	83 ce 00 00 	A0=A0<<0x0 \|\| R5=W\[P2\+0x2\] \(Z\) \|\| NOP;
d106 1
a106 1
 188:	83 ce f8 10 	A1=A1<<0x1f \|\| R5=W\[P2\+0x4\] \(Z\) \|\| NOP;
d108 1
a108 1
 190:	83 ce 80 51 	A1=A1>>0x10 \|\| R5=W\[P2\+0x1e\] \(Z\) \|\| NOP;
d110 1
a110 1
 198:	00 ce 02 b2 	R1.H= LSHIFT R2.H BY R0.L \|\| R5=W\[P2\+0x18\] \(Z\) \|\| NOP;
d112 1
a112 1
 1a0:	00 ce 08 90 	R0.L= LSHIFT R0.H BY R1.L \|\| R5=W\[P2\+0x16\] \(Z\) \|\| NOP;
d114 1
a114 1
 1a8:	00 ce 16 8e 	R7.L= LSHIFT R6.L BY R2.L \|\| R5=W\[P2\+0x14\] \(Z\) \|\| NOP;
d116 1
a116 1
 1b0:	02 ce 1c 8a 	R5=SHIFT R4 BY R3.L \|\| R4=W\[P2\+0x12\] \(Z\) \|\| NOP;
d118 1
a118 1
 1b8:	03 ce 30 40 	A0= LSHIFT A0 BY R6.L \|\| R5=W\[P2\+0x10\] \(Z\) \|\| NOP;
d120 1
a120 1
 1c0:	03 ce 28 50 	A1= LSHIFT A1 BY R5.L \|\| R5=W\[P2\+0xe\] \(Z\) \|\| NOP;
d122 1
a122 1
 1c8:	82 ce 07 cf 	R7= ROT R7 BY -32 \|\| R5=W\[P2\+0xc\] \(Z\) \|\| NOP;
d124 1
a124 1
 1d0:	82 ce 0f cd 	R6= ROT R7 BY -31 \|\| R5=W\[P2\+0xa\] \(Z\) \|\| NOP;
d126 1
a126 1
 1d8:	82 ce ff ca 	R5= ROT R7 BY 0x1f \|\| R6=W\[P2\+0x8\] \(Z\) \|\| NOP;
d128 1
a128 1
 1e0:	82 ce f7 c8 	R4= ROT R7 BY 0x1e \|\| R5=W\[P2\+0x6\] \(Z\) \|\| NOP;
d130 1
a130 1
 1e8:	83 ce 00 80 	A0= ROT A0 BY 0x0 \|\| R5=W\[P3\] \(Z\) \|\| NOP;
d132 1
a132 1
 1f0:	83 ce 50 80 	A0= ROT A0 BY 0xa \|\| R5=W\[P3\+\+\] \(Z\) \|\| NOP;
d134 1
a134 1
 1f8:	83 ce 60 91 	A1= ROT A1 BY -20 \|\| R5=W\[P3--\] \(Z\) \|\| NOP;
d136 1
a136 1
 200:	83 ce 00 91 	A1= ROT A1 BY -32 \|\| R5=W\[P4\] \(Z\) \|\| NOP;
d138 1
a138 1
 208:	02 ce 11 c0 	R0= ROT R1 BY R2.L \|\| R5=W\[P4\+\+\] \(Z\) \|\| NOP;
d140 1
a140 1
 210:	02 ce 1c c0 	R0= ROT R4 BY R3.L \|\| R5=W\[P4--\] \(Z\) \|\| NOP;
d142 1
a142 1
 218:	03 ce 38 80 	A0= ROT A0 BY R7.L \|\| R5=W\[P5\] \(Z\) \|\| NOP;
d144 1
a144 1
 220:	03 ce 30 90 	A1= ROT A1 BY R6.L \|\| R5=W\[P5\+\+\] \(Z\) \|\| NOP;
d146 1
a146 1
 228:	03 c8 00 18 	mnop \|\| R5=W\[P5--\] \(Z\) \|\| NOP;
@


1.1
log
@	* gas/bfin: New testsuite for bfin.
	* gas/all/gas.exp (bfin-*-*): Expected failure for alternate
	macro syntax.
@
text
@d74 1
a74 1
 108:	80 ce 7a 52 	R1.L=R2.H<<0xf\(S\) \|\| R0=\[FP-8\] \|\| NOP;
d76 1
a76 1
 110:	80 ce f2 2b 	R5.H=R2.L>>>0x2 \|\| R0=\[FP-4\] \|\| NOP;
d94 1
a94 1
 158:	80 ce 8a a3 	R1.H=R2.L>>0xf \|\| R5=W\[P1--\] \(Z\) \|\| NOP;
d96 1
a96 1
 160:	80 ce 00 8e 	R7.L=R0.L<<0x0 \|\| R5=W\[P2\] \(Z\) \|\| NOP;
@

