// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="pattern_generator_cross,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.451000,HLS_SYN_LAT=735423,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=262,HLS_SYN_LUT=421,HLS_VERSION=2018_2}" *)

module pattern_generator_cross (
        ap_clk,
        ap_rst_n,
        outputStream_V_TDATA,
        outputStream_V_TVALID,
        outputStream_V_TREADY
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst_n;
output  [7:0] outputStream_V_TDATA;
output   outputStream_V_TVALID;
input   outputStream_V_TREADY;

 reg    ap_rst_n_inv;
reg   [7:0] outputStream_V_1_data_in;
reg   [7:0] outputStream_V_1_data_out;
reg    outputStream_V_1_vld_in;
wire    outputStream_V_1_vld_out;
wire    outputStream_V_1_ack_in;
wire    outputStream_V_1_ack_out;
reg   [7:0] outputStream_V_1_payload_A;
reg   [7:0] outputStream_V_1_payload_B;
reg    outputStream_V_1_sel_rd;
reg    outputStream_V_1_sel_wr;
wire    outputStream_V_1_sel;
wire    outputStream_V_1_load_A;
wire    outputStream_V_1_load_B;
reg   [1:0] outputStream_V_1_state;
wire    outputStream_V_1_state_cmp_full;
reg   [31:0] lineX;
reg   [31:0] lineY;
reg   [0:0] dirX;
reg   [0:0] dirY;
reg    outputStream_V_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state3;
wire   [0:0] exitcond_fu_184_p2;
wire   [0:0] or_cond_fu_202_p2;
wire   [0:0] or_cond7_fu_212_p2;
wire    ap_CS_fsm_state4;
reg   [0:0] or_cond_reg_335;
reg   [0:0] or_cond7_reg_339;
reg   [31:0] lineX_load_reg_287;
wire    ap_CS_fsm_state1;
reg   [31:0] lineY_load_reg_295;
wire   [8:0] y_1_fu_141_p2;
reg   [8:0] y_1_reg_306;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_1_fu_147_p2;
reg   [0:0] tmp_1_reg_311;
wire   [0:0] exitcond5_fu_135_p2;
wire   [0:0] tmp_8_fu_153_p2;
reg   [0:0] tmp_8_reg_316;
wire   [9:0] x_1_fu_190_p2;
reg   [9:0] x_1_reg_330;
reg    ap_predicate_op48_write_state3;
reg    ap_predicate_op49_write_state3;
reg    ap_block_state3_io;
reg   [8:0] y_reg_79;
reg   [9:0] x_reg_90;
reg    ap_predicate_op51_write_state4;
reg    ap_predicate_op53_write_state4;
reg    ap_block_state4_io;
reg   [31:0] tmp_5_reg_101;
wire   [0:0] tmp_fu_158_p2;
reg   [31:0] tmp_s_reg_112;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_6_fu_217_p2;
wire   [31:0] storemerge_fu_251_p2;
wire   [31:0] storemerge4_fu_275_p2;
wire    ap_CS_fsm_state6;
wire   [0:0] tmp_2_fu_163_p2;
wire   [0:0] tmp_9_fu_222_p2;
wire   [31:0] y_cast2_fu_131_p1;
wire   [0:0] tmp_4_fu_196_p2;
wire   [31:0] x_cast1_fu_180_p1;
wire   [0:0] tmp_7_fu_207_p2;
wire   [31:0] storemerge_v_cast_ca_fu_243_p3;
wire   [31:0] storemerge4_v_cast_c_fu_267_p3;
reg   [5:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 outputStream_V_1_sel_rd = 1'b0;
#0 outputStream_V_1_sel_wr = 1'b0;
#0 outputStream_V_1_state = 2'd0;
#0 lineX = 32'd0;
#0 lineY = 32'd0;
#0 dirX = 1'd0;
#0 dirY = 1'd0;
#0 ap_CS_fsm = 6'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        dirX <= 1'd0;
    end else begin
        if (((exitcond5_fu_135_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            if ((tmp_fu_158_p2 == 1'd1)) begin
                dirX <= 1'd0;
            end else if (((tmp_2_fu_163_p2 == 1'd1) & (tmp_fu_158_p2 == 1'd0))) begin
                dirX <= 1'd1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        dirY <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            if ((tmp_6_fu_217_p2 == 1'd1)) begin
                dirY <= 1'd0;
            end else if (((tmp_9_fu_222_p2 == 1'd1) & (tmp_6_fu_217_p2 == 1'd0))) begin
                dirY <= 1'd1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        lineX <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            lineX <= storemerge_fu_251_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        lineY <= 32'd0;
    end else begin
        if (((outputStream_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
            lineY <= storemerge4_fu_275_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outputStream_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outputStream_V_1_ack_out == 1'b1) & (outputStream_V_1_vld_out == 1'b1))) begin
            outputStream_V_1_sel_rd <= ~outputStream_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outputStream_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outputStream_V_1_ack_in == 1'b1) & (outputStream_V_1_vld_in == 1'b1))) begin
            outputStream_V_1_sel_wr <= ~outputStream_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outputStream_V_1_state <= 2'd0;
    end else begin
        if ((((outputStream_V_1_state == 2'd2) & (outputStream_V_1_vld_in == 1'b0)) | ((outputStream_V_1_state == 2'd3) & (outputStream_V_1_vld_in == 1'b0) & (outputStream_V_1_ack_out == 1'b1)))) begin
            outputStream_V_1_state <= 2'd2;
        end else if ((((outputStream_V_1_state == 2'd1) & (outputStream_V_1_ack_out == 1'b0)) | ((outputStream_V_1_state == 2'd3) & (outputStream_V_1_ack_out == 1'b0) & (outputStream_V_1_vld_in == 1'b1)))) begin
            outputStream_V_1_state <= 2'd1;
        end else if (((~((outputStream_V_1_vld_in == 1'b0) & (outputStream_V_1_ack_out == 1'b1)) & ~((outputStream_V_1_ack_out == 1'b0) & (outputStream_V_1_vld_in == 1'b1)) & (outputStream_V_1_state == 2'd3)) | ((outputStream_V_1_state == 2'd1) & (outputStream_V_1_ack_out == 1'b1)) | ((outputStream_V_1_state == 2'd2) & (outputStream_V_1_vld_in == 1'b1)))) begin
            outputStream_V_1_state <= 2'd3;
        end else begin
            outputStream_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_135_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        if ((tmp_fu_158_p2 == 1'd1)) begin
            tmp_5_reg_101 <= 32'd0;
        end else if ((tmp_fu_158_p2 == 1'd0)) begin
            tmp_5_reg_101 <= lineX_load_reg_287;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        if ((tmp_6_fu_217_p2 == 1'd1)) begin
            tmp_s_reg_112 <= 32'd0;
        end else if ((tmp_6_fu_217_p2 == 1'd0)) begin
            tmp_s_reg_112 <= lineY_load_reg_295;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_135_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        x_reg_90 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_io))) begin
        x_reg_90 <= x_1_reg_330;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_184_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io))) begin
        y_reg_79 <= y_1_reg_306;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        y_reg_79 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        lineX_load_reg_287 <= lineX;
        lineY_load_reg_295 <= lineY;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_fu_202_p2 == 1'd1) & (exitcond_fu_184_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io))) begin
        or_cond7_reg_339 <= or_cond7_fu_212_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_184_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io))) begin
        or_cond_reg_335 <= or_cond_fu_202_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((outputStream_V_1_load_A == 1'b1)) begin
        outputStream_V_1_payload_A <= outputStream_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((outputStream_V_1_load_B == 1'b1)) begin
        outputStream_V_1_payload_B <= outputStream_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_135_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_1_reg_311 <= tmp_1_fu_147_p2;
        tmp_8_reg_316 <= tmp_8_fu_153_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io))) begin
        x_1_reg_330 <= x_1_fu_190_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        y_1_reg_306 <= y_1_fu_141_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ap_predicate_op49_write_state3 == 1'b1)) begin
            outputStream_V_1_data_in = 8'd193;
        end else if ((ap_predicate_op48_write_state3 == 1'b1)) begin
            outputStream_V_1_data_in = 8'd62;
        end else begin
            outputStream_V_1_data_in = 'bx;
        end
    end else begin
        outputStream_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((outputStream_V_1_sel == 1'b1)) begin
        outputStream_V_1_data_out = outputStream_V_1_payload_B;
    end else begin
        outputStream_V_1_data_out = outputStream_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((ap_predicate_op49_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io)) | ((ap_predicate_op48_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io)))) begin
        outputStream_V_1_vld_in = 1'b1;
    end else begin
        outputStream_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond7_fu_212_p2 == 1'd1) & (or_cond_fu_202_p2 == 1'd1) & (exitcond_fu_184_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((or_cond_fu_202_p2 == 1'd1) & (or_cond7_fu_212_p2 == 1'd0) & (exitcond_fu_184_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((or_cond_reg_335 == 1'd1) & (or_cond7_reg_339 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((or_cond7_reg_339 == 1'd1) & (or_cond_reg_335 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        outputStream_V_TDATA_blk_n = outputStream_V_1_state[1'd1];
    end else begin
        outputStream_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond5_fu_135_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond_fu_184_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((exitcond_fu_184_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_io))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((outputStream_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state3_io = (((ap_predicate_op49_write_state3 == 1'b1) & (outputStream_V_1_ack_in == 1'b0)) | ((ap_predicate_op48_write_state3 == 1'b1) & (outputStream_V_1_ack_in == 1'b0)));
end

always @ (*) begin
    ap_block_state4_io = (((ap_predicate_op53_write_state4 == 1'b1) & (outputStream_V_1_ack_in == 1'b0)) | ((ap_predicate_op51_write_state4 == 1'b1) & (outputStream_V_1_ack_in == 1'b0)));
end

always @ (*) begin
    ap_predicate_op48_write_state3 = ((or_cond_fu_202_p2 == 1'd1) & (or_cond7_fu_212_p2 == 1'd0) & (exitcond_fu_184_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op49_write_state3 = ((or_cond7_fu_212_p2 == 1'd1) & (or_cond_fu_202_p2 == 1'd1) & (exitcond_fu_184_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op51_write_state4 = ((or_cond_reg_335 == 1'd1) & (or_cond7_reg_339 == 1'd0));
end

always @ (*) begin
    ap_predicate_op53_write_state4 = ((or_cond7_reg_339 == 1'd1) & (or_cond_reg_335 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign exitcond5_fu_135_p2 = ((y_reg_79 == 9'd510) ? 1'b1 : 1'b0);

assign exitcond_fu_184_p2 = ((x_reg_90 == 10'd720) ? 1'b1 : 1'b0);

assign or_cond7_fu_212_p2 = (tmp_8_reg_316 | tmp_7_fu_207_p2);

assign or_cond_fu_202_p2 = (tmp_4_fu_196_p2 & tmp_1_reg_311);

assign outputStream_V_1_ack_in = outputStream_V_1_state[1'd1];

assign outputStream_V_1_ack_out = outputStream_V_TREADY;

assign outputStream_V_1_load_A = (outputStream_V_1_state_cmp_full & ~outputStream_V_1_sel_wr);

assign outputStream_V_1_load_B = (outputStream_V_1_state_cmp_full & outputStream_V_1_sel_wr);

assign outputStream_V_1_sel = outputStream_V_1_sel_rd;

assign outputStream_V_1_state_cmp_full = ((outputStream_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outputStream_V_1_vld_out = outputStream_V_1_state[1'd0];

assign outputStream_V_TDATA = outputStream_V_1_data_out;

assign outputStream_V_TVALID = outputStream_V_1_state[1'd0];

assign storemerge4_fu_275_p2 = (tmp_s_reg_112 + storemerge4_v_cast_c_fu_267_p3);

assign storemerge4_v_cast_c_fu_267_p3 = ((dirY[0:0] === 1'b1) ? 32'd4294967295 : 32'd1);

assign storemerge_fu_251_p2 = (tmp_5_reg_101 + storemerge_v_cast_ca_fu_243_p3);

assign storemerge_v_cast_ca_fu_243_p3 = ((dirX[0:0] === 1'b1) ? 32'd4294967295 : 32'd1);

assign tmp_1_fu_147_p2 = ((y_reg_79 < 9'd480) ? 1'b1 : 1'b0);

assign tmp_2_fu_163_p2 = ((lineX_load_reg_287 == 32'd639) ? 1'b1 : 1'b0);

assign tmp_4_fu_196_p2 = ((x_reg_90 < 10'd640) ? 1'b1 : 1'b0);

assign tmp_6_fu_217_p2 = ((lineY_load_reg_295 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_7_fu_207_p2 = ((x_cast1_fu_180_p1 == lineX_load_reg_287) ? 1'b1 : 1'b0);

assign tmp_8_fu_153_p2 = ((y_cast2_fu_131_p1 == lineY_load_reg_295) ? 1'b1 : 1'b0);

assign tmp_9_fu_222_p2 = ((lineY_load_reg_295 == 32'd479) ? 1'b1 : 1'b0);

assign tmp_fu_158_p2 = ((lineX_load_reg_287 == 32'd0) ? 1'b1 : 1'b0);

assign x_1_fu_190_p2 = (x_reg_90 + 10'd1);

assign x_cast1_fu_180_p1 = x_reg_90;

assign y_1_fu_141_p2 = (y_reg_79 + 9'd1);

assign y_cast2_fu_131_p1 = y_reg_79;

endmodule //pattern_generator_cross
