0.6
2018.3
Dec  7 2018
00:33:28
F:/verilog/jizu_project4_ans3/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1672215599,verilog,,,,glbl,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sim_1/imports/sim/testbench.v,1672215599,verilog,,,,testbench,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/adder.v,1672215599,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/alu.v,,adder,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/alu.v,1672215599,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/aludec.v,,alu,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/aludec.v,1672215599,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/controller.v,,aludec,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/controller.v,1672215599,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/datapath.v,,controller,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/datapath.v,1684035025,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/eqcmp.v,,datapath,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/eqcmp.v,1672215599,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/flopenr.v,,eqcmp,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/flopenr.v,1672215599,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/flopenrc.v,,flopenr,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/flopenrc.v,1672215599,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/flopr.v,,flopenrc,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/flopr.v,1672215599,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/floprc.v,,flopr,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/floprc.v,1672215599,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/hazard.v,,floprc,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/hazard.v,1684638002,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/maindec.v,,hazard,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/maindec.v,1672215599,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/mips.v,,maindec,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/mips.v,1672215599,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/mux2.v,,mips,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/mux2.v,1672215599,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/mux3.v,,mux2,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/mux3.v,1672215599,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/pc.v,,mux3,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/pc.v,1672215599,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/regfile.v,,pc,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/regfile.v,1672215599,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/signext.v,,regfile,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/signext.v,1672215599,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/sl2.v,,signext,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/sl2.v,1672215599,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/top.v,,sl2,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/top.v,1672215599,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sim_1/imports/sim/testbench.v,,top,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/ip/data_ram/sim/data_ram.v,1684637715,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/ip/inst_ram/sim/inst_ram.v,,data_ram,,,,,,,,
F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/ip/inst_ram/sim/inst_ram.v,1684637715,verilog,,F:/verilog/jizu_project4_ans3/project_1/project_1.srcs/sources_1/imports/ex4/rtl/adder.v,,inst_ram,,,,,,,,
