{
  "run_00100": "250602_1110_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00101": "250602_1114_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00102": "250602_1117_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00103": "250602_1123_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00104": "250602_1128_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00105": "250602_1135_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00106": "250602_1141_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00107": "250602_1144_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00108": "250602_1152_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00109": "250602_1157_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00110": "250602_1202_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00111": "250602_1206_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00112": "250602_1211_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00113": "250602_1214_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00114": "250602_1219_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00115": "250602_1226_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00116": "250602_1231_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00117": "250602_1236_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00118": "250602_1241_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00119": "250602_1249_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00120": "250602_1252_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00121": "250602_1300_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00122": "250602_1305_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00123": "250602_1308_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00124": "250602_1318_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00125": "250602_1323_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00126": "250602_1329_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00127": "250602_1335_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00128": "250602_1339_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00129": "250602_1345_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00130": "250602_1352_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00131": "250602_1358_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00132": "250602_1404_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00133": "250602_1408_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00134": "250602_1412_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00135": "250602_1415_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00136": "250602_1420_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00137": "250602_1427_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00138": "250602_1434_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00139": "250602_1442_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00140": "250602_1445_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00141": "250602_1450_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00142": "250602_1455_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00143": "250602_1501_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00144": "250602_1509_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00145": "250602_1514_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00146": "250602_1520_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00147": "250602_1525_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00148": "250602_1530_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00149": "250602_1538_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00150": "250602_1541_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00151": "250602_1547_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00152": "250602_1549_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00153": "250602_1553_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00154": "250602_1557_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00155": "250602_1603_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00156": "250602_1607_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00157": "250602_1610_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00158": "250602_1618_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00159": "250602_1621_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00160": "250602_1624_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00161": "250602_1629_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00162": "250602_1634_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00163": "250602_1638_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00164": "250602_1642_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00165": "250602_1650_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00166": "250602_1657_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00167": "250602_1701_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00168": "250602_1707_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00169": "250602_1713_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00170": "250602_1719_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00171": "250602_1725_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00172": "250602_1728_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00173": "250602_1737_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00174": "250602_1742_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00175": "250602_1745_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00176": "250602_1753_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00177": "250602_1759_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00178": "250602_1804_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00179": "250602_1809_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00180": "250602_1816_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00181": "250602_1822_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00182": "250602_1829_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00183": "250602_1833_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00184": "250602_1836_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00185": "250602_1840_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00186": "250602_1849_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00187": "250602_1855_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00188": "250602_1900_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00189": "250602_1906_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00190": "250602_1914_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00191": "250602_1920_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00192": "250602_1925_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00193": "250602_1929_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00194": "250602_1933_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00195": "250602_1939_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00196": "250602_1943_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00197": "250602_1948_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00198": "250602_1954_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00199": "250602_2001_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00200": "250603_1053_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00201": "250603_1058_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00202": "250603_1103_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00203": "250603_1106_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00204": "250603_1112_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00205": "250603_1116_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00206": "250603_1120_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00207": "250603_1127_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00208": "250603_1132_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00209": "250603_1135_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00210": "250603_1142_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00211": "250603_1145_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00212": "250603_1149_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00213": "250603_1157_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00214": "250603_1201_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00215": "250603_1209_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00216": "250603_1214_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00217": "250603_1218_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00218": "250603_1225_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00219": "250603_1229_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00220": "250603_1234_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00221": "250603_1239_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00222": "250603_1245_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00223": "250603_1249_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00224": "250603_1252_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00225": "250603_1258_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00226": "250603_1305_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00227": "250603_1309_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00228": "250603_1315_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00229": "250603_1323_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00230": "250603_1329_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00231": "250603_1335_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00232": "250603_1338_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00233": "250603_1343_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00234": "250603_1347_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00235": "250603_1351_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00236": "250603_1357_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00237": "250603_1403_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00238": "250603_1408_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00239": "250603_1413_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00240": "250603_1420_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00241": "250603_1423_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00242": "250603_1430_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00243": "250603_1436_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00244": "250603_1446_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00245": "250603_1451_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00246": "250603_1454_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00247": "250603_1500_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00248": "250603_1508_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00249": "250603_1513_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00250": "250603_1523_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00251": "250603_1527_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00252": "250603_1536_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00253": "250603_1542_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00254": "250603_1547_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00255": "250603_1555_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00256": "250603_1603_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00257": "250603_1607_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00258": "250603_1611_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00259": "250603_1618_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00260": "250603_1625_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00261": "250603_1629_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00262": "250603_1636_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00263": "250603_1643_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00264": "250603_1647_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00265": "250603_1653_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00266": "250603_1656_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00267": "250603_1659_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00268": "250603_1703_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00269": "250603_1707_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00270": "250603_1711_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00271": "250603_1714_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00272": "250603_1720_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00273": "250603_1727_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00274": "250603_1731_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00275": "250603_1735_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00276": "250603_1739_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00277": "250603_1749_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00278": "250603_1757_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00279": "250603_1805_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00280": "250603_1811_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00281": "250603_1815_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00282": "250603_1820_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00283": "250603_1823_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00284": "250603_1829_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00285": "250603_1836_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00286": "250603_1842_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00287": "250603_1852_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00288": "250603_1902_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00289": "250603_1904_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00290": "250603_1909_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00291": "250603_1916_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00292": "250603_1924_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00293": "250603_1930_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00294": "250603_1935_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00295": "250603_1943_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00296": "250603_1948_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00297": "250603_1953_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00298": "250603_1956_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00299": "250603_2000_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00300": "250604_0955_DDQN_OOP_CUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00301": "250604_1005_DDQN_OOP_CUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00302": "250604_1032_DDQN_OOP_CUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00303": "250604_1100_DDQN_OOP_CUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00304": "250604_1143_DDQN_OOP_CUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00305": "250604_1223_DDQN_OOP_CUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00306": "250604_1307_DDQN_OOP_CUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00307": "250604_1341_DDQN_OOP_CUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00308": "250604_1417_DDQN_OOP_CUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00309": "250604_1453_DDQN_OOP_CUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00310": "250604_1523_DDQN_OOP_CUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00311": "250604_1604_DDQN_OOP_CUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00312": "250604_1632_DDQN_OOP_CUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00313": "250604_1747_DDQN_OOP_CUDA_v0_0.0005_5000_1000_0.95_5000_32"
}