NDFramePage.OnPageTitleLoaded("File18:uvm_reg_block.svh","uvm_reg_block.svh");NDSummary.OnSummaryLoaded("File18:uvm_reg_block.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"],["Variables","Variable"]],[[378,0,0,"uvm_reg_block","uvm_reg_block"],[379,0,3,"default_path","uvm_reg_block.default_path"],[380,0,2,"Initialization","uvm_reg_block.Initialization"],[381,0,1,"new","uvm_reg_block.new"],[382,0,1,"configure","uvm_reg_block.configure"],[383,0,1,"create_map","uvm_reg_block.create_map"],[384,0,1,"check_data_width","uvm_reg_block.check_data_width"],[385,0,1,"set_default_map","uvm_reg_block.set_default_map"],[386,0,3,"default_map","uvm_reg_block.default_map"],[387,0,1,"lock_model","uvm_reg_block.lock_model"],[388,0,1,"is_locked","uvm_reg_block.is_locked"],[389,0,2,"Introspection","uvm_reg_block.Introspection"],[390,0,1,"get_name","uvm_reg_block.get_name"],[391,0,1,"get_full_name","uvm_reg_block.get_full_name"],[392,0,1,"get_parent","uvm_reg_block.get_parent"],[393,0,1,"get_root_blocks","uvm_reg_block.get_root_blocks"],[394,0,1,"find_blocks","uvm_reg_block.find_blocks"],[395,0,1,"find_block","uvm_reg_block.find_block"],[396,0,1,"get_blocks","uvm_reg_block.get_blocks"],[397,0,1,"get_maps","uvm_reg_block.get_maps"],[398,0,1,"get_registers","uvm_reg_block.get_registers"],[399,0,1,"get_fields","uvm_reg_block.get_fields"],[400,0,1,"get_memories","uvm_reg_block.get_memories"],[401,0,1,"get_virtual_registers","uvm_reg_block.get_virtual_registers"],[402,0,1,"get_virtual_fields","uvm_reg_block.get_virtual_fields"],[403,0,1,"get_block_by_name","uvm_reg_block.get_block_by_name"],[404,0,1,"get_map_by_name","uvm_reg_block.get_map_by_name"],[405,0,1,"get_reg_by_name","uvm_reg_block.get_reg_by_name"],[406,0,1,"get_field_by_name","uvm_reg_block.get_field_by_name"],[407,0,1,"get_mem_by_name","uvm_reg_block.get_mem_by_name"],[408,0,1,"get_vreg_by_name","uvm_reg_block.get_vreg_by_name"],[409,0,1,"get_vfield_by_name","uvm_reg_block.get_vfield_by_name"],[410,0,2,"Coverage","uvm_reg_block.Coverage"],[411,0,1,"build_coverage","uvm_reg_block.build_coverage"],[412,0,1,"add_coverage","uvm_reg_block.add_coverage"],[413,0,1,"has_coverage","uvm_reg_block.has_coverage"],[414,0,1,"set_coverage","uvm_reg_block.set_coverage"],[415,0,1,"get_coverage","uvm_reg_block.get_coverage"],[416,0,1,"sample","uvm_reg_block.sample"],[417,0,1,"sample_values","uvm_reg_block.sample_values"],[418,0,2,"Access","uvm_reg_block.Access"],[419,0,1,"get_default_path","uvm_reg_block.get_default_path"],[420,0,1,"reset","uvm_reg_block.reset"],[421,0,1,"needs_update","uvm_reg_block.needs_update"],[422,0,2,"Backdoor","uvm_reg_block.Backdoor"],[423,0,1,"get_backdoor","uvm_reg_block.get_backdoor"],[424,0,1,"set_backdoor","uvm_reg_block.set_backdoor"],[425,0,1,"clear_hdl_path","uvm_reg_block.clear_hdl_path"],[426,0,1,"add_hdl_path","uvm_reg_block.add_hdl_path"],[427,0,1,"has_hdl_path","uvm_reg_block.has_hdl_path"],[428,0,1,"get_hdl_path","uvm_reg_block.get_hdl_path"],[429,0,1,"get_full_hdl_path","uvm_reg_block.get_full_hdl_path"],[430,0,1,"set_default_hdl_path","uvm_reg_block.set_default_hdl_path"],[431,0,1,"get_default_hdl_path","uvm_reg_block.get_default_hdl_path"],[432,0,1,"set_hdl_path_root","uvm_reg_block.set_hdl_path_root"],[433,0,1,"is_hdl_path_root","uvm_reg_block.is_hdl_path_root"]]);