###############################################################
#  Generated by:      Cadence Innovus 16.10-p004_1
#  OS:                Linux x86_64(Host ID dfm.ee.ucla.edu)
#  Generated on:      Tue Feb  7 00:14:53 2017
#  Design:            sbox_x2
#  Command:           defOut -netlist invs_out/sbox_x2_maxrules_placed.def
###############################################################
VERSION 5.7 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN sbox_x2 ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 20.140 ;
    DESIGN FE_CORE_BOX_UR_X REAL 116.280 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 20.020 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 85.820 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 272840 211680 ) ;

ROW CORE_ROW_0 FreePDK45_38x28_10R_NP_162NW_34O 40280 40040 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_1 FreePDK45_38x28_10R_NP_162NW_34O 40280 42840 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_2 FreePDK45_38x28_10R_NP_162NW_34O 40280 45640 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_3 FreePDK45_38x28_10R_NP_162NW_34O 40280 48440 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_4 FreePDK45_38x28_10R_NP_162NW_34O 40280 51240 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_5 FreePDK45_38x28_10R_NP_162NW_34O 40280 54040 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_6 FreePDK45_38x28_10R_NP_162NW_34O 40280 56840 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_7 FreePDK45_38x28_10R_NP_162NW_34O 40280 59640 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_8 FreePDK45_38x28_10R_NP_162NW_34O 40280 62440 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_9 FreePDK45_38x28_10R_NP_162NW_34O 40280 65240 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_10 FreePDK45_38x28_10R_NP_162NW_34O 40280 68040 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_11 FreePDK45_38x28_10R_NP_162NW_34O 40280 70840 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_12 FreePDK45_38x28_10R_NP_162NW_34O 40280 73640 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_13 FreePDK45_38x28_10R_NP_162NW_34O 40280 76440 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_14 FreePDK45_38x28_10R_NP_162NW_34O 40280 79240 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_15 FreePDK45_38x28_10R_NP_162NW_34O 40280 82040 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_16 FreePDK45_38x28_10R_NP_162NW_34O 40280 84840 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_17 FreePDK45_38x28_10R_NP_162NW_34O 40280 87640 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_18 FreePDK45_38x28_10R_NP_162NW_34O 40280 90440 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_19 FreePDK45_38x28_10R_NP_162NW_34O 40280 93240 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_20 FreePDK45_38x28_10R_NP_162NW_34O 40280 96040 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_21 FreePDK45_38x28_10R_NP_162NW_34O 40280 98840 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_22 FreePDK45_38x28_10R_NP_162NW_34O 40280 101640 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_23 FreePDK45_38x28_10R_NP_162NW_34O 40280 104440 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_24 FreePDK45_38x28_10R_NP_162NW_34O 40280 107240 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_25 FreePDK45_38x28_10R_NP_162NW_34O 40280 110040 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_26 FreePDK45_38x28_10R_NP_162NW_34O 40280 112840 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_27 FreePDK45_38x28_10R_NP_162NW_34O 40280 115640 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_28 FreePDK45_38x28_10R_NP_162NW_34O 40280 118440 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_29 FreePDK45_38x28_10R_NP_162NW_34O 40280 121240 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_30 FreePDK45_38x28_10R_NP_162NW_34O 40280 124040 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_31 FreePDK45_38x28_10R_NP_162NW_34O 40280 126840 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_32 FreePDK45_38x28_10R_NP_162NW_34O 40280 129640 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_33 FreePDK45_38x28_10R_NP_162NW_34O 40280 132440 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_34 FreePDK45_38x28_10R_NP_162NW_34O 40280 135240 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_35 FreePDK45_38x28_10R_NP_162NW_34O 40280 138040 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_36 FreePDK45_38x28_10R_NP_162NW_34O 40280 140840 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_37 FreePDK45_38x28_10R_NP_162NW_34O 40280 143640 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_38 FreePDK45_38x28_10R_NP_162NW_34O 40280 146440 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_39 FreePDK45_38x28_10R_NP_162NW_34O 40280 149240 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_40 FreePDK45_38x28_10R_NP_162NW_34O 40280 152040 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_41 FreePDK45_38x28_10R_NP_162NW_34O 40280 154840 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_42 FreePDK45_38x28_10R_NP_162NW_34O 40280 157640 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_43 FreePDK45_38x28_10R_NP_162NW_34O 40280 160440 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_44 FreePDK45_38x28_10R_NP_162NW_34O 40280 163240 FS DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_45 FreePDK45_38x28_10R_NP_162NW_34O 40280 166040 N DO 506 BY 1 STEP 380 0
 ;
ROW CORE_ROW_46 FreePDK45_38x28_10R_NP_162NW_34O 40280 168840 FS DO 506 BY 1 STEP 380 0
 ;

TRACKS Y 1780 DO 66 STEP 3200 LAYER metal10 ;
TRACKS X 3510 DO 81 STEP 3360 LAYER metal10 ;
TRACKS X 1830 DO 162 STEP 1680 LAYER metal9 ;
TRACKS Y 1780 DO 66 STEP 3200 LAYER metal9 ;
TRACKS Y 1540 DO 126 STEP 1680 LAYER metal8 ;
TRACKS X 1830 DO 162 STEP 1680 LAYER metal8 ;
TRACKS X 710 DO 486 STEP 560 LAYER metal7 ;
TRACKS Y 1540 DO 126 STEP 1680 LAYER metal7 ;
TRACKS Y 420 DO 378 STEP 560 LAYER metal6 ;
TRACKS X 710 DO 486 STEP 560 LAYER metal6 ;
TRACKS X 710 DO 486 STEP 560 LAYER metal5 ;
TRACKS Y 420 DO 378 STEP 560 LAYER metal5 ;
TRACKS Y 140 DO 756 STEP 280 LAYER metal4 ;
TRACKS X 710 DO 486 STEP 560 LAYER metal4 ;
TRACKS X 190 DO 718 STEP 380 LAYER metal3 ;
TRACKS Y 140 DO 756 STEP 280 LAYER metal3 ;
TRACKS Y 140 DO 756 STEP 280 LAYER metal2 ;
TRACKS X 190 DO 718 STEP 380 LAYER metal2 ;
TRACKS X 190 DO 718 STEP 380 LAYER metal1 ;
TRACKS Y 140 DO 756 STEP 280 LAYER metal1 ;

GCELLGRID X 269990 DO 2 STEP 2850 ;
GCELLGRID X 190 DO 72 STEP 3800 ;
GCELLGRID X 0 DO 2 STEP 190 ;
GCELLGRID Y 210140 DO 2 STEP 1540 ;
GCELLGRID Y 140 DO 76 STEP 2800 ;
GCELLGRID Y 0 DO 2 STEP 140 ;

COMPONENTS 2 ;
- u0 aes_sbox + FIXED ( 40540 74930 ) W
 ;
- u1 aes_sbox + FIXED ( 135850 40360 ) N
 ;
END COMPONENTS

PINS 16 ;
- a_in[7] + NET a_in[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal7 ( -400 0 ) ( 400 800 )
  + PLACED ( 0 117460 ) E ;
- a_in[6] + NET a_in[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal7 ( -400 0 ) ( 400 800 )
  + PLACED ( 0 151060 ) E ;
- a_in[5] + NET a_in[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal8 ( -400 0 ) ( 400 800 )
  + PLACED ( 75750 211680 ) S ;
- a_in[4] + NET a_in[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal8 ( -400 0 ) ( 400 800 )
  + PLACED ( 109350 211680 ) S ;
- a_in[3] + NET a_in[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal8 ( -400 0 ) ( 400 800 )
  + PLACED ( 142950 211680 ) S ;
- a_in[2] + NET a_in[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal8 ( -400 0 ) ( 400 800 )
  + PLACED ( 87510 0 ) N ;
- a_in[1] + NET a_in[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal7 ( -400 0 ) ( 400 800 )
  + PLACED ( 272840 109060 ) W ;
- a_in[0] + NET a_in[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal8 ( -400 0 ) ( 400 800 )
  + PLACED ( 176550 211680 ) S ;
- d_out[7] + NET d_out[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal8 ( -400 0 ) ( 400 800 )
  + PLACED ( 126150 0 ) N ;
- d_out[6] + NET d_out[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal8 ( -400 0 ) ( 400 800 )
  + PLACED ( 159750 0 ) N ;
- d_out[5] + NET d_out[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal8 ( -400 0 ) ( 400 800 )
  + PLACED ( 203430 0 ) N ;
- d_out[4] + NET d_out[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal7 ( -400 0 ) ( 400 800 )
  + PLACED ( 272840 142660 ) W ;
- d_out[3] + NET d_out[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal7 ( -400 0 ) ( 400 800 )
  + PLACED ( 272840 65380 ) W ;
- d_out[2] + NET d_out[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal8 ( -400 0 ) ( 400 800 )
  + PLACED ( 210150 211680 ) S ;
- d_out[1] + NET d_out[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal7 ( -400 0 ) ( 400 800 )
  + PLACED ( 0 83860 ) E ;
- d_out[0] + NET d_out[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal8 ( -400 0 ) ( 400 800 )
  + PLACED ( 53910 0 ) N ;
END PINS

SPECIALNETS 2 ;
- VDD  ( * VDD )
  + USE POWER
 ;
- VSS  ( * VSS )
  + USE GROUND
 ;
END SPECIALNETS

NETS 24 ;
- a_in[7]
  ( PIN a_in[7] ) ( u0 a[7] )
 ;
- a_in[6]
  ( PIN a_in[6] ) ( u0 a[6] )
 ;
- a_in[5]
  ( PIN a_in[5] ) ( u0 a[5] )
 ;
- a_in[4]
  ( PIN a_in[4] ) ( u0 a[4] )
 ;
- a_in[3]
  ( PIN a_in[3] ) ( u0 a[3] )
 ;
- a_in[2]
  ( PIN a_in[2] ) ( u0 a[2] )
 ;
- a_in[1]
  ( PIN a_in[1] ) ( u0 a[1] )
 ;
- a_in[0]
  ( PIN a_in[0] ) ( u0 a[0] )
 ;
- d_out[7]
  ( PIN d_out[7] ) ( u1 d[7] )
 ;
- d_out[6]
  ( PIN d_out[6] ) ( u1 d[6] )
 ;
- d_out[5]
  ( PIN d_out[5] ) ( u1 d[5] )
 ;
- d_out[4]
  ( PIN d_out[4] ) ( u1 d[4] )
 ;
- d_out[3]
  ( PIN d_out[3] ) ( u1 d[3] )
 ;
- d_out[2]
  ( PIN d_out[2] ) ( u1 d[2] )
 ;
- d_out[1]
  ( PIN d_out[1] ) ( u1 d[1] )
 ;
- d_out[0]
  ( PIN d_out[0] ) ( u1 d[0] )
 ;
- x[7]
  ( u1 a[7] ) ( u0 d[7] )
 ;
- x[6]
  ( u1 a[6] ) ( u0 d[6] )
 ;
- x[5]
  ( u1 a[5] ) ( u0 d[5] )
 ;
- x[4]
  ( u1 a[4] ) ( u0 d[4] )
 ;
- x[3]
  ( u1 a[3] ) ( u0 d[3] )
 ;
- x[2]
  ( u1 a[2] ) ( u0 d[2] )
 ;
- x[1]
  ( u1 a[1] ) ( u0 d[1] )
 ;
- x[0]
  ( u1 a[0] ) ( u0 d[0] )
 ;
END NETS

END DESIGN
