

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_21_7_5_3_0_1u_config2_s'
================================================================
* Date:           Fri Jul 18 02:28:54 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myhls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.679 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                          |                                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                 Instance                                 |                            Module                            |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dense_latency_ap_ufixed_ap_fixed_21_7_5_3_0_config2_mult_0_0_fu_92    |dense_latency_ap_ufixed_ap_fixed_21_7_5_3_0_config2_mult_0_0  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |call_ret_shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_fu_105  |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s      |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +--------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      358|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|      0|      198|      601|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       60|     -|
|Register             |        -|      -|      338|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      536|     1019|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+--------------------------------------------------------------+---------+-------+-----+-----+-----+
    |                                 Instance                                 |                            Module                            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------------------------------------------------+--------------------------------------------------------------+---------+-------+-----+-----+-----+
    |grp_dense_latency_ap_ufixed_ap_fixed_21_7_5_3_0_config2_mult_0_0_fu_92    |dense_latency_ap_ufixed_ap_fixed_21_7_5_3_0_config2_mult_0_0  |        0|      0|   69|  473|    0|
    |call_ret_shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_fu_105  |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s      |        0|      0|  129|  128|    0|
    +--------------------------------------------------------------------------+--------------------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                                     |                                                              |        0|      0|  198|  601|    0|
    +--------------------------------------------------------------------------+--------------------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln311_fu_357_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln313_fu_369_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln316_fu_307_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln318_fu_319_p2               |     +    |      0|  0|  39|          32|           1|
    |and_ln284_1_fu_289_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln284_2_fu_295_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln284_fu_283_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_193                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_247                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln284_1_fu_237_p2            |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln284_2_fu_257_p2            |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln284_3_fu_277_p2            |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln284_fu_227_p2              |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln303_fu_301_p2              |   icmp   |      0|  0|  20|          32|           6|
    |icmp_ln307_fu_351_p2              |   icmp   |      0|  0|  20|          32|           6|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone       |    or    |      0|  0|   2|           1|           1|
    |select_ln313_fu_375_p3            |  select  |      0|  0|  32|           1|           2|
    |select_ln318_fu_325_p3            |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 358|         329|          36|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter2_storemerge_reg_81  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_2_load              |   9|          2|   32|         64|
    |pX_2                                    |   9|          2|   32|         64|
    |pY_2                                    |   9|          2|   32|         64|
    |res_stream_V_data_V_blk_n               |   9|          2|    1|          2|
    |sX_2                                    |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  60|         13|  161|        354|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |and_ln284_2_reg_444                     |   1|   0|    1|          0|
    |and_ln284_2_reg_444_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_81  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_81  |  32|   0|   32|          0|
    |icmp_ln303_reg_448                      |   1|   0|    1|          0|
    |kernel_data_V_1_0_ret_reg_409           |   8|   0|    8|          0|
    |kernel_data_V_1_1                       |   8|   0|    8|          0|
    |kernel_data_V_1_1_ret_reg_414           |   8|   0|    8|          0|
    |kernel_data_V_1_2                       |   8|   0|    8|          0|
    |kernel_data_V_1_2_ret_reg_419           |   8|   0|    8|          0|
    |kernel_data_V_1_3_ret_reg_404           |   8|   0|    8|          0|
    |kernel_data_V_1_4                       |   8|   0|    8|          0|
    |kernel_data_V_1_4_ret_reg_424           |   8|   0|    8|          0|
    |kernel_data_V_1_5                       |   8|   0|    8|          0|
    |kernel_data_V_1_5_ret_reg_429           |   8|   0|    8|          0|
    |kernel_data_V_1_6_ret_reg_399           |   8|   0|    8|          0|
    |kernel_data_V_1_7                       |   8|   0|    8|          0|
    |kernel_data_V_1_7_ret_reg_434           |   8|   0|    8|          0|
    |kernel_data_V_1_8                       |   8|   0|    8|          0|
    |kernel_data_V_1_8_ret_reg_439           |   8|   0|    8|          0|
    |pX_2                                    |  32|   0|   32|          0|
    |pY_2                                    |  32|   0|   32|          0|
    |res_out_0_V_reg_460                     |  19|   0|   19|          0|
    |sX_2                                    |  32|   0|   32|          0|
    |sY_2                                    |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 338|   0|  338|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<21,7,5,3,0>,1u>,config2> | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<21,7,5,3,0>,1u>,config2> | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<21,7,5,3,0>,1u>,config2> | return value |
|ap_done                     | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<21,7,5,3,0>,1u>,config2> | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<21,7,5,3,0>,1u>,config2> | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<21,7,5,3,0>,1u>,config2> | return value |
|ap_ce                       |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<21,7,5,3,0>,1u>,config2> | return value |
|res_stream_V_data_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<21,7,5,3,0>,1u>,config2> | return value |
|res_stream_V_data_V_din     | out |   21|   ap_fifo  |                           res_stream_V_data_V                          |    pointer   |
|res_stream_V_data_V_full_n  |  in |    1|   ap_fifo  |                           res_stream_V_data_V                          |    pointer   |
|res_stream_V_data_V_write   | out |    1|   ap_fifo  |                           res_stream_V_data_V                          |    pointer   |
|in_elem_data_V_read         |  in |    8|   ap_none  |                           in_elem_data_V_read                          |    scalar    |
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

