INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo/vivado_project/4/project_4/project_4.srcs/sources_1/new/machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module machine
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo/vivado_project/4/project_4/project_4.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
