#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Sun Feb 22 23:21:55 2026
# Process ID         : 1443264
# Current directory  : /home/hhh/repos/HelloArty/src/FPGA/targets
# Command line       : vivado -mode batch -source synth.tcl -tclargs intermediates Program_helloArtyTop xc7a100tcsg324-1
# Log file           : /home/hhh/repos/HelloArty/src/FPGA/targets/vivado.log
# Journal file       : /home/hhh/repos/HelloArty/src/FPGA/targets/vivado.jou
# Running On         : Z13
# Platform           : Arch
# Operating System   : Arch Linux
# Processor Detail   : AMD RYZEN AI MAX+ 395 w/ Radeon 8060S
# CPU Frequency      : 2000.000 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 62810 MB
# Swap memory        : 4294 MB
# Total Virtual      : 67105 MB
# Available Virtual  : 51558 MB
#-----------------------------------------------------------
source synth.tcl
# set sv_dir    [expr {$argc >= 1 ? [lindex $argv 0] : "intermediates"}]
# set top       [expr {$argc >= 2 ? [lindex $argv 1] : "Program_helloArtyTop"}]
# set part      [expr {$argc >= 3 ? [lindex $argv 2] : "xc7a100tcsg324-1"}]
# set sv_file   [file join $sv_dir "output.sv"]
# set xdc_file  [file join $sv_dir "output.xdc"]
# set bit_file  "${top}.bit"
# puts "================================================================"
================================================================
# puts "Composer → Vivado Synthesis"
Composer → Vivado Synthesis
# puts "================================================================"
================================================================
# puts "  SV source:   $sv_file"
  SV source:   intermediates/output.sv
# puts "  Constraints: $xdc_file"
  Constraints: intermediates/output.xdc
# puts "  Top module:  $top"
  Top module:  Program_helloArtyTop
# puts "  Device:      $part"
  Device:      xc7a100tcsg324-1
# puts "  Bitstream:   $bit_file"
  Bitstream:   Program_helloArtyTop.bit
# puts "================================================================"
================================================================
# read_verilog -sv $sv_file
# read_xdc $xdc_file
# synth_design -top $top -part $part
Command: synth_design -top Program_helloArtyTop -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1443317
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2197.117 ; gain = 481.156 ; free physical = 31321 ; free virtual = 47843
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Program_helloArtyTop' [/home/hhh/repos/HelloArty/src/FPGA/targets/intermediates/output.sv:235]
INFO: [Synth 8-6157] synthesizing module 'Behavior_step' [/home/hhh/repos/HelloArty/src/FPGA/targets/intermediates/output.sv:85]
INFO: [Synth 8-6157] synthesizing module 'Behavior_colorFromSwitches' [/home/hhh/repos/HelloArty/src/FPGA/targets/intermediates/output.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Behavior_colorFromSwitches' (0#1) [/home/hhh/repos/HelloArty/src/FPGA/targets/intermediates/output.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Behavior_periodFromButtons' [/home/hhh/repos/HelloArty/src/FPGA/targets/intermediates/output.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'Behavior_periodFromButtons' (0#1) [/home/hhh/repos/HelloArty/src/FPGA/targets/intermediates/output.sv:26]
INFO: [Synth 8-6157] synthesizing module 'Behavior_ticksPerStep' [/home/hhh/repos/HelloArty/src/FPGA/targets/intermediates/output.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'Behavior_ticksPerStep' (0#1) [/home/hhh/repos/HelloArty/src/FPGA/targets/intermediates/output.sv:39]
INFO: [Synth 8-6157] synthesizing module 'Prelude_colorToRgbBits' [/home/hhh/repos/HelloArty/src/FPGA/targets/intermediates/output.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'Prelude_colorToRgbBits' (0#1) [/home/hhh/repos/HelloArty/src/FPGA/targets/intermediates/output.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'Behavior_step' (0#1) [/home/hhh/repos/HelloArty/src/FPGA/targets/intermediates/output.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'Program_helloArtyTop' (0#1) [/home/hhh/repos/HelloArty/src/FPGA/targets/intermediates/output.sv:235]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2285.086 ; gain = 569.125 ; free physical = 31233 ; free virtual = 47756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2302.898 ; gain = 586.938 ; free physical = 31220 ; free virtual = 47744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2302.898 ; gain = 586.938 ; free physical = 31220 ; free virtual = 47744
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2302.898 ; gain = 0.000 ; free physical = 31222 ; free virtual = 47745
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hhh/repos/HelloArty/src/FPGA/targets/intermediates/output.xdc]
Finished Parsing XDC File [/home/hhh/repos/HelloArty/src/FPGA/targets/intermediates/output.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hhh/repos/HelloArty/src/FPGA/targets/intermediates/output.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Program_helloArtyTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Program_helloArtyTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2420.637 ; gain = 0.000 ; free physical = 31198 ; free virtual = 47721
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2420.672 ; gain = 0.000 ; free physical = 31198 ; free virtual = 47721
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2420.672 ; gain = 704.711 ; free physical = 31238 ; free virtual = 47761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2428.641 ; gain = 712.680 ; free physical = 31238 ; free virtual = 47761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2428.641 ; gain = 712.680 ; free physical = 31235 ; free virtual = 47759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2428.641 ; gain = 712.680 ; free physical = 31228 ; free virtual = 47752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   2 Input   31 Bit       Adders := 3     
	   2 Input   30 Bit       Adders := 1     
	   3 Input   25 Bit       Adders := 8     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 10    
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 2     
+---Registers : 
	               31 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	              17x30  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 4     
	   2 Input   20 Bit        Muxes := 1     
	   5 Input   13 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 15    
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
	   6 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP _GEN_12, operation Mode is: A*B.
DSP Report: operator _GEN_12 is absorbed into DSP _GEN_12.
DSP Report: operator _GEN_12 is absorbed into DSP _GEN_12.
DSP Report: Generating DSP _GEN_133, operation Mode is: A*B.
DSP Report: operator _GEN_133 is absorbed into DSP _GEN_133.
DSP Report: operator _GEN_133 is absorbed into DSP _GEN_133.
DSP Report: Generating DSP _GEN_133, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _GEN_133 is absorbed into DSP _GEN_133.
DSP Report: operator _GEN_133 is absorbed into DSP _GEN_133.
DSP Report: Generating DSP _GEN_11, operation Mode is: A*B.
DSP Report: operator _GEN_11 is absorbed into DSP _GEN_11.
DSP Report: operator _GEN_11 is absorbed into DSP _GEN_11.
DSP Report: Generating DSP _GEN_22, operation Mode is: A*B.
DSP Report: operator _GEN_22 is absorbed into DSP _GEN_22.
DSP Report: operator _GEN_22 is absorbed into DSP _GEN_22.
DSP Report: Generating DSP _GEN_233, operation Mode is: A*B.
DSP Report: operator _GEN_233 is absorbed into DSP _GEN_233.
DSP Report: operator _GEN_233 is absorbed into DSP _GEN_233.
DSP Report: Generating DSP _GEN_233, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _GEN_233 is absorbed into DSP _GEN_233.
DSP Report: operator _GEN_233 is absorbed into DSP _GEN_233.
DSP Report: Generating DSP _GEN_21, operation Mode is: A*B.
DSP Report: operator _GEN_21 is absorbed into DSP _GEN_21.
DSP Report: operator _GEN_21 is absorbed into DSP _GEN_21.
DSP Report: Generating DSP _GEN_31, operation Mode is: A*B.
DSP Report: operator _GEN_31 is absorbed into DSP _GEN_31.
DSP Report: operator _GEN_31 is absorbed into DSP _GEN_31.
DSP Report: Generating DSP _GEN_323, operation Mode is: A*B.
DSP Report: operator _GEN_323 is absorbed into DSP _GEN_323.
DSP Report: operator _GEN_323 is absorbed into DSP _GEN_323.
DSP Report: Generating DSP _GEN_323, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _GEN_323 is absorbed into DSP _GEN_323.
DSP Report: operator _GEN_323 is absorbed into DSP _GEN_323.
DSP Report: Generating DSP _GEN_30, operation Mode is: A*B.
DSP Report: operator _GEN_30 is absorbed into DSP _GEN_30.
DSP Report: operator _GEN_30 is absorbed into DSP _GEN_30.
DSP Report: Generating DSP _GEN_40, operation Mode is: A*B.
DSP Report: operator _GEN_40 is absorbed into DSP _GEN_40.
DSP Report: operator _GEN_40 is absorbed into DSP _GEN_40.
DSP Report: Generating DSP _GEN_413, operation Mode is: A*B.
DSP Report: operator _GEN_413 is absorbed into DSP _GEN_413.
DSP Report: operator _GEN_413 is absorbed into DSP _GEN_413.
DSP Report: Generating DSP _GEN_413, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _GEN_413 is absorbed into DSP _GEN_413.
DSP Report: operator _GEN_413 is absorbed into DSP _GEN_413.
DSP Report: Generating DSP _GEN_39, operation Mode is: A*B.
DSP Report: operator _GEN_39 is absorbed into DSP _GEN_39.
DSP Report: operator _GEN_39 is absorbed into DSP _GEN_39.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2428.641 ; gain = 712.680 ; free physical = 31248 ; free virtual = 47778
---------------------------------------------------------------------------------
 Sort Area is  _GEN_133_4 : 0 0 : 2701 4456 : Used 1 time 0
 Sort Area is  _GEN_133_4 : 0 1 : 1755 4456 : Used 1 time 0
 Sort Area is  _GEN_233_9 : 0 0 : 2701 4456 : Used 1 time 0
 Sort Area is  _GEN_233_9 : 0 1 : 1755 4456 : Used 1 time 0
 Sort Area is  _GEN_323_c : 0 0 : 2701 4456 : Used 1 time 0
 Sort Area is  _GEN_323_c : 0 1 : 1755 4456 : Used 1 time 0
 Sort Area is  _GEN_413_f : 0 0 : 2701 4456 : Used 1 time 0
 Sort Area is  _GEN_413_f : 0 1 : 1755 4456 : Used 1 time 0
 Sort Area is  _GEN_11_0 : 0 0 : 3446 3446 : Used 1 time 0
 Sort Area is  _GEN_21_7 : 0 0 : 3446 3446 : Used 1 time 0
 Sort Area is  _GEN_30_a : 0 0 : 3446 3446 : Used 1 time 0
 Sort Area is  _GEN_39_d : 0 0 : 3446 3446 : Used 1 time 0
 Sort Area is  _GEN_12_2 : 0 0 : 3234 3234 : Used 1 time 0
 Sort Area is  _GEN_22_8 : 0 0 : 3234 3234 : Used 1 time 0
 Sort Area is  _GEN_31_b : 0 0 : 3234 3234 : Used 1 time 0
 Sort Area is  _GEN_40_e : 0 0 : 3234 3234 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Behavior_step | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2519.641 ; gain = 803.680 ; free physical = 31181 ; free virtual = 47711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2591.766 ; gain = 875.805 ; free physical = 31122 ; free virtual = 47650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2591.766 ; gain = 875.805 ; free physical = 31125 ; free virtual = 47653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2753.578 ; gain = 1037.617 ; free physical = 30971 ; free virtual = 47501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2753.578 ; gain = 1037.617 ; free physical = 30971 ; free virtual = 47501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2753.578 ; gain = 1037.617 ; free physical = 30971 ; free virtual = 47502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2753.578 ; gain = 1037.617 ; free physical = 30971 ; free virtual = 47502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2753.578 ; gain = 1037.617 ; free physical = 30971 ; free virtual = 47502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2753.578 ; gain = 1037.617 ; free physical = 30971 ; free virtual = 47502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Behavior_step | A*B          | 8      | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B          | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | PCIN>>17+A*B | 30     | 0      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B          | 8      | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B          | 8      | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B          | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | PCIN>>17+A*B | 30     | 0      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B          | 8      | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B          | 8      | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B          | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | PCIN>>17+A*B | 30     | 0      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B          | 8      | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B          | 8      | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B          | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | PCIN>>17+A*B | 30     | 0      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Behavior_step | A*B          | 8      | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   240|
|3     |DSP48E1 |    16|
|4     |LUT1    |   114|
|5     |LUT2    |   170|
|6     |LUT3    |   150|
|7     |LUT4    |   316|
|8     |LUT5    |   168|
|9     |LUT6    |   242|
|10    |FDRE    |    69|
|11    |IBUF    |     9|
|12    |OBUF    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2753.578 ; gain = 1037.617 ; free physical = 30971 ; free virtual = 47502
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2753.578 ; gain = 919.844 ; free physical = 30972 ; free virtual = 47502
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2753.586 ; gain = 1037.617 ; free physical = 30972 ; free virtual = 47502
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2753.586 ; gain = 0.000 ; free physical = 31142 ; free virtual = 47672
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hhh/repos/HelloArty/src/FPGA/targets/intermediates/output.xdc]
Finished Parsing XDC File [/home/hhh/repos/HelloArty/src/FPGA/targets/intermediates/output.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.605 ; gain = 0.000 ; free physical = 31139 ; free virtual = 47668
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: cfae005e
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 2809.641 ; gain = 1190.016 ; free physical = 31140 ; free virtual = 47668
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2192.510; main = 2192.510; forked = 345.090
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3500.906; main = 2809.609; forked = 988.262
# set_property CFGBVS VCCO [current_design]
# set_property CONFIG_VOLTAGE 3.3 [current_design]
# set_property CONFIG_MODE SPIx4 [current_design]
# set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
# set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
# set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
# report_utilization -file ${top}_utilization.rpt
# report_timing_summary -file ${top}_timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2809.641 ; gain = 0.000 ; free physical = 31139 ; free virtual = 47667

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 229395627

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.641 ; gain = 0.000 ; free physical = 31139 ; free virtual = 47667

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 229395627

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.543 ; gain = 0.000 ; free physical = 31064 ; free virtual = 47594

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 229395627

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2870.543 ; gain = 0.000 ; free physical = 31064 ; free virtual = 47594
Phase 1 Initialization | Checksum: 229395627

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2870.543 ; gain = 0.000 ; free physical = 31064 ; free virtual = 47594

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Detect if minReqCache needed
Phase 2.1 Detect if minReqCache needed | Checksum: 229395627

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2873.512 ; gain = 2.969 ; free physical = 31060 ; free virtual = 47590

Phase 2.2 Timer Update
Phase 2.2 Timer Update | Checksum: 229395627

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2873.512 ; gain = 2.969 ; free physical = 31060 ; free virtual = 47590

Phase 2.3 Timing Data Collection
Phase 2.3 Timing Data Collection | Checksum: 229395627

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2873.512 ; gain = 2.969 ; free physical = 31060 ; free virtual = 47590
Phase 2 Timer Update And Timing Data Collection | Checksum: 229395627

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2873.512 ; gain = 2.969 ; free physical = 31060 ; free virtual = 47590

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 77 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 16330412c

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2873.512 ; gain = 2.969 ; free physical = 31059 ; free virtual = 47589
Retarget | Checksum: 16330412c
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 18b0c6409

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2873.512 ; gain = 2.969 ; free physical = 31059 ; free virtual = 47589
Constant propagation | Checksum: 18b0c6409
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.512 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47589
Phase 5 Sweep | Checksum: 18201116b

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2873.512 ; gain = 2.969 ; free physical = 31059 ; free virtual = 47589
Sweep | Checksum: 18201116b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 18201116b

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2905.527 ; gain = 34.984 ; free physical = 31059 ; free virtual = 47589
BUFG optimization | Checksum: 18201116b
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 18201116b

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2905.527 ; gain = 34.984 ; free physical = 31059 ; free virtual = 47589
Shift Register Optimization | Checksum: 18201116b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 18201116b

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2905.527 ; gain = 34.984 ; free physical = 31059 ; free virtual = 47589
Post Processing Netlist | Checksum: 18201116b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2144a4e6e

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2905.527 ; gain = 34.984 ; free physical = 31059 ; free virtual = 47589

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.527 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47589
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2144a4e6e

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2905.527 ; gain = 34.984 ; free physical = 31059 ; free virtual = 47589
Phase 9 Finalization | Checksum: 2144a4e6e

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2905.527 ; gain = 34.984 ; free physical = 31059 ; free virtual = 47589
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2144a4e6e

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2905.527 ; gain = 34.984 ; free physical = 31059 ; free virtual = 47589

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2144a4e6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2905.527 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47589

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2144a4e6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.527 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47589
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.527 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47589
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.527 ; gain = 0.000 ; free physical = 31057 ; free virtual = 47588
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16a24a5f9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2905.527 ; gain = 0.000 ; free physical = 31057 ; free virtual = 47588
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.527 ; gain = 0.000 ; free physical = 31057 ; free virtual = 47588

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a7ac53e6

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2905.527 ; gain = 0.000 ; free physical = 31057 ; free virtual = 47587

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1db679d16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2944.570 ; gain = 39.043 ; free physical = 31057 ; free virtual = 47587

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1db679d16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2944.570 ; gain = 39.043 ; free physical = 31057 ; free virtual = 47587
Phase 1 Placer Initialization | Checksum: 1db679d16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2944.570 ; gain = 39.043 ; free physical = 31057 ; free virtual = 47587

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2a2db9053

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2944.570 ; gain = 39.043 ; free physical = 31049 ; free virtual = 47579

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 25f75db36

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2944.570 ; gain = 39.043 ; free physical = 31064 ; free virtual = 47594

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 25f75db36

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2944.570 ; gain = 39.043 ; free physical = 31064 ; free virtual = 47594

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 22b7f4ad2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31099 ; free virtual = 47629

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 133964c88

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31097 ; free virtual = 47627

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 72 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 27 nets or LUTs. Breaked 0 LUT, combined 27 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31095 ; free virtual = 47623

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             27  |                    27  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             27  |                    27  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bae62f56

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31095 ; free virtual = 47623
Phase 2.5 Global Place Phase2 | Checksum: 19f257ffd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31095 ; free virtual = 47623
Phase 2 Global Placement | Checksum: 19f257ffd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31095 ; free virtual = 47623

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c42c65ba

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31098 ; free virtual = 47626

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2e451d590

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31094 ; free virtual = 47624

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2a51e9754

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31094 ; free virtual = 47624

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2a51e9754

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31094 ; free virtual = 47624

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 290b5ac0e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31076 ; free virtual = 47606

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 261493734

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31073 ; free virtual = 47603

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2132a7b61

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31073 ; free virtual = 47603

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2132a7b61

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31073 ; free virtual = 47603

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 26289f749

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31057 ; free virtual = 47588
Phase 3 Detail Placement | Checksum: 26289f749

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31057 ; free virtual = 47588

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 224403a5e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.392 | TNS=-90.312 |
Phase 1 Physical Synthesis Initialization | Checksum: 1213f3835

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31057 ; free virtual = 47587
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 294f90251

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31057 ; free virtual = 47587
Phase 4.1.1.1 BUFG Insertion | Checksum: 224403a5e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31057 ; free virtual = 47587

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.852. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1528e6f7d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31055 ; free virtual = 47586

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31055 ; free virtual = 47586
Phase 4.1 Post Commit Optimization | Checksum: 1528e6f7d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31055 ; free virtual = 47586

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1528e6f7d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31055 ; free virtual = 47585

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1528e6f7d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31055 ; free virtual = 47585
Phase 4.3 Placer Reporting | Checksum: 1528e6f7d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31055 ; free virtual = 47585

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31055 ; free virtual = 47585

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31055 ; free virtual = 47585
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2110cc37b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31055 ; free virtual = 47585
Ending Placer Task | Checksum: 209e982e8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31055 ; free virtual = 47585
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2952.574 ; gain = 47.047 ; free physical = 31055 ; free virtual = 47585
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5bec2016 ConstDB: 0 ShapeSum: fc2b033c RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 5e3516ae | NumContArr: 5836a02d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 23bbdac15

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31061 ; free virtual = 47589

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 23bbdac15

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31061 ; free virtual = 47589

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 23bbdac15

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31061 ; free virtual = 47589
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c5f6ba4f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31057 ; free virtual = 47585
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.975 | TNS=-60.339| WHS=-0.067 | THS=-0.706 |


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 20a8f70f5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31056 ; free virtual = 47584

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1827
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1827
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20a8f70f5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31056 ; free virtual = 47584

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 20a8f70f5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31056 ; free virtual = 47584

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 16e52d7a3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31057 ; free virtual = 47585
Phase 4 Initial Routing | Checksum: 16e52d7a3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31057 ; free virtual = 47585
INFO: [Route 35-580] Design has 8 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=============+
| Launch Setup Clock | Launch Hold Clock | Pin         |
+====================+===================+=============+
| sys_clk            | sys_clk           | v9_reg[9]/D |
| sys_clk            | sys_clk           | v9_reg[8]/D |
| sys_clk            | sys_clk           | v9_reg[5]/D |
| sys_clk            | sys_clk           | v9_reg[7]/D |
| sys_clk            | sys_clk           | v9_reg[6]/D |
+--------------------+-------------------+-------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.725 | TNS=-80.658| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2839b28a7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31058 ; free virtual = 47586

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.783 | TNS=-81.573| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2169fcd6b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47587
Phase 5 Rip-up And Reroute | Checksum: 2169fcd6b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47587

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d451708b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47587
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.646 | TNS=-76.333| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2ac984d47

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47587

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2ac984d47

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47587
Phase 6 Delay and Skew Optimization | Checksum: 2ac984d47

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47587

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.635 | TNS=-75.813| WHS=0.236  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 26d9b1df4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47587
Phase 7 Post Hold Fix | Checksum: 26d9b1df4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47587

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.244418 %
  Global Horizontal Routing Utilization  = 0.30719 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 26d9b1df4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47587

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 26d9b1df4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47587

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 258941836

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47587

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 258941836

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47587

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.635 | TNS=-75.813| WHS=0.236  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 258941836

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47587
Total Elapsed time in route_design: 18.75 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 20bff27b9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47587
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 20bff27b9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47587

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2952.574 ; gain = 0.000 ; free physical = 31059 ; free virtual = 47587
# write_bitstream -force $bit_file
Command: write_bitstream -force Program_helloArtyTop.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hhh/Xilinx/2025.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 25102016 bits.
Writing bitstream ./Program_helloArtyTop.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 3135.641 ; gain = 183.066 ; free physical = 30833 ; free virtual = 47363
# puts ""

# puts "================================================================"
================================================================
# puts "Synthesis complete: $bit_file"
Synthesis complete: Program_helloArtyTop.bit
# puts "================================================================"
================================================================
INFO: [Common 17-206] Exiting Vivado at Sun Feb 22 23:23:29 2026...
