<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Procesador1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_SEV_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_SEV_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_SEV_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_SEV_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1527563166" xil_pn:in_ck="-802480473667776051" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1527563166">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="Multiplexor.vhd"/>
      <outfile xil_pn:name="RF.vhd"/>
      <outfile xil_pn:name="SEV.vhd"/>
      <outfile xil_pn:name="Suma.vhd"/>
      <outfile xil_pn:name="UC.vhd"/>
      <outfile xil_pn:name="nPc.vhd"/>
      <outfile xil_pn:name="procesador2.vhd"/>
      <outfile xil_pn:name="tbSumar1.vhd"/>
      <outfile xil_pn:name="test-nPC.vhd"/>
      <outfile xil_pn:name="test_IM.vhd"/>
      <outfile xil_pn:name="test_Multiplexor.vhd"/>
      <outfile xil_pn:name="test_RF.vhd"/>
      <outfile xil_pn:name="test_SEV.vhd"/>
      <outfile xil_pn:name="test_UC.vhd"/>
      <outfile xil_pn:name="test_alu.vhd"/>
      <outfile xil_pn:name="test_pc.vhd"/>
      <outfile xil_pn:name="test_procesador2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1527563170" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3538358080703117437" xil_pn:start_ts="1527563170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527563170" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-181246536391849915" xil_pn:start_ts="1527563170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527563170" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1605291724671781746" xil_pn:start_ts="1527563170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527563170" xil_pn:in_ck="-802480473667776051" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1527563170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="Multiplexor.vhd"/>
      <outfile xil_pn:name="RF.vhd"/>
      <outfile xil_pn:name="SEV.vhd"/>
      <outfile xil_pn:name="Suma.vhd"/>
      <outfile xil_pn:name="UC.vhd"/>
      <outfile xil_pn:name="nPc.vhd"/>
      <outfile xil_pn:name="procesador2.vhd"/>
      <outfile xil_pn:name="tbSumar1.vhd"/>
      <outfile xil_pn:name="test-nPC.vhd"/>
      <outfile xil_pn:name="test_IM.vhd"/>
      <outfile xil_pn:name="test_Multiplexor.vhd"/>
      <outfile xil_pn:name="test_RF.vhd"/>
      <outfile xil_pn:name="test_SEV.vhd"/>
      <outfile xil_pn:name="test_UC.vhd"/>
      <outfile xil_pn:name="test_alu.vhd"/>
      <outfile xil_pn:name="test_pc.vhd"/>
      <outfile xil_pn:name="test_procesador2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1527563172" xil_pn:in_ck="-802480473667776051" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7688282920823827272" xil_pn:start_ts="1527563170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="test_SEV_beh.prj"/>
      <outfile xil_pn:name="test_SEV_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1527563172" xil_pn:in_ck="3652167822105666652" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5637938373564872843" xil_pn:start_ts="1527563172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="test_SEV_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
