Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 29 15:12:30 2020
| Host         : DESKTOP-B3FLJGH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file accel_spi_top_timing_summary_routed.rpt -pb accel_spi_top_timing_summary_routed.pb -rpx accel_spi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : accel_spi_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.134        0.000                      0                  366        0.185        0.000                      0                  366        4.500        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.134        0.000                      0                  366        0.185        0.000                      0                  366        4.500        0.000                       0                   217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 vga_driver_ins/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver_ins/vga_rgb_t_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 2.163ns (40.043%)  route 3.239ns (59.957%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.710     5.312    vga_driver_ins/CLK
    SLICE_X2Y102         FDCE                                         r  vga_driver_ins/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  vga_driver_ins/v_counter_reg[1]/Q
                         net (fo=13, routed)          0.866     6.696    vga_driver_ins/v_counter_reg_n_0_[1]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.820 r  vga_driver_ins/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.820    vga_driver_ins/i__carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.352 r  vga_driver_ins/vga_rgb_t3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.352    vga_driver_ins/vga_rgb_t3_inferred__1/i__carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.623 f  vga_driver_ins/vga_rgb_t3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.984     8.607    vga_driver_ins/vga_rgb_t31_in
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.399     9.006 r  vga_driver_ins/vga_rgb_t[7]_i_2/O
                         net (fo=2, routed)           0.613     9.619    vga_driver_ins/vga_rgb_t[7]_i_2_n_0
    SLICE_X6Y105         LUT3 (Prop_lut3_I0_O)        0.319     9.938 r  vga_driver_ins/vga_rgb_t[7]_i_1/O
                         net (fo=4, routed)           0.776    10.714    vga_driver_ins/vga_rgb_t[7]_i_1_n_0
    SLICE_X9Y107         FDCE                                         r  vga_driver_ins/vga_rgb_t_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.507    14.929    vga_driver_ins/CLK
    SLICE_X9Y107         FDCE                                         r  vga_driver_ins/vga_rgb_t_reg[7]_lopt_replica/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y107         FDCE (Setup_fdce_C_D)       -0.305    14.848    vga_driver_ins/vga_rgb_t_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 vga_driver_ins/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver_ins/vga_rgb_t_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 2.163ns (40.011%)  route 3.243ns (59.989%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.710     5.312    vga_driver_ins/CLK
    SLICE_X2Y102         FDCE                                         r  vga_driver_ins/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  vga_driver_ins/v_counter_reg[1]/Q
                         net (fo=13, routed)          0.866     6.696    vga_driver_ins/v_counter_reg_n_0_[1]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.820 r  vga_driver_ins/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.820    vga_driver_ins/i__carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.352 r  vga_driver_ins/vga_rgb_t3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.352    vga_driver_ins/vga_rgb_t3_inferred__1/i__carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.623 f  vga_driver_ins/vga_rgb_t3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.984     8.607    vga_driver_ins/vga_rgb_t31_in
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.399     9.006 r  vga_driver_ins/vga_rgb_t[7]_i_2/O
                         net (fo=2, routed)           0.613     9.619    vga_driver_ins/vga_rgb_t[7]_i_2_n_0
    SLICE_X6Y105         LUT3 (Prop_lut3_I0_O)        0.319     9.938 r  vga_driver_ins/vga_rgb_t[7]_i_1/O
                         net (fo=4, routed)           0.780    10.718    vga_driver_ins/vga_rgb_t[7]_i_1_n_0
    SLICE_X9Y107         FDCE                                         r  vga_driver_ins/vga_rgb_t_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.507    14.929    vga_driver_ins/CLK
    SLICE_X9Y107         FDCE                                         r  vga_driver_ins/vga_rgb_t_reg[7]_lopt_replica_2/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y107         FDCE (Setup_fdce_C_D)       -0.285    14.868    vga_driver_ins/vga_rgb_t_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 vga_driver_ins/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver_ins/vga_rgb_t_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 2.163ns (41.497%)  route 3.049ns (58.503%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.710     5.312    vga_driver_ins/CLK
    SLICE_X2Y102         FDCE                                         r  vga_driver_ins/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  vga_driver_ins/v_counter_reg[1]/Q
                         net (fo=13, routed)          0.866     6.696    vga_driver_ins/v_counter_reg_n_0_[1]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.820 r  vga_driver_ins/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.820    vga_driver_ins/i__carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.352 r  vga_driver_ins/vga_rgb_t3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.352    vga_driver_ins/vga_rgb_t3_inferred__1/i__carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.623 f  vga_driver_ins/vga_rgb_t3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.984     8.607    vga_driver_ins/vga_rgb_t31_in
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.399     9.006 r  vga_driver_ins/vga_rgb_t[7]_i_2/O
                         net (fo=2, routed)           0.613     9.619    vga_driver_ins/vga_rgb_t[7]_i_2_n_0
    SLICE_X6Y105         LUT3 (Prop_lut3_I0_O)        0.319     9.938 r  vga_driver_ins/vga_rgb_t[7]_i_1/O
                         net (fo=4, routed)           0.587    10.525    vga_driver_ins/vga_rgb_t[7]_i_1_n_0
    SLICE_X9Y107         FDCE                                         r  vga_driver_ins/vga_rgb_t_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.507    14.929    vga_driver_ins/CLK
    SLICE_X9Y107         FDCE                                         r  vga_driver_ins/vga_rgb_t_reg[7]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y107         FDCE (Setup_fdce_C_D)       -0.291    14.862    vga_driver_ins/vga_rgb_t_reg[7]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -10.525    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 vga_driver_ins/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver_ins/vga_rgb_t_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 2.163ns (41.462%)  route 3.054ns (58.538%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.710     5.312    vga_driver_ins/CLK
    SLICE_X2Y102         FDCE                                         r  vga_driver_ins/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  vga_driver_ins/v_counter_reg[1]/Q
                         net (fo=13, routed)          0.866     6.696    vga_driver_ins/v_counter_reg_n_0_[1]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.820 r  vga_driver_ins/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.820    vga_driver_ins/i__carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.352 r  vga_driver_ins/vga_rgb_t3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.352    vga_driver_ins/vga_rgb_t3_inferred__1/i__carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.623 f  vga_driver_ins/vga_rgb_t3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.984     8.607    vga_driver_ins/vga_rgb_t31_in
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.399     9.006 r  vga_driver_ins/vga_rgb_t[7]_i_2/O
                         net (fo=2, routed)           0.613     9.619    vga_driver_ins/vga_rgb_t[7]_i_2_n_0
    SLICE_X6Y105         LUT3 (Prop_lut3_I0_O)        0.319     9.938 r  vga_driver_ins/vga_rgb_t[7]_i_1/O
                         net (fo=4, routed)           0.591    10.529    vga_driver_ins/vga_rgb_t[7]_i_1_n_0
    SLICE_X9Y107         FDCE                                         r  vga_driver_ins/vga_rgb_t_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.507    14.929    vga_driver_ins/CLK
    SLICE_X9Y107         FDCE                                         r  vga_driver_ins/vga_rgb_t_reg[7]_lopt_replica_3/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y107         FDCE (Setup_fdce_C_D)       -0.282    14.871    vga_driver_ins/vga_rgb_t_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 vga_driver_ins/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver_ins/vga_rgb_t_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 2.170ns (41.275%)  route 3.087ns (58.725%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.710     5.312    vga_driver_ins/CLK
    SLICE_X2Y102         FDCE                                         r  vga_driver_ins/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  vga_driver_ins/v_counter_reg[1]/Q
                         net (fo=13, routed)          0.866     6.696    vga_driver_ins/v_counter_reg_n_0_[1]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.820 r  vga_driver_ins/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.820    vga_driver_ins/i__carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.352 r  vga_driver_ins/vga_rgb_t3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.352    vga_driver_ins/vga_rgb_t3_inferred__1/i__carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.623 f  vga_driver_ins/vga_rgb_t3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.984     8.607    vga_driver_ins/vga_rgb_t31_in
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.399     9.006 r  vga_driver_ins/vga_rgb_t[7]_i_2/O
                         net (fo=2, routed)           0.613     9.619    vga_driver_ins/vga_rgb_t[7]_i_2_n_0
    SLICE_X6Y105         LUT3 (Prop_lut3_I0_O)        0.326     9.945 r  vga_driver_ins/vga_rgb_t[3]_i_1/O
                         net (fo=4, routed)           0.625    10.570    vga_driver_ins/vga_rgb_t[3]_i_1_n_0
    SLICE_X6Y107         FDCE                                         r  vga_driver_ins/vga_rgb_t_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.586    15.008    vga_driver_ins/CLK
    SLICE_X6Y107         FDCE                                         r  vga_driver_ins/vga_rgb_t_reg[3]_lopt_replica_3/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X6Y107         FDCE (Setup_fdce_C_D)       -0.028    15.204    vga_driver_ins/vga_rgb_t_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 vga_driver_ins/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver_ins/vga_rgb_t_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.170ns (41.932%)  route 3.005ns (58.068%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.710     5.312    vga_driver_ins/CLK
    SLICE_X2Y102         FDCE                                         r  vga_driver_ins/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  vga_driver_ins/v_counter_reg[1]/Q
                         net (fo=13, routed)          0.866     6.696    vga_driver_ins/v_counter_reg_n_0_[1]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.820 r  vga_driver_ins/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.820    vga_driver_ins/i__carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.352 r  vga_driver_ins/vga_rgb_t3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.352    vga_driver_ins/vga_rgb_t3_inferred__1/i__carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.623 f  vga_driver_ins/vga_rgb_t3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           0.984     8.607    vga_driver_ins/vga_rgb_t31_in
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.399     9.006 r  vga_driver_ins/vga_rgb_t[7]_i_2/O
                         net (fo=2, routed)           0.613     9.619    vga_driver_ins/vga_rgb_t[7]_i_2_n_0
    SLICE_X6Y105         LUT3 (Prop_lut3_I0_O)        0.326     9.945 r  vga_driver_ins/vga_rgb_t[3]_i_1/O
                         net (fo=4, routed)           0.542    10.487    vga_driver_ins/vga_rgb_t[3]_i_1_n_0
    SLICE_X6Y107         FDCE                                         r  vga_driver_ins/vga_rgb_t_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.586    15.008    vga_driver_ins/CLK
    SLICE_X6Y107         FDCE                                         r  vga_driver_ins/vga_rgb_t_reg[3]_lopt_replica_2/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X6Y107         FDCE (Setup_fdce_C_D)       -0.028    15.204    vga_driver_ins/vga_rgb_t_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  4.717    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 1.182ns (24.034%)  route 3.736ns (75.966%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.725     5.328    vga_red_controller_ins/debounce_btn_r_ins/CLK
    SLICE_X7Y97          FDCE                                         r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[6]/Q
                         net (fo=2, routed)           1.435     7.219    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg_n_0_[6]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.124     7.343 r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_6__0/O
                         net (fo=2, routed)           0.797     8.140    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_6__0_n_0
    SLICE_X7Y99          LUT4 (Prop_lut4_I0_O)        0.152     8.292 r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_5__0/O
                         net (fo=1, routed)           0.554     8.846    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_5__0_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.326     9.172 r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_3__0/O
                         net (fo=1, routed)           0.154     9.326    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_3__0_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I2_O)        0.124     9.450 r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_1__0/O
                         net (fo=23, routed)          0.796    10.246    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_1__0_n_0
    SLICE_X7Y96          FDCE                                         r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.603    15.026    vga_red_controller_ins/debounce_btn_r_ins/CLK
    SLICE_X7Y96          FDCE                                         r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[0]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y96          FDCE (Setup_fdce_C_CE)      -0.205    15.061    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 1.182ns (24.034%)  route 3.736ns (75.966%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.725     5.328    vga_red_controller_ins/debounce_btn_r_ins/CLK
    SLICE_X7Y97          FDCE                                         r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[6]/Q
                         net (fo=2, routed)           1.435     7.219    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg_n_0_[6]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.124     7.343 r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_6__0/O
                         net (fo=2, routed)           0.797     8.140    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_6__0_n_0
    SLICE_X7Y99          LUT4 (Prop_lut4_I0_O)        0.152     8.292 r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_5__0/O
                         net (fo=1, routed)           0.554     8.846    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_5__0_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.326     9.172 r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_3__0/O
                         net (fo=1, routed)           0.154     9.326    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_3__0_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I2_O)        0.124     9.450 r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_1__0/O
                         net (fo=23, routed)          0.796    10.246    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_1__0_n_0
    SLICE_X7Y96          FDCE                                         r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.603    15.026    vga_red_controller_ins/debounce_btn_r_ins/CLK
    SLICE_X7Y96          FDCE                                         r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[1]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y96          FDCE (Setup_fdce_C_CE)      -0.205    15.061    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 1.182ns (24.034%)  route 3.736ns (75.966%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.725     5.328    vga_red_controller_ins/debounce_btn_r_ins/CLK
    SLICE_X7Y97          FDCE                                         r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[6]/Q
                         net (fo=2, routed)           1.435     7.219    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg_n_0_[6]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.124     7.343 r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_6__0/O
                         net (fo=2, routed)           0.797     8.140    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_6__0_n_0
    SLICE_X7Y99          LUT4 (Prop_lut4_I0_O)        0.152     8.292 r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_5__0/O
                         net (fo=1, routed)           0.554     8.846    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_5__0_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.326     9.172 r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_3__0/O
                         net (fo=1, routed)           0.154     9.326    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_3__0_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I2_O)        0.124     9.450 r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_1__0/O
                         net (fo=23, routed)          0.796    10.246    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_1__0_n_0
    SLICE_X7Y96          FDCE                                         r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.603    15.026    vga_red_controller_ins/debounce_btn_r_ins/CLK
    SLICE_X7Y96          FDCE                                         r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[2]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y96          FDCE (Setup_fdce_C_CE)      -0.205    15.061    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 1.182ns (24.034%)  route 3.736ns (75.966%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.725     5.328    vga_red_controller_ins/debounce_btn_r_ins/CLK
    SLICE_X7Y97          FDCE                                         r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[6]/Q
                         net (fo=2, routed)           1.435     7.219    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg_n_0_[6]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.124     7.343 r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_6__0/O
                         net (fo=2, routed)           0.797     8.140    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_6__0_n_0
    SLICE_X7Y99          LUT4 (Prop_lut4_I0_O)        0.152     8.292 r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_5__0/O
                         net (fo=1, routed)           0.554     8.846    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_5__0_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.326     9.172 r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_3__0/O
                         net (fo=1, routed)           0.154     9.326    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_3__0_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I2_O)        0.124     9.450 r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_1__0/O
                         net (fo=23, routed)          0.796    10.246    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_1__0_n_0
    SLICE_X7Y96          FDCE                                         r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.603    15.026    vga_red_controller_ins/debounce_btn_r_ins/CLK
    SLICE_X7Y96          FDCE                                         r  vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[3]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y96          FDCE (Setup_fdce_C_CE)      -0.205    15.061    vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  4.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_red_controller_ins/last_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red_controller_ins/btnl_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.570     1.489    vga_red_controller_ins/CLK
    SLICE_X8Y102         FDRE                                         r  vga_red_controller_ins/last_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.148     1.637 f  vga_red_controller_ins/last_inc_reg/Q
                         net (fo=1, routed)           0.059     1.697    vga_red_controller_ins/debounce_btn_l_ins/btnl_enable_reg
    SLICE_X8Y102         LUT2 (Prop_lut2_I1_O)        0.098     1.795 r  vga_red_controller_ins/debounce_btn_l_ins/btnl_enable_i_1/O
                         net (fo=1, routed)           0.000     1.795    vga_red_controller_ins/btnl_enable0
    SLICE_X8Y102         FDRE                                         r  vga_red_controller_ins/btnl_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.841     2.006    vga_red_controller_ins/CLK
    SLICE_X8Y102         FDRE                                         r  vga_red_controller_ins/btnl_enable_reg/C
                         clock pessimism             -0.516     1.489    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.120     1.609    vga_red_controller_ins/btnl_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_red_controller_ins/last_inc_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red_controller_ins/btnr_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.598     1.517    vga_red_controller_ins/CLK
    SLICE_X6Y102         FDRE                                         r  vga_red_controller_ins/last_inc_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.148     1.665 f  vga_red_controller_ins/last_inc_reg__0/Q
                         net (fo=1, routed)           0.059     1.725    vga_red_controller_ins/debounce_btn_r_ins/btnr_enable_reg
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.098     1.823 r  vga_red_controller_ins/debounce_btn_r_ins/btnr_enable_i_1/O
                         net (fo=1, routed)           0.000     1.823    vga_red_controller_ins/btnr_enable0
    SLICE_X6Y102         FDRE                                         r  vga_red_controller_ins/btnr_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.868     2.034    vga_red_controller_ins/CLK
    SLICE_X6Y102         FDRE                                         r  vga_red_controller_ins/btnr_enable_reg/C
                         clock pessimism             -0.516     1.517    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.120     1.637    vga_red_controller_ins/btnr_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_driver_ins/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver_ins/v_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.599     1.518    vga_driver_ins/CLK
    SLICE_X3Y102         FDCE                                         r  vga_driver_ins/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  vga_driver_ins/v_counter_reg[0]/Q
                         net (fo=12, routed)          0.134     1.793    vga_driver_ins/v_counter_reg_n_0_[0]
    SLICE_X2Y102         LUT2 (Prop_lut2_I0_O)        0.045     1.838 r  vga_driver_ins/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    vga_driver_ins/v_counter[1]
    SLICE_X2Y102         FDCE                                         r  vga_driver_ins/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.872     2.037    vga_driver_ins/CLK
    SLICE_X2Y102         FDCE                                         r  vga_driver_ins/v_counter_reg[1]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X2Y102         FDCE (Hold_fdce_C_D)         0.120     1.651    vga_driver_ins/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_red_controller_ins/debounce_btn_d_ins/debounced_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red_controller_ins/last_inc_reg__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.052%)  route 0.364ns (68.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.605     1.524    vga_red_controller_ins/debounce_btn_d_ins/CLK
    SLICE_X2Y98          FDRE                                         r  vga_red_controller_ins/debounce_btn_d_ins/debounced_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  vga_red_controller_ins/debounce_btn_d_ins/debounced_signal_reg/Q
                         net (fo=3, routed)           0.364     2.052    vga_red_controller_ins/debounced_btnd
    SLICE_X7Y102         FDRE                                         r  vga_red_controller_ins/last_inc_reg__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.868     2.034    vga_red_controller_ins/CLK
    SLICE_X7Y102         FDRE                                         r  vga_red_controller_ins/last_inc_reg__1/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y102         FDRE (Hold_fdre_C_D)         0.075     1.863    vga_red_controller_ins/last_inc_reg__1
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga_driver_ins/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver_ins/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.599     1.518    vga_driver_ins/CLK
    SLICE_X3Y102         FDCE                                         r  vga_driver_ins/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  vga_driver_ins/v_counter_reg[0]/Q
                         net (fo=12, routed)          0.138     1.797    vga_driver_ins/v_counter_reg_n_0_[0]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.842 r  vga_driver_ins/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.842    vga_driver_ins/v_counter[3]
    SLICE_X2Y102         FDCE                                         r  vga_driver_ins/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.872     2.037    vga_driver_ins/CLK
    SLICE_X2Y102         FDCE                                         r  vga_driver_ins/v_counter_reg[3]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X2Y102         FDCE (Hold_fdce_C_D)         0.121     1.652    vga_driver_ins/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga_red_controller_ins/last_inc_reg__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red_controller_ins/btnd_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.598     1.517    vga_red_controller_ins/CLK
    SLICE_X7Y102         FDRE                                         r  vga_red_controller_ins/last_inc_reg__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.128     1.645 f  vga_red_controller_ins/last_inc_reg__1/Q
                         net (fo=1, routed)           0.054     1.700    vga_red_controller_ins/debounce_btn_d_ins/btnd_enable_reg
    SLICE_X7Y102         LUT2 (Prop_lut2_I1_O)        0.099     1.799 r  vga_red_controller_ins/debounce_btn_d_ins/btnd_enable_i_1/O
                         net (fo=1, routed)           0.000     1.799    vga_red_controller_ins/btnd_enable0
    SLICE_X7Y102         FDRE                                         r  vga_red_controller_ins/btnd_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.868     2.034    vga_red_controller_ins/CLK
    SLICE_X7Y102         FDRE                                         r  vga_red_controller_ins/btnd_enable_reg/C
                         clock pessimism             -0.516     1.517    
    SLICE_X7Y102         FDRE (Hold_fdre_C_D)         0.091     1.608    vga_red_controller_ins/btnd_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 vga_red_controller_ins/debounce_btn_r_ins/debounced_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red_controller_ins/last_inc_reg__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.598     1.517    vga_red_controller_ins/debounce_btn_r_ins/CLK
    SLICE_X7Y101         FDRE                                         r  vga_red_controller_ins/debounce_btn_r_ins/debounced_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  vga_red_controller_ins/debounce_btn_r_ins/debounced_signal_reg/Q
                         net (fo=3, routed)           0.132     1.791    vga_red_controller_ins/debounced_btnr
    SLICE_X6Y102         FDRE                                         r  vga_red_controller_ins/last_inc_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.868     2.034    vga_red_controller_ins/CLK
    SLICE_X6Y102         FDRE                                         r  vga_red_controller_ins/last_inc_reg__0/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.060     1.593    vga_red_controller_ins/last_inc_reg__0
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga_red_controller_ins/debounce_btn_d_ins/pulse_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red_controller_ins/debounce_btn_d_ins/debounced_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.226ns (60.872%)  route 0.145ns (39.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.604     1.523    vga_red_controller_ins/debounce_btn_d_ins/CLK
    SLICE_X5Y98          FDCE                                         r  vga_red_controller_ins/debounce_btn_d_ins/pulse_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  vga_red_controller_ins/debounce_btn_d_ins/pulse_counter_reg[22]/Q
                         net (fo=3, routed)           0.145     1.797    vga_red_controller_ins/debounce_btn_d_ins/pulse_counter_reg_n_0_[22]
    SLICE_X2Y98          LUT5 (Prop_lut5_I0_O)        0.098     1.895 r  vga_red_controller_ins/debounce_btn_d_ins/debounced_signal_i_1__1/O
                         net (fo=1, routed)           0.000     1.895    vga_red_controller_ins/debounce_btn_d_ins/debounced_signal_i_1__1_n_0
    SLICE_X2Y98          FDRE                                         r  vga_red_controller_ins/debounce_btn_d_ins/debounced_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.878     2.043    vga_red_controller_ins/debounce_btn_d_ins/CLK
    SLICE_X2Y98          FDRE                                         r  vga_red_controller_ins/debounce_btn_d_ins/debounced_signal_reg/C
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.120     1.683    vga_red_controller_ins/debounce_btn_d_ins/debounced_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_red_controller_ins/vga_x_t_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red_controller_ins/seg7_controller_i/display_digit_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.190ns (51.331%)  route 0.180ns (48.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.597     1.516    vga_red_controller_ins/CLK
    SLICE_X4Y104         FDRE                                         r  vga_red_controller_ins/vga_x_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  vga_red_controller_ins/vga_x_t_reg[3]/Q
                         net (fo=10, routed)          0.180     1.838    vga_red_controller_ins/seg7_controller_i/display_digit_reg[0]_0[3]
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.049     1.887 r  vga_red_controller_ins/seg7_controller_i/display_digit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.887    vga_red_controller_ins/seg7_controller_i/p_0_out[3]
    SLICE_X3Y103         FDCE                                         r  vga_red_controller_ins/seg7_controller_i/display_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.871     2.036    vga_red_controller_ins/seg7_controller_i/CLK
    SLICE_X3Y103         FDCE                                         r  vga_red_controller_ins/seg7_controller_i/display_digit_reg[3]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X3Y103         FDCE (Hold_fdce_C_D)         0.107     1.663    vga_red_controller_ins/seg7_controller_i/display_digit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_driver_ins/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver_ins/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.212ns (58.096%)  route 0.153ns (41.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.599     1.518    vga_driver_ins/CLK
    SLICE_X2Y102         FDCE                                         r  vga_driver_ins/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.164     1.682 r  vga_driver_ins/v_counter_reg[1]/Q
                         net (fo=13, routed)          0.153     1.835    vga_driver_ins/v_counter_reg_n_0_[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I2_O)        0.048     1.883 r  vga_driver_ins/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     1.883    vga_driver_ins/v_counter[9]
    SLICE_X3Y102         FDCE                                         r  vga_driver_ins/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.872     2.037    vga_driver_ins/CLK
    SLICE_X3Y102         FDCE                                         r  vga_driver_ins/v_counter_reg[9]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X3Y102         FDCE (Hold_fdce_C_D)         0.107     1.638    vga_driver_ins/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y103    vga_driver_ins/pulse_generator_i/pulse_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y105    vga_driver_ins/pulse_generator_i/pulse_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y105    vga_driver_ins/pulse_generator_i/pulse_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y106    vga_driver_ins/pulse_generator_i/pulse_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y106    vga_driver_ins/pulse_generator_i/pulse_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y106    vga_driver_ins/pulse_generator_i/pulse_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y106    vga_driver_ins/pulse_generator_i/pulse_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y107    vga_driver_ins/pulse_generator_i/pulse_cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y107    vga_driver_ins/pulse_generator_i/pulse_cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y103    vga_driver_ins/pulse_generator_i/pulse_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y105    vga_driver_ins/pulse_generator_i/pulse_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y105    vga_driver_ins/pulse_generator_i/pulse_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y106    vga_driver_ins/pulse_generator_i/pulse_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y106    vga_driver_ins/pulse_generator_i/pulse_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y106    vga_driver_ins/pulse_generator_i/pulse_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y106    vga_driver_ins/pulse_generator_i/pulse_cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y109    vga_driver_ins/pulse_generator_i/pulse_cnt_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y109    vga_driver_ins/pulse_generator_i/pulse_cnt_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y109    vga_driver_ins/pulse_generator_i/pulse_cnt_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y99     vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y99     vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y98     vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y99     vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y99     vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[16]/C



