
*** Running vivado
    with args -log onedconv.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source onedconv.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Jan 30 11:26:12 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source onedconv.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 512.293 ; gain = 213.695
Command: read_checkpoint -auto_incremental -incremental D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/utils_1/imports/synth_1/top_lvl.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/utils_1/imports/synth_1/top_lvl.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top onedconv -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 72336
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1025.125 ; gain = 498.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'onedconv' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/onedconv.v:2]
INFO: [Synth 8-6157] synthesizing module 'simple_dual_two_clocks' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/simple_dual_two_clocks.v:1]
	Parameter DW bound to: 16 - type: integer 
	Parameter ADDRESS_LENGTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_two_clocks' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/simple_dual_two_clocks.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter_axon_addr_inputdata' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_axon_addr_inputdata.v:1]
	Parameter ADDRESS_LENGTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_axon_addr_inputdata' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_axon_addr_inputdata.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter_axon_addr_weight' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_axon_addr_weight.v:3]
	Parameter ADDRESS_LENGTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_axon_addr_weight' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_axon_addr_weight.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_between_channels' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/mux_between_channels.v:1]
	Parameter DW bound to: 16 - type: integer 
	Parameter Inputs bound to: 16 - type: integer 
	Parameter Sel_Width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_between_channels' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/mux_between_channels.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_en_rst' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/reg_en_rst.v:4]
	Parameter WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_en_rst' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/reg_en_rst.v:4]
INFO: [Synth 8-6157] synthesizing module 'dmux_out' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/dmux_out.v:1]
	Parameter DW bound to: 16 - type: integer 
	Parameter Dimension bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dmux_out' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/dmux_out.v:1]
INFO: [Synth 8-6157] synthesizing module 'systolic_out_adder' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/systolic_out_adder.v:1]
	Parameter Dimension bound to: 16 - type: integer 
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'systolic_out_adder' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/systolic_out_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'top_lvl_io_control' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl_complete.v:14]
	Parameter DW bound to: 16 - type: integer 
	Parameter Dimension bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_lvl_with_mem' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl_complete.v:146]
	Parameter DW bound to: 16 - type: integer 
	Parameter Dimension bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_reg_input' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/shift_reg_input.v:7]
	Parameter DW bound to: 16 - type: integer 
	Parameter Depth_added bound to: 17 - type: integer 
WARNING: [Synth 8-324] index 17 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/shift_reg_input.v:28]
INFO: [Synth 8-6155] done synthesizing module 'shift_reg_input' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/shift_reg_input.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_input' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_input.v:2]
	Parameter Dimension_added bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_input' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_input.v:2]
INFO: [Synth 8-6157] synthesizing module 'counter_output' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_output.v:2]
	Parameter Dimension bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_output' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_output.v:2]
INFO: [Synth 8-6157] synthesizing module 'top_lvl' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:15]
	Parameter DW bound to: 16 - type: integer 
	Parameter Dimension bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_D.V:16]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PE_H' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_H.v:16]
INFO: [Synth 8-6155] done synthesizing module 'PE_H' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_H.v:16]
INFO: [Synth 8-6155] done synthesizing module 'PE_D' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_D.V:16]
INFO: [Synth 8-6157] synthesizing module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_H.v:16]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PE_H__parameterized0' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_H.v:16]
INFO: [Synth 8-6157] synthesizing module 'counter_top_lvl' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_top_lvl.v:2]
	Parameter Dimension bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_top_lvl' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_top_lvl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top_lvl' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:15]
INFO: [Synth 8-6155] done synthesizing module 'top_lvl_with_mem' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl_complete.v:146]
INFO: [Synth 8-6157] synthesizing module 'matrix_mult_control' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/matrix_mult_control.v:1]
	Parameter DW bound to: 16 - type: integer 
	Parameter Dimension bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/matrix_mult_control.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/matrix_mult_control.v:148]
INFO: [Synth 8-6155] done synthesizing module 'matrix_mult_control' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/matrix_mult_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_lvl_io_control' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl_complete.v:14]
INFO: [Synth 8-6157] synthesizing module 'onedconv_ctrl' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/onedconv_ctrl.v:4]
	Parameter DW bound to: 16 - type: integer 
	Parameter Dimension bound to: 16 - type: integer 
	Parameter ADDRESS_LENGTH bound to: 10 - type: integer 
	Parameter MUX_SEL_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'input_microsequencer' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:3]
	Parameter DW bound to: 16 - type: integer 
	Parameter Dimension bound to: 16 - type: integer 
WARNING: [Synth 8-324] index -1 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -2 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -3 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -4 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -5 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -6 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -7 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -8 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -9 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -10 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -11 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -12 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -13 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -14 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -15 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -16 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -17 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -18 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -19 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -20 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -21 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -22 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -23 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -24 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -25 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -26 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -27 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -28 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -29 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -30 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -31 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -32 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -33 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -34 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -35 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -36 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -37 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -38 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -39 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -40 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -41 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -42 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -43 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -44 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -45 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
WARNING: [Synth 8-324] index -46 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:149]
INFO: [Synth 8-6155] done synthesizing module 'input_microsequencer' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v:3]
INFO: [Synth 8-6157] synthesizing module 'filter_microsequencer' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/filter_microsequencer.v:8]
	Parameter DW bound to: 16 - type: integer 
	Parameter Dimension bound to: 16 - type: integer 
WARNING: [Synth 8-6090] variable 'zero_or_data_weight' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/filter_microsequencer.v:191]
INFO: [Synth 8-6155] done synthesizing module 'filter_microsequencer' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/filter_microsequencer.v:8]
INFO: [Synth 8-6157] synthesizing module 'output_microsequencer' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/output_microsequencer.v:7]
	Parameter DW bound to: 16 - type: integer 
	Parameter Dimension bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'output_microsequencer' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/output_microsequencer.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/onedconv_ctrl.v:504]
INFO: [Synth 8-155] case statement is not full and has no default [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/onedconv_ctrl.v:552]
INFO: [Synth 8-6155] done synthesizing module 'onedconv_ctrl' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/onedconv_ctrl.v:4]
INFO: [Synth 8-6155] done synthesizing module 'onedconv' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/onedconv.v:2]
WARNING: [Synth 8-6014] Unused sequential element output_counter_done_b_pipeline_reg was removed.  [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/output_microsequencer.v:56]
WARNING: [Synth 8-6014] Unused sequential element output_count_reg was removed.  [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/output_microsequencer.v:150]
WARNING: [Synth 8-6014] Unused sequential element temp_ifmap_start_reg was removed.  [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/onedconv_ctrl.v:526]
WARNING: [Synth 8-7137] Register ifmap_counter_end_val_reg in module onedconv_ctrl has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/onedconv_ctrl.v:494]
WARNING: [Synth 8-7137] Register weight_counter_end_val_reg in module onedconv_ctrl has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/onedconv_ctrl.v:496]
WARNING: [Synth 8-7137] Register output_counter_end_val_a_reg in module onedconv_ctrl has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/onedconv_ctrl.v:498]
WARNING: [Synth 8-7137] Register output_counter_end_val_b_reg in module onedconv_ctrl has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/onedconv_ctrl.v:500]
WARNING: [Synth 8-7129] Port output_counter_done_b in module output_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_flag_1per16_b in module output_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port weight_flag_1per16 in module filter_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[9] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[8] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[7] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[6] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[5] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[4] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[3] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[2] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[1] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[0] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port ifmap_flag_1per16 in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port done_top in module onedconv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port addra[9] in module simple_dual_two_clocks is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[9] in module simple_dual_two_clocks is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1155.461 ; gain = 628.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1155.461 ; gain = 628.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1155.461 ; gain = 628.984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_mult_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'input_microsequencer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'filter_microsequencer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'output_microsequencer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'onedconv_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                              000
                RAISE_EN |                         00000010 |                              001
                    LOAD |                         00000100 |                              010
                 COMPUTE |                         00001000 |                              011
              EJECT_WAIT |                         00010000 |                              100
             EJECT_SHIFT |                         00100000 |                              101
              EJECT_IDLE |                         01000000 |                              110
                    DONE |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'matrix_mult_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
PRE_INIT_PADDING_ZERO_FIRST |                              001 |                             1000
                    INIT |                              010 |                             0001
               STREAMING |                              011 |                             0010
               FILL_ZERO |                              100 |                             0101
                COMPLETE |                              101 |                             0100
                PRE_INIT |                              110 |                             0110
    PRE_INIT_WAIT_SETTLE |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'input_microsequencer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                        000000001 |                             0000
              S_PRE_INIT |                        000000010 |                             1000
                  S_INIT |                        000000100 |                             0001
         S_SHIFT_WEIGHTS |                        000001000 |                             0010
         S_LOAD_LAST_VAL |                        000010000 |                             0110
      S_CONSUME_LAST_VAL |                        000100000 |                             1001
            S_ZERO_PAD_1 |                        001000000 |                             0011
             S_FILL_ZERO |                        010000000 |                             0111
                  S_DONE |                        100000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'filter_microsequencer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0000 |                             0000
          S_WAIT_NEW_VAL |                             0001 |                             0001
             S_READ_PREV |                             0010 |                             0010
             S_WAIT_DATA |                             0011 |                             1001
            S_LATCH_PREV |                             0100 |                             0011
             S_WRITE_NEW |                             0101 |                             0100
         S_WAIT_SETTLE_2 |                             0110 |                             1000
            S_CHECK_DONE |                             0111 |                             0101
                  S_DONE |                             1000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'output_microsequencer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |              0000000000000000001 |                            00000
    S_WAIT_WEIGHT_UPDATE |              0000000000000000010 |                            10011
S_PICK_INPUT_LAYER_INIT_SET_ADDRESS |              0000000000000000100 |                            10000
 S_PICK_INPUT_LAYER_INIT |              0000000000000001000 |                            00001
           S_WAIT_SETTLE |              0000000000000010000 |                            01011
          S_LOAD_INITIAL |              0000000000000100000 |                            00010
                   S_RUN |              0000000000001000000 |                            00011
            S_OUTPUT_VAL |              0000000000010000000 |                            00101
S_CHECK_COUNTER_INCREMENT |              0000000000100000000 |                            01100
         S_CHECK_COUNTER |              0000000001000000000 |                            00110
S_RESTART_MICROSEQUENCER_SET_ADDRESS |              0000000010000000000 |                            10001
S_PRE_RESTART_MICROSEQUENCER |              0000000100000000000 |                            10010
S_RESTART_MICROSEQUENCER |              0000001000000000000 |                            00100
     S_RESTART_WAIT_DONE |              0000010000000000000 |                            01111
S_CHANGE_INPUT_CHANNEL_INCREMENT |              0000100000000000000 |                            01101
  S_CHANGE_INPUT_CHANNEL |              0001000000000000000 |                            00111
S_CHANGE_FILTER_INCREMENT |              0010000000000000000 |                            01110
         S_CHANGE_FILTER |              0100000000000000000 |                            01000
                  S_DONE |              1000000000000000000 |                            01001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'onedconv_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1172.395 ; gain = 645.918
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 18    
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 13    
	   3 Input   10 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1620  
	               10 Bit    Registers := 20    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---RAMs : 
	               8K Bit	(512 X 16 bit)          RAMs := 48    
+---Muxes : 
	   2 Input  256 Bit        Muxes := 4     
	   8 Input  256 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 1     
	  19 Input   19 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 5     
	   2 Input   17 Bit        Muxes := 13    
	   5 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 279   
	   3 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 2     
	   9 Input   16 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 21    
	   8 Input   10 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 3     
	   5 Input   10 Bit        Muxes := 3     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 28    
	   8 Input    1 Bit        Muxes := 18    
	   3 Input    1 Bit        Muxes := 3     
	   9 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 5     
	  19 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP base_addr_ifmap, operation Mode is: A*B.
DSP Report: operator base_addr_ifmap is absorbed into DSP base_addr_ifmap.
DSP Report: Generating DSP ifmap_counter_start_val4, operation Mode is: A*B.
DSP Report: operator ifmap_counter_start_val4 is absorbed into DSP ifmap_counter_start_val4.
DSP Report: Generating DSP ifmap_counter_start_val2, operation Mode is: C+A*B+1.
DSP Report: operator ifmap_counter_start_val2 is absorbed into DSP ifmap_counter_start_val2.
DSP Report: operator ifmap_counter_start_val3 is absorbed into DSP ifmap_counter_start_val2.
DSP Report: Generating DSP ifmap_counter_start_val0, operation Mode is: PCIN+A*B.
DSP Report: operator ifmap_counter_start_val0 is absorbed into DSP ifmap_counter_start_val0.
DSP Report: operator base_addr_ifmap is absorbed into DSP ifmap_counter_start_val0.
DSP Report: Generating DSP ifmap_counter_start_val0, operation Mode is: C+A*B.
DSP Report: operator ifmap_counter_start_val0 is absorbed into DSP ifmap_counter_start_val0.
DSP Report: operator base_addr_ifmap is absorbed into DSP ifmap_counter_start_val0.
DSP Report: Generating DSP base_addr_output, operation Mode is: A*B.
DSP Report: operator base_addr_output is absorbed into DSP base_addr_output.
DSP Report: Generating DSP output_counter_start_val_a0, operation Mode is: C+A*B.
DSP Report: operator output_counter_start_val_a0 is absorbed into DSP output_counter_start_val_a0.
DSP Report: operator base_addr_output is absorbed into DSP output_counter_start_val_a0.
DSP Report: Generating DSP output_counter_end_val_a0, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffff).
DSP Report: operator output_counter_end_val_a0 is absorbed into DSP output_counter_end_val_a0.
WARNING: [Synth 8-7129] Port output_counter_done_b in module output_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_flag_1per16_b in module output_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port weight_flag_1per16 in module filter_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[9] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[8] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[7] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[6] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[5] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[4] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[3] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[2] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[1] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port temporal_length[0] in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port ifmap_flag_1per16 in module input_microsequencer is either unconnected or has no load
WARNING: [Synth 8-7129] Port done_top in module onedconv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port weight_bram_addr[9] in module onedconv is either unconnected or has no load
WARNING: [Synth 8-7129] Port inputdata_bram_addr[9] in module onedconv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias_output_bram_addr[9] in module onedconv is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_result_bram_addr[9] in module onedconv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 1616.293 ; gain = 1089.816
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 264, Available = 220. Use report_utilization command for details.
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 0 : 2064 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 1 : 2064 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 2 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 3 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 4 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 5 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 6 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 7 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 8 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 9 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 10 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 11 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 12 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 13 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 0 : 2064 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 1 : 2064 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 2 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 3 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 4 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 5 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 6 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 7 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 8 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 9 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 10 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 11 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 12 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 0 : 2064 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 1 : 2064 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 2 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 3 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 4 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 5 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 6 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 7 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 8 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 9 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 10 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 11 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 0 : 2064 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 1 : 2064 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 2 : 2048 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 3 : 2048 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 4 : 2048 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 5 : 2048 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 6 : 2048 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 7 : 2048 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 8 : 2048 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 9 : 2048 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 10 : 2048 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 0 : 2064 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 1 : 2064 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 2 : 2048 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 3 : 2048 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 4 : 2048 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 5 : 2048 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 6 : 2048 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 7 : 2048 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 8 : 2048 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 9 : 2048 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f : 0 0 : 2064 18464 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f : 0 1 : 2064 18464 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f : 0 2 : 2048 18464 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f : 0 3 : 2048 18464 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f : 0 4 : 2048 18464 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f : 0 5 : 2048 18464 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f : 0 6 : 2048 18464 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f : 0 7 : 2048 18464 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f : 0 8 : 2048 18464 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 : 0 0 : 2032 16480 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 : 0 1 : 2064 16480 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 : 0 2 : 2064 16480 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 : 0 3 : 2064 16480 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 : 0 4 : 2064 16480 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 : 0 5 : 2064 16480 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 : 0 6 : 2064 16480 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 : 0 7 : 2064 16480 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 : 0 0 : 2064 16416 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 : 0 1 : 2064 16416 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 : 0 2 : 2048 16416 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 : 0 3 : 2048 16416 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 : 0 4 : 2048 16416 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 : 0 5 : 2048 16416 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 : 0 6 : 2048 16416 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 : 0 7 : 2048 16416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 : 0 0 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 : 0 1 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 : 0 2 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 : 0 3 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 : 0 4 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 : 0 5 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 : 0 6 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 : 0 0 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 : 0 1 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 : 0 2 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 : 0 3 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 : 0 4 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 : 0 5 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 : 0 6 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 : 0 0 : 2032 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 : 0 1 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 : 0 2 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 : 0 3 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 : 0 4 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 : 0 5 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 : 0 6 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 : 0 0 : 2032 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 : 0 1 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 : 0 2 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 : 0 3 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 : 0 4 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 : 0 5 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 : 0 6 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 : 0 0 : 2064 14368 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 : 0 1 : 2064 14368 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 : 0 2 : 2048 14368 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 : 0 3 : 2048 14368 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 : 0 4 : 2048 14368 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 : 0 5 : 2048 14368 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 : 0 6 : 2048 14368 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 : 0 0 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 : 0 1 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 : 0 2 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 : 0 3 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 : 0 4 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 : 0 5 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 : 0 0 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 : 0 1 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 : 0 2 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 : 0 3 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 : 0 4 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 : 0 5 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 : 0 0 : 2032 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 : 0 1 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 : 0 2 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 : 0 3 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 : 0 4 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 : 0 5 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 : 0 0 : 2032 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 : 0 1 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 : 0 2 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 : 0 3 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 : 0 4 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 : 0 5 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 : 0 0 : 2064 12320 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 : 0 1 : 2064 12320 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 : 0 2 : 2048 12320 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 : 0 3 : 2048 12320 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 : 0 4 : 2048 12320 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 : 0 5 : 2048 12320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a : 0 0 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a : 0 1 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a : 0 2 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a : 0 3 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a : 0 4 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c : 0 0 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c : 0 1 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c : 0 2 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c : 0 3 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c : 0 4 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b : 0 0 : 2032 10288 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b : 0 1 : 2064 10288 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b : 0 2 : 2064 10288 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b : 0 3 : 2064 10288 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b : 0 4 : 2064 10288 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d : 0 0 : 2032 10288 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d : 0 1 : 2064 10288 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d : 0 2 : 2064 10288 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d : 0 3 : 2064 10288 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d : 0 4 : 2064 10288 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 : 0 0 : 2064 10272 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 : 0 1 : 2064 10272 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 : 0 2 : 2048 10272 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 : 0 3 : 2048 10272 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 : 0 4 : 2048 10272 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3e : 0 0 : 2064 8256 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3e : 0 1 : 2064 8256 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3e : 0 2 : 2064 8256 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3e : 0 3 : 2064 8256 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg_40 : 0 0 : 2064 8256 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg_40 : 0 1 : 2064 8256 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg_40 : 0 2 : 2064 8256 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg_40 : 0 3 : 2064 8256 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg_3f : 0 0 : 2032 8224 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg_3f : 0 1 : 2064 8224 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg_3f : 0 2 : 2064 8224 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg_3f : 0 3 : 2064 8224 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg_41 : 0 0 : 2032 8224 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg_41 : 0 1 : 2064 8224 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg_41 : 0 2 : 2064 8224 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg_41 : 0 3 : 2064 8224 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg_29 : 0 0 : 2064 8224 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg_29 : 0 1 : 2064 8224 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg_29 : 0 2 : 2048 8224 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg_29 : 0 3 : 2048 8224 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg_42 : 0 0 : 2064 6192 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg_42 : 0 1 : 2064 6192 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg_42 : 0 2 : 2064 6192 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg_44 : 0 0 : 2064 6192 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg_44 : 0 1 : 2064 6192 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg_44 : 0 2 : 2064 6192 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg_2b : 0 0 : 2064 6176 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg_2b : 0 1 : 2064 6176 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg_2b : 0 2 : 2048 6176 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg_43 : 0 0 : 2032 6160 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg_43 : 0 1 : 2064 6160 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg_43 : 0 2 : 2064 6160 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg_45 : 0 0 : 2032 6160 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg_45 : 0 1 : 2064 6160 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg_45 : 0 2 : 2064 6160 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg_46 : 0 0 : 2064 4128 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg_46 : 0 1 : 2064 4128 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg_48 : 0 0 : 2064 4128 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg_48 : 0 1 : 2064 4128 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg_2d : 0 0 : 2064 4128 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg_2d : 0 1 : 2064 4128 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg_47 : 0 0 : 2032 4096 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg_47 : 0 1 : 2064 4096 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg_49 : 0 0 : 2032 4096 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg_49 : 0 1 : 2064 4096 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg_4a : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg_4c : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg_2f : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_reg_reg_4b : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_reg_reg_4d : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_reg_reg_11 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_reg_reg_28 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_reg_reg_2a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_reg_reg_2c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_reg_reg_2e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_reg_reg_30 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_reg_reg_16 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_reg_reg_18 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_reg_reg_1a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_reg_reg_20 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_reg_reg_22 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_reg_reg_24 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_reg_reg_26 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_0 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_10 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_2 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_3 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_4 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_5 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_6 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_7 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_8 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_9 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_b : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_d : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_f : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_addr_output_59 : 0 0 : 723 780 : Used 1 time 0
 Sort Area is  base_addr_output_59 : 0 1 : 57 780 : Used 1 time 0
 Sort Area is  output_counter_start_val_a0_57 : 0 0 : 752 752 : Used 1 time 0
 Sort Area is  ifmap_counter_start_val2_52 : 0 0 : 104 525 : Used 1 time 0
 Sort Area is  ifmap_counter_start_val2_52 : 0 1 : 421 525 : Used 1 time 0
 Sort Area is  ifmap_counter_start_val0_55 : 0 0 : 421 421 : Used 1 time 0
 Sort Area is  base_addr_ifmap_4e : 0 0 : 392 392 : Used 1 time 0
 Sort Area is  ifmap_counter_start_val4_50 : 0 0 : 285 285 : Used 1 time 0
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_reg_reg_11 0 2032 2032: Used 1 time : Rejected (226 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_reg_reg_16 0 2032 2032: Used 1 time : Rejected (232 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 0 28704 2064: Used 1 time : Accepted (1 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_reg_reg_18 0 2032 2032: Used 1 time : Rejected (233 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 0 26656 2064: Used 1 time : Accepted (15 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 1 28704 2064: Used 1 time : Accepted (2 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_reg_reg_1a 0 2032 2032: Used 1 time : Rejected (234 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 0 24608 2064: Used 1 time : Accepted (28 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 1 26656 2064: Used 1 time : Accepted (16 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 2 28704 2048: Used 1 time : Accepted (3 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1c 0 2032 2032: Used 1 time : Rejected (235 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 0 22560 2064: Used 1 time : Accepted (40 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 1 24608 2064: Used 1 time : Accepted (29 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 2 26656 2048: Used 1 time : Accepted (17 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 3 28704 2048: Used 1 time : Accepted (4 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1e 0 2032 2032: Used 1 time : Rejected (236 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 0 20512 2064: Used 1 time : Accepted (51 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 1 22560 2064: Used 1 time : Accepted (41 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 2 24608 2048: Used 1 time : Accepted (30 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 3 26656 2048: Used 1 time : Accepted (18 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 4 28704 2048: Used 1 time : Accepted (5 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_reg_reg_20 0 2032 2032: Used 1 time : Rejected (237 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f 0 18464 2064: Used 1 time : Accepted (61 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 1 20512 2064: Used 1 time : Accepted (52 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 2 22560 2048: Used 1 time : Accepted (42 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 3 24608 2048: Used 1 time : Accepted (31 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 4 26656 2048: Used 1 time : Accepted (19 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 5 28704 2048: Used 1 time : Accepted (6 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_reg_reg_22 0 2032 2032: Used 1 time : Rejected (238 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 0 16416 2064: Used 1 time : Accepted (78 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f 1 18464 2064: Used 1 time : Accepted (62 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 2 20512 2048: Used 1 time : Accepted (53 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 3 22560 2048: Used 1 time : Accepted (43 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 4 24608 2048: Used 1 time : Accepted (32 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 5 26656 2048: Used 1 time : Accepted (20 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 6 28704 2048: Used 1 time : Accepted (7 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_reg_reg_24 0 2032 2032: Used 1 time : Rejected (239 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 0 14368 2064: Used 1 time : Accepted (114 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 1 16416 2064: Used 1 time : Accepted (79 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f 2 18464 2048: Used 1 time : Accepted (63 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 3 20512 2048: Used 1 time : Accepted (54 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 4 22560 2048: Used 1 time : Accepted (44 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 5 24608 2048: Used 1 time : Accepted (33 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 6 26656 2048: Used 1 time : Accepted (21 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 7 28704 2048: Used 1 time : Accepted (8 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_reg_reg_26 0 2032 2032: Used 1 time : Rejected (240 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 0 12320 2064: Used 1 time : Accepted (145 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 1 14368 2064: Used 1 time : Accepted (115 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 2 16416 2048: Used 1 time : Accepted (80 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f 3 18464 2048: Used 1 time : Accepted (64 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 4 20512 2048: Used 1 time : Accepted (55 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 5 22560 2048: Used 1 time : Accepted (45 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 6 24608 2048: Used 1 time : Accepted (34 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 7 26656 2048: Used 1 time : Accepted (22 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 8 28704 2048: Used 1 time : Accepted (9 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_reg_reg_28 0 2032 2032: Used 1 time : Rejected (227 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 0 10272 2064: Used 1 time : Accepted (171 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 1 12320 2064: Used 1 time : Accepted (146 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 2 14368 2048: Used 1 time : Accepted (116 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 3 16416 2048: Used 1 time : Accepted (81 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f 4 18464 2048: Used 1 time : Accepted (65 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 5 20512 2048: Used 1 time : Accepted (56 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 6 22560 2048: Used 1 time : Accepted (46 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 7 24608 2048: Used 1 time : Accepted (35 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 8 26656 2048: Used 1 time : Accepted (23 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 9 28704 2048: Used 1 time : Accepted (10 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_reg_reg_2a 0 2032 2032: Used 1 time : Rejected (228 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg_29 0 8224 2064: Used 1 time : Accepted (192 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 1 10272 2064: Used 1 time : Accepted (172 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 2 12320 2048: Used 1 time : Accepted (147 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 3 14368 2048: Used 1 time : Accepted (117 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 4 16416 2048: Used 1 time : Accepted (82 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f 5 18464 2048: Used 1 time : Accepted (66 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 6 20512 2048: Used 1 time : Accepted (57 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 7 22560 2048: Used 1 time : Accepted (47 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 8 24608 2048: Used 1 time : Accepted (36 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 9 26656 2048: Used 1 time : Accepted (24 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 10 28704 2048: Used 1 time : Accepted (11 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_reg_reg_2c 0 2032 2032: Used 1 time : Rejected (229 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg_2b 0 6176 2064: Used 1 time : Accepted (202 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg_29 1 8224 2064: Used 1 time : Accepted (193 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 2 10272 2048: Used 1 time : Accepted (173 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 3 12320 2048: Used 1 time : Accepted (148 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 4 14368 2048: Used 1 time : Accepted (118 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 5 16416 2048: Used 1 time : Accepted (83 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f 6 18464 2048: Used 1 time : Accepted (67 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 7 20512 2048: Used 1 time : Accepted (58 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 8 22560 2048: Used 1 time : Accepted (48 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 9 24608 2048: Used 1 time : Accepted (37 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 10 26656 2048: Used 1 time : Accepted (25 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 11 28704 2048: Used 1 time : Accepted (12 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_reg_reg_2e 0 2032 2032: Used 1 time : Rejected (230 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg_2d 0 4128 2064: Used 1 time : Accepted (215 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg_2b 1 6176 2064: Used 1 time : Accepted (203 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg_29 2 8224 2048: Used 1 time : Accepted (194 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 3 10272 2048: Used 1 time : Accepted (174 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 4 12320 2048: Used 1 time : Accepted (149 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 5 14368 2048: Used 1 time : Accepted (119 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 6 16416 2048: Used 1 time : Accepted (84 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f 7 18464 2048: Used 1 time : Accepted (68 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 8 20512 2048: Used 1 time : Accepted (59 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 9 22560 2048: Used 1 time : Accepted (49 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 10 24608 2048: Used 1 time : Accepted (38 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 11 26656 2048: Used 1 time : Accepted (26 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 12 28704 2048: Used 1 time : Accepted (13 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_reg_reg_30 0 2032 2032: Used 1 time : Rejected (231 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg_2f 0 2064 2064: Used 1 time : Rejected (223 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg_2d 1 4128 2064: Used 1 time : Accepted (216 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg_2b 2 6176 2048: Used 1 time : Accepted (204 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg_29 3 8224 2048: Used 1 time : Accepted (195 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 4 10272 2048: Used 1 time : Accepted (175 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 5 12320 2048: Used 1 time : Accepted (150 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 6 14368 2048: Used 1 time : Accepted (120 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 7 16416 2048: Used 1 time : Accepted (85 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f 8 18464 2048: Used 1 time : Accepted (69 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 9 20512 2048: Used 1 time : Accepted (60 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 10 22560 2048: Used 1 time : Accepted (50 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 11 24608 2048: Used 1 time : Accepted (39 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 12 26656 2048: Used 1 time : Accepted (27 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 13 28704 2048: Used 1 time : Accepted (14 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 0 16480 2032: Used 1 time : Accepted (70 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 1 16480 2064: Used 1 time : Accepted (71 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 2 16480 2064: Used 1 time : Accepted (72 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 3 16480 2064: Used 1 time : Accepted (73 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 4 16480 2064: Used 1 time : Accepted (74 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 5 16480 2064: Used 1 time : Accepted (75 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 6 16480 2064: Used 1 time : Accepted (76 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 7 16480 2064: Used 1 time : Accepted (77 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 0 14448 2064: Used 1 time : Accepted (86 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 1 14448 2064: Used 1 time : Accepted (87 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 2 14448 2064: Used 1 time : Accepted (88 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 3 14448 2064: Used 1 time : Accepted (89 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 4 14448 2064: Used 1 time : Accepted (90 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 5 14448 2064: Used 1 time : Accepted (91 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 6 14448 2064: Used 1 time : Accepted (92 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 0 14448 2064: Used 1 time : Accepted (93 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 1 14448 2064: Used 1 time : Accepted (94 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 2 14448 2064: Used 1 time : Accepted (95 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 3 14448 2064: Used 1 time : Accepted (96 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 4 14448 2064: Used 1 time : Accepted (97 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 5 14448 2064: Used 1 time : Accepted (98 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 6 14448 2064: Used 1 time : Accepted (99 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 0 14416 2032: Used 1 time : Accepted (100 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 1 14416 2064: Used 1 time : Accepted (101 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 2 14416 2064: Used 1 time : Accepted (102 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 3 14416 2064: Used 1 time : Accepted (103 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 4 14416 2064: Used 1 time : Accepted (104 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 5 14416 2064: Used 1 time : Accepted (105 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 6 14416 2064: Used 1 time : Accepted (106 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 0 14416 2032: Used 1 time : Accepted (107 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 1 14416 2064: Used 1 time : Accepted (108 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 2 14416 2064: Used 1 time : Accepted (109 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 3 14416 2064: Used 1 time : Accepted (110 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 4 14416 2064: Used 1 time : Accepted (111 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 5 14416 2064: Used 1 time : Accepted (112 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 6 14416 2064: Used 1 time : Accepted (113 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 0 12384 2064: Used 1 time : Accepted (121 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 1 12384 2064: Used 1 time : Accepted (122 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 2 12384 2064: Used 1 time : Accepted (123 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 3 12384 2064: Used 1 time : Accepted (124 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 4 12384 2064: Used 1 time : Accepted (125 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 5 12384 2064: Used 1 time : Accepted (126 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 0 12384 2064: Used 1 time : Accepted (127 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 1 12384 2064: Used 1 time : Accepted (128 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 2 12384 2064: Used 1 time : Accepted (129 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 3 12384 2064: Used 1 time : Accepted (130 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 4 12384 2064: Used 1 time : Accepted (131 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 5 12384 2064: Used 1 time : Accepted (132 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 0 12352 2032: Used 1 time : Accepted (133 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 1 12352 2064: Used 1 time : Accepted (134 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 2 12352 2064: Used 1 time : Accepted (135 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 3 12352 2064: Used 1 time : Accepted (136 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 4 12352 2064: Used 1 time : Accepted (137 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 5 12352 2064: Used 1 time : Accepted (138 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 0 12352 2032: Used 1 time : Accepted (139 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 1 12352 2064: Used 1 time : Accepted (140 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 2 12352 2064: Used 1 time : Accepted (141 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 3 12352 2064: Used 1 time : Accepted (142 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 4 12352 2064: Used 1 time : Accepted (143 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 5 12352 2064: Used 1 time : Accepted (144 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a 0 10320 2064: Used 1 time : Accepted (151 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a 1 10320 2064: Used 1 time : Accepted (152 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a 2 10320 2064: Used 1 time : Accepted (153 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a 3 10320 2064: Used 1 time : Accepted (154 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a 4 10320 2064: Used 1 time : Accepted (155 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c 0 10320 2064: Used 1 time : Accepted (156 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c 1 10320 2064: Used 1 time : Accepted (157 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c 2 10320 2064: Used 1 time : Accepted (158 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c 3 10320 2064: Used 1 time : Accepted (159 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c 4 10320 2064: Used 1 time : Accepted (160 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b 0 10288 2032: Used 1 time : Accepted (161 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b 1 10288 2064: Used 1 time : Accepted (162 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b 2 10288 2064: Used 1 time : Accepted (163 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b 3 10288 2064: Used 1 time : Accepted (164 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b 4 10288 2064: Used 1 time : Accepted (165 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d 0 10288 2032: Used 1 time : Accepted (166 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d 1 10288 2064: Used 1 time : Accepted (167 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d 2 10288 2064: Used 1 time : Accepted (168 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d 3 10288 2064: Used 1 time : Accepted (169 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d 4 10288 2064: Used 1 time : Accepted (170 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3e 0 8256 2064: Used 1 time : Accepted (176 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3e 1 8256 2064: Used 1 time : Accepted (177 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3e 2 8256 2064: Used 1 time : Accepted (178 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3e 3 8256 2064: Used 1 time : Accepted (179 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg_40 0 8256 2064: Used 1 time : Accepted (180 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg_40 1 8256 2064: Used 1 time : Accepted (181 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg_40 2 8256 2064: Used 1 time : Accepted (182 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg_40 3 8256 2064: Used 1 time : Accepted (183 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg_3f 0 8224 2032: Used 1 time : Accepted (184 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg_3f 1 8224 2064: Used 1 time : Accepted (185 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg_3f 2 8224 2064: Used 1 time : Accepted (186 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg_3f 3 8224 2064: Used 1 time : Accepted (187 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg_41 0 8224 2032: Used 1 time : Accepted (188 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg_41 1 8224 2064: Used 1 time : Accepted (189 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg_41 2 8224 2064: Used 1 time : Accepted (190 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg_41 3 8224 2064: Used 1 time : Accepted (191 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg_42 0 6192 2064: Used 1 time : Accepted (196 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg_42 1 6192 2064: Used 1 time : Accepted (197 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg_42 2 6192 2064: Used 1 time : Accepted (198 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg_44 0 6192 2064: Used 1 time : Accepted (199 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg_44 1 6192 2064: Used 1 time : Accepted (200 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg_44 2 6192 2064: Used 1 time : Accepted (201 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg_43 0 6160 2032: Used 1 time : Accepted (205 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg_43 1 6160 2064: Used 1 time : Accepted (206 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg_43 2 6160 2064: Used 1 time : Accepted (207 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg_45 0 6160 2032: Used 1 time : Accepted (208 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg_45 1 6160 2064: Used 1 time : Accepted (209 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg_45 2 6160 2064: Used 1 time : Accepted (210 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg_46 0 4128 2064: Used 1 time : Accepted (211 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg_46 1 4128 2064: Used 1 time : Accepted (212 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg_48 0 4128 2064: Used 1 time : Accepted (213 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg_48 1 4128 2064: Used 1 time : Accepted (214 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg_47 0 4096 2032: Used 1 time : Accepted (217 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg_47 1 4096 2064: Used 1 time : Accepted (218 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg_49 0 4096 2032: Used 1 time : Accepted (219 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg_49 1 4096 2064: Used 1 time : Accepted (220 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg_4a 0 2064 2064: Used 1 time : Rejected (221 > 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg_4c 0 2064 2064: Used 1 time : Rejected (222 > 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_reg_reg_4b 0 2032 2032: Used 1 time : Rejected (224 > 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_reg_reg_4d 0 2032 2032: Used 1 time : Rejected (225 > 220) uniquify 0 
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
 DSP resource Status: base_addr_ifmap_4e 0 392 392: Used 1 time : Rejected (263 > 220) uniquify 0 
 DSP resource Status: ifmap_counter_start_val4_50 0 285 285: Used 1 time : Rejected (264 > 220) uniquify 0 
 DSP resource Status: ifmap_counter_start_val2_52 0 525 104: Used 1 time : Rejected (260 > 220) uniquify 0 
 DSP resource Status: ifmap_counter_start_val2_52 1 525 421: Used 1 time : Rejected (261 > 220) uniquify 0 
 DSP resource Status: ifmap_counter_start_val0_55 0 421 421: Used 1 time : Rejected (262 > 220) uniquify 0 
 DSP resource Status: base_addr_output_59 0 780 723: Used 1 time : Rejected (257 > 220) uniquify 0 
 DSP resource Status: output_counter_start_val_a0_57 0 752 752: Used 1 time : Rejected (259 > 220) uniquify 0 
 DSP resource Status: base_addr_output_59 1 780 57: Used 1 time : Rejected (258 > 220) uniquify 0 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|onedconv    | gen_inputdata_bram[0].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[1].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[2].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[3].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[4].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[5].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[6].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[7].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[8].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[9].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[10].bram_input/ram_reg      | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[11].bram_input/ram_reg      | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[12].bram_input/ram_reg      | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[13].bram_input/ram_reg      | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[14].bram_input/ram_reg      | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[15].bram_input/ram_reg      | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[0].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[1].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[2].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[3].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[4].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[5].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[6].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[7].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[8].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[9].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[10].bram_filter/ram_reg        | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[11].bram_filter/ram_reg        | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[12].bram_filter/ram_reg        | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[13].bram_filter/ram_reg        | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[14].bram_filter/ram_reg        | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[15].bram_filter/ram_reg        | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[0].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[1].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[2].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[3].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[4].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[5].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[6].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[7].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[8].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[9].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[10].bram_output/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[11].bram_output/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[12].bram_output/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[13].bram_output/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[14].bram_output/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[15].bram_output/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PE_D          | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D          | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D          | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D          | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D          | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D          | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D          | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D          | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D          | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D          | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D          | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D          | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D          | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D          | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D          | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D          | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_H          | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN''*B'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN''*B'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN''*B'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN''*B'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN''*B'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN''*B'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN''*B'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN''*B'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN''*B'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN''*B'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN''*B'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN''*B'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN''*B'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+ACIN2*B'')'                    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*BCIN'')'                   | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A''*B'')'                      | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl       | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_H          | (P+A2*B2)'                        | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|onedconv_ctrl | A*B                               | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|onedconv_ctrl | A*B                               | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|onedconv_ctrl | C+A*B+1                           | 10     | 2      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|onedconv_ctrl | PCIN+A*B                          | 10     | 6      | -      | -      | 10     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|onedconv_ctrl | C+A*B                             | 10     | 6      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|onedconv_ctrl | A*B                               | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|onedconv_ctrl | C+A*B                             | 10     | 10     | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|onedconv_ctrl | PCIN+(A:0x0):B+(C:0xffffffffffff) | 30     | 10     | 1      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:16 . Memory (MB): peak = 1616.293 ; gain = 1089.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|onedconv    | gen_inputdata_bram[0].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[1].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[2].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[3].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[4].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[5].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[6].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[7].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[8].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[9].bram_input/ram_reg       | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[10].bram_input/ram_reg      | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[11].bram_input/ram_reg      | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[12].bram_input/ram_reg      | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[13].bram_input/ram_reg      | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[14].bram_input/ram_reg      | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_inputdata_bram[15].bram_input/ram_reg      | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[0].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[1].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[2].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[3].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[4].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[5].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[6].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[7].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[8].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[9].bram_filter/ram_reg         | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[10].bram_filter/ram_reg        | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[11].bram_filter/ram_reg        | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[12].bram_filter/ram_reg        | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[13].bram_filter/ram_reg        | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[14].bram_filter/ram_reg        | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_weight_bram[15].bram_filter/ram_reg        | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[0].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[1].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[2].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[3].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[4].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[5].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[6].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[7].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[8].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[9].bram_output/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[10].bram_output/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[11].bram_output/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[12].bram_output/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[13].bram_output/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[14].bram_output/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|onedconv    | gen_output_result_bram[15].bram_output/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance gen_inputdata_bram[0].bram_input/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_inputdata_bram[1].bram_input/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_inputdata_bram[2].bram_input/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_inputdata_bram[3].bram_input/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_inputdata_bram[4].bram_input/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_inputdata_bram[5].bram_input/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_inputdata_bram[6].bram_input/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_inputdata_bram[7].bram_input/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_inputdata_bram[8].bram_input/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_inputdata_bram[9].bram_input/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_inputdata_bram[10].bram_input/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_inputdata_bram[11].bram_input/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_inputdata_bram[12].bram_input/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_inputdata_bram[13].bram_input/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_inputdata_bram[14].bram_input/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_inputdata_bram[15].bram_input/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_weight_bram[0].bram_filter/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_weight_bram[1].bram_filter/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_weight_bram[2].bram_filter/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_weight_bram[3].bram_filter/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_weight_bram[4].bram_filter/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_weight_bram[5].bram_filter/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_weight_bram[6].bram_filter/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_weight_bram[7].bram_filter/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_weight_bram[8].bram_filter/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_weight_bram[9].bram_filter/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_weight_bram[10].bram_filter/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_weight_bram[11].bram_filter/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_weight_bram[12].bram_filter/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_weight_bram[13].bram_filter/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_weight_bram[14].bram_filter/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_weight_bram[15].bram_filter/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_output_result_bram[0].bram_output/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_output_result_bram[1].bram_output/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_output_result_bram[2].bram_output/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_output_result_bram[3].bram_output/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_output_result_bram[4].bram_output/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_output_result_bram[5].bram_output/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_output_result_bram[6].bram_output/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_output_result_bram[7].bram_output/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_output_result_bram[8].bram_output/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_output_result_bram[9].bram_output/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_output_result_bram[10].bram_output/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_output_result_bram[11].bram_output/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_output_result_bram[12].bram_output/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_output_result_bram[13].bram_output/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_output_result_bram[14].bram_output/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gen_output_result_bram[15].bram_output/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:29 . Memory (MB): peak = 1618.328 ; gain = 1091.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:36 . Memory (MB): peak = 1695.051 ; gain = 1168.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:36 . Memory (MB): peak = 1695.051 ; gain = 1168.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:39 . Memory (MB): peak = 1695.051 ; gain = 1168.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:40 . Memory (MB): peak = 1695.051 ; gain = 1168.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:40 . Memory (MB): peak = 1717.941 ; gain = 1191.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:40 . Memory (MB): peak = 1717.941 ; gain = 1191.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|onedconv    | top_lvl_io_control_inst/top_lvl_with_mem_inst/INPUT_SHIFT_REGS[0].weight_shift/shreg_reg[16][15] | 17     | 512   | YES          | NO                 | YES               | 512    | 0       | 
+------------+--------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|PE_H        | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 0      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|PE_H        | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|PE_H        | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  1461|
|3     |DSP48E1  |   220|
|4     |LUT1     |    29|
|5     |LUT2     |  3723|
|6     |LUT3     |  6062|
|7     |LUT4     |  1642|
|8     |LUT5     |   170|
|9     |LUT6     |  3083|
|10    |MUXF7    |    16|
|11    |RAMB18E1 |    48|
|12    |SRL16E   |   512|
|13    |FDCE     |   221|
|14    |FDPE     |    35|
|15    |FDRE     | 10381|
|16    |FDSE     |     1|
|17    |LDC      |    26|
|18    |IBUF     |   962|
|19    |OBUF     |   259|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------+-------------------------------+------+
|      |Instance                                           |Module                         |Cells |
+------+---------------------------------------------------+-------------------------------+------+
|1     |top                                                |                               | 28852|
|2     |  \gen_inputdata_bram[0].bram_input                |simple_dual_two_clocks         |     1|
|3     |  \gen_inputdata_bram[10].bram_input               |simple_dual_two_clocks_0       |     1|
|4     |  \gen_inputdata_bram[11].bram_input               |simple_dual_two_clocks_1       |     1|
|5     |  \gen_inputdata_bram[12].bram_input               |simple_dual_two_clocks_2       |     1|
|6     |  \gen_inputdata_bram[13].bram_input               |simple_dual_two_clocks_3       |     1|
|7     |  \gen_inputdata_bram[14].bram_input               |simple_dual_two_clocks_4       |     1|
|8     |  \gen_inputdata_bram[15].bram_input               |simple_dual_two_clocks_5       |     1|
|9     |  \gen_inputdata_bram[1].bram_input                |simple_dual_two_clocks_6       |     1|
|10    |  \gen_inputdata_bram[2].bram_input                |simple_dual_two_clocks_7       |     1|
|11    |  \gen_inputdata_bram[3].bram_input                |simple_dual_two_clocks_8       |     1|
|12    |  \gen_inputdata_bram[4].bram_input                |simple_dual_two_clocks_9       |     1|
|13    |  \gen_inputdata_bram[5].bram_input                |simple_dual_two_clocks_10      |     1|
|14    |  \gen_inputdata_bram[6].bram_input                |simple_dual_two_clocks_11      |     1|
|15    |  \gen_inputdata_bram[7].bram_input                |simple_dual_two_clocks_12      |     1|
|16    |  \gen_inputdata_bram[8].bram_input                |simple_dual_two_clocks_13      |     1|
|17    |  \gen_inputdata_bram[9].bram_input                |simple_dual_two_clocks_14      |     1|
|18    |  \gen_output_result_bram[0].bram_output           |simple_dual_two_clocks_15      |     1|
|19    |  \gen_output_result_bram[10].bram_output          |simple_dual_two_clocks_16      |     1|
|20    |  \gen_output_result_bram[11].bram_output          |simple_dual_two_clocks_17      |     1|
|21    |  \gen_output_result_bram[12].bram_output          |simple_dual_two_clocks_18      |     1|
|22    |  \gen_output_result_bram[13].bram_output          |simple_dual_two_clocks_19      |     1|
|23    |  \gen_output_result_bram[14].bram_output          |simple_dual_two_clocks_20      |     1|
|24    |  \gen_output_result_bram[15].bram_output          |simple_dual_two_clocks_21      |     1|
|25    |  \gen_output_result_bram[1].bram_output           |simple_dual_two_clocks_22      |     1|
|26    |  \gen_output_result_bram[2].bram_output           |simple_dual_two_clocks_23      |     1|
|27    |  \gen_output_result_bram[3].bram_output           |simple_dual_two_clocks_24      |     1|
|28    |  \gen_output_result_bram[4].bram_output           |simple_dual_two_clocks_25      |     1|
|29    |  \gen_output_result_bram[5].bram_output           |simple_dual_two_clocks_26      |     1|
|30    |  \gen_output_result_bram[6].bram_output           |simple_dual_two_clocks_27      |     1|
|31    |  \gen_output_result_bram[7].bram_output           |simple_dual_two_clocks_28      |     1|
|32    |  \gen_output_result_bram[8].bram_output           |simple_dual_two_clocks_29      |     1|
|33    |  \gen_output_result_bram[9].bram_output           |simple_dual_two_clocks_30      |     1|
|34    |  \gen_weight_bram[0].bram_filter                  |simple_dual_two_clocks_31      |     1|
|35    |  \gen_weight_bram[10].bram_filter                 |simple_dual_two_clocks_32      |     1|
|36    |  \gen_weight_bram[11].bram_filter                 |simple_dual_two_clocks_33      |     1|
|37    |  \gen_weight_bram[12].bram_filter                 |simple_dual_two_clocks_34      |     1|
|38    |  \gen_weight_bram[13].bram_filter                 |simple_dual_two_clocks_35      |     1|
|39    |  \gen_weight_bram[14].bram_filter                 |simple_dual_two_clocks_36      |     1|
|40    |  \gen_weight_bram[15].bram_filter                 |simple_dual_two_clocks_37      |     1|
|41    |  \gen_weight_bram[1].bram_filter                  |simple_dual_two_clocks_38      |     1|
|42    |  \gen_weight_bram[2].bram_filter                  |simple_dual_two_clocks_39      |     1|
|43    |  \gen_weight_bram[3].bram_filter                  |simple_dual_two_clocks_40      |     1|
|44    |  \gen_weight_bram[4].bram_filter                  |simple_dual_two_clocks_41      |     1|
|45    |  \gen_weight_bram[5].bram_filter                  |simple_dual_two_clocks_42      |     1|
|46    |  \gen_weight_bram[6].bram_filter                  |simple_dual_two_clocks_43      |     1|
|47    |  \gen_weight_bram[7].bram_filter                  |simple_dual_two_clocks_44      |     1|
|48    |  \gen_weight_bram[8].bram_filter                  |simple_dual_two_clocks_45      |     1|
|49    |  \gen_weight_bram[9].bram_filter                  |simple_dual_two_clocks_46      |     1|
|50    |  ifmap_counter_inst                               |counter_axon_addr_inputdata    |    37|
|51    |  inputdata_mux_inst                               |mux_between_channels           |    80|
|52    |  onedconv_ctrl_inst                               |onedconv_ctrl                  |  2209|
|53    |    filter_microsequencer_inst                     |filter_microsequencer          |   347|
|54    |    input_microsequencer_inst                      |input_microsequencer           |   331|
|55    |    output_microsequencer_inst                     |output_microsequencer          |    73|
|56    |  output_counter_inst_a                            |counter_axon_addr_inputdata_47 |    46|
|57    |  output_counter_inst_b                            |counter_axon_addr_inputdata_48 |    45|
|58    |  output_result_bram_to_adder_reg_inst             |reg_en_rst                     |   320|
|59    |  output_systolic_reg                              |reg_en_rst_49                  |   256|
|60    |  systolic_out_adder_inst                          |systolic_out_adder             |   512|
|61    |  top_lvl_io_control_inst                          |top_lvl_io_control             | 21265|
|62    |    matrix_mult_control_inst                       |matrix_mult_control            |    61|
|63    |    top_lvl_with_mem_inst                          |top_lvl_with_mem               | 21204|
|64    |      \INPUT_SHIFT_REGS[0].ifmap_shift             |shift_reg_input                |    48|
|65    |      \INPUT_SHIFT_REGS[0].weight_shift            |shift_reg_input_50             |    48|
|66    |      \INPUT_SHIFT_REGS[10].ifmap_shift            |shift_reg_input_51             |    48|
|67    |      \INPUT_SHIFT_REGS[10].weight_shift           |shift_reg_input_52             |    48|
|68    |      \INPUT_SHIFT_REGS[11].ifmap_shift            |shift_reg_input_53             |    48|
|69    |      \INPUT_SHIFT_REGS[11].weight_shift           |shift_reg_input_54             |    48|
|70    |      \INPUT_SHIFT_REGS[12].ifmap_shift            |shift_reg_input_55             |    48|
|71    |      \INPUT_SHIFT_REGS[12].weight_shift           |shift_reg_input_56             |    48|
|72    |      \INPUT_SHIFT_REGS[13].ifmap_shift            |shift_reg_input_57             |    48|
|73    |      \INPUT_SHIFT_REGS[13].weight_shift           |shift_reg_input_58             |    48|
|74    |      \INPUT_SHIFT_REGS[14].ifmap_shift            |shift_reg_input_59             |    48|
|75    |      \INPUT_SHIFT_REGS[14].weight_shift           |shift_reg_input_60             |    48|
|76    |      \INPUT_SHIFT_REGS[15].ifmap_shift            |shift_reg_input_61             |    48|
|77    |      \INPUT_SHIFT_REGS[15].weight_shift           |shift_reg_input_62             |    48|
|78    |      \INPUT_SHIFT_REGS[1].ifmap_shift             |shift_reg_input_63             |    48|
|79    |      \INPUT_SHIFT_REGS[1].weight_shift            |shift_reg_input_64             |    48|
|80    |      \INPUT_SHIFT_REGS[2].ifmap_shift             |shift_reg_input_65             |    48|
|81    |      \INPUT_SHIFT_REGS[2].weight_shift            |shift_reg_input_66             |    48|
|82    |      \INPUT_SHIFT_REGS[3].ifmap_shift             |shift_reg_input_67             |    48|
|83    |      \INPUT_SHIFT_REGS[3].weight_shift            |shift_reg_input_68             |    48|
|84    |      \INPUT_SHIFT_REGS[4].ifmap_shift             |shift_reg_input_69             |    48|
|85    |      \INPUT_SHIFT_REGS[4].weight_shift            |shift_reg_input_70             |    48|
|86    |      \INPUT_SHIFT_REGS[5].ifmap_shift             |shift_reg_input_71             |    48|
|87    |      \INPUT_SHIFT_REGS[5].weight_shift            |shift_reg_input_72             |    48|
|88    |      \INPUT_SHIFT_REGS[6].ifmap_shift             |shift_reg_input_73             |    48|
|89    |      \INPUT_SHIFT_REGS[6].weight_shift            |shift_reg_input_74             |    48|
|90    |      \INPUT_SHIFT_REGS[7].ifmap_shift             |shift_reg_input_75             |    48|
|91    |      \INPUT_SHIFT_REGS[7].weight_shift            |shift_reg_input_76             |    48|
|92    |      \INPUT_SHIFT_REGS[8].ifmap_shift             |shift_reg_input_77             |    48|
|93    |      \INPUT_SHIFT_REGS[8].weight_shift            |shift_reg_input_78             |    48|
|94    |      \INPUT_SHIFT_REGS[9].ifmap_shift             |shift_reg_input_79             |    48|
|95    |      \INPUT_SHIFT_REGS[9].weight_shift            |shift_reg_input_80             |    48|
|96    |      counter_ifmap_inst                           |counter_input                  |    13|
|97    |      counter_output_inst                          |counter_output                 |    15|
|98    |      counter_weight_inst                          |counter_input_81               |    13|
|99    |      dut                                          |top_lvl                        | 17862|
|100   |        \GEN_DIAG[0].pe_d                          |PE_D                           |   256|
|101   |          base_design                              |PE_H_350                       |   256|
|102   |        \GEN_DIAG[10].pe_d                         |PE_D_82                        |   240|
|103   |          base_design                              |PE_H_349                       |   240|
|104   |        \GEN_DIAG[11].pe_d                         |PE_D_83                        |   240|
|105   |          base_design                              |PE_H_348                       |   240|
|106   |        \GEN_DIAG[12].pe_d                         |PE_D_84                        |   240|
|107   |          base_design                              |PE_H_347                       |   240|
|108   |        \GEN_DIAG[13].pe_d                         |PE_D_85                        |   240|
|109   |          base_design                              |PE_H_346                       |   240|
|110   |        \GEN_DIAG[14].pe_d                         |PE_D_86                        |   240|
|111   |          base_design                              |PE_H_345                       |   240|
|112   |        \GEN_DIAG[15].pe_d                         |PE_D_87                        |   240|
|113   |          base_design                              |PE_H_344                       |   240|
|114   |        \GEN_DIAG[1].pe_d                          |PE_D_88                        |   240|
|115   |          base_design                              |PE_H_343                       |   240|
|116   |        \GEN_DIAG[2].pe_d                          |PE_D_89                        |   240|
|117   |          base_design                              |PE_H_342                       |   240|
|118   |        \GEN_DIAG[3].pe_d                          |PE_D_90                        |   240|
|119   |          base_design                              |PE_H_341                       |   240|
|120   |        \GEN_DIAG[4].pe_d                          |PE_D_91                        |   240|
|121   |          base_design                              |PE_H_340                       |   240|
|122   |        \GEN_DIAG[5].pe_d                          |PE_D_92                        |   240|
|123   |          base_design                              |PE_H_339                       |   240|
|124   |        \GEN_DIAG[6].pe_d                          |PE_D_93                        |   240|
|125   |          base_design                              |PE_H_338                       |   240|
|126   |        \GEN_DIAG[7].pe_d                          |PE_D_94                        |   240|
|127   |          base_design                              |PE_H_337                       |   240|
|128   |        \GEN_DIAG[8].pe_d                          |PE_D_95                        |   240|
|129   |          base_design                              |PE_H_336                       |   240|
|130   |        \GEN_DIAG[9].pe_d                          |PE_D_96                        |   240|
|131   |          base_design                              |PE_H                           |   240|
|132   |        \GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h   |PE_H__parameterized0           |    33|
|133   |        \GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h   |PE_H__parameterized0_97        |    33|
|134   |        \GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h   |PE_H__parameterized0_98        |    49|
|135   |        \GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h   |PE_H__parameterized0_99        |    49|
|136   |        \GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h   |PE_H__parameterized0_100       |    49|
|137   |        \GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h   |PE_H__parameterized0_101       |    49|
|138   |        \GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h   |PE_H__parameterized0_102       |    49|
|139   |        \GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h   |PE_H__parameterized0_103       |    49|
|140   |        \GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h   |PE_H__parameterized0_104       |    49|
|141   |        \GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h   |PE_H__parameterized0_105       |    33|
|142   |        \GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h   |PE_H__parameterized0_106       |    33|
|143   |        \GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h  |PE_H__parameterized0_107       |    33|
|144   |        \GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h   |PE_H__parameterized0_108       |    33|
|145   |        \GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h   |PE_H__parameterized0_109       |    49|
|146   |        \GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h   |PE_H__parameterized0_110       |    49|
|147   |        \GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h   |PE_H__parameterized0_111       |    49|
|148   |        \GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h   |PE_H__parameterized0_112       |    49|
|149   |        \GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h   |PE_H__parameterized0_113       |    49|
|150   |        \GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h   |PE_H__parameterized0_114       |    49|
|151   |        \GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h   |PE_H__parameterized0_115       |    49|
|152   |        \GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h   |PE_H__parameterized0_116       |    49|
|153   |        \GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h   |PE_H__parameterized0_117       |    33|
|154   |        \GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h  |PE_H__parameterized0_118       |    49|
|155   |        \GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h  |PE_H__parameterized0_119       |    33|
|156   |        \GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h   |PE_H__parameterized0_120       |    33|
|157   |        \GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h   |PE_H__parameterized0_121       |    49|
|158   |        \GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h   |PE_H__parameterized0_122       |    49|
|159   |        \GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h   |PE_H__parameterized0_123       |    49|
|160   |        \GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h   |PE_H__parameterized0_124       |    49|
|161   |        \GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h   |PE_H__parameterized0_125       |    49|
|162   |        \GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h   |PE_H__parameterized0_126       |    49|
|163   |        \GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h   |PE_H__parameterized0_127       |    49|
|164   |        \GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h   |PE_H__parameterized0_128       |    49|
|165   |        \GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h   |PE_H__parameterized0_129       |    33|
|166   |        \GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h  |PE_H__parameterized0_130       |    49|
|167   |        \GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h  |PE_H__parameterized0_131       |    49|
|168   |        \GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h  |PE_H__parameterized0_132       |    49|
|169   |        \GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h   |PE_H__parameterized0_133       |    33|
|170   |        \GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h   |PE_H__parameterized0_134       |    49|
|171   |        \GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h   |PE_H__parameterized0_135       |    49|
|172   |        \GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h   |PE_H__parameterized0_136       |    49|
|173   |        \GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h   |PE_H__parameterized0_137       |    49|
|174   |        \GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h   |PE_H__parameterized0_138       |    49|
|175   |        \GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h   |PE_H__parameterized0_139       |    49|
|176   |        \GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h   |PE_H__parameterized0_140       |    49|
|177   |        \GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h   |PE_H__parameterized0_141       |    49|
|178   |        \GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h   |PE_H__parameterized0_142       |    33|
|179   |        \GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h  |PE_H__parameterized0_143       |    49|
|180   |        \GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h  |PE_H__parameterized0_144       |    49|
|181   |        \GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h  |PE_H__parameterized0_145       |   186|
|182   |        \GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h  |PE_H__parameterized0_146       |   186|
|183   |        \GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h   |PE_H__parameterized0_147       |    33|
|184   |        \GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h   |PE_H__parameterized0_148       |    49|
|185   |        \GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h   |PE_H__parameterized0_149       |    49|
|186   |        \GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h   |PE_H__parameterized0_150       |    49|
|187   |        \GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h   |PE_H__parameterized0_151       |    49|
|188   |        \GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h   |PE_H__parameterized0_152       |    49|
|189   |        \GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h   |PE_H__parameterized0_153       |    49|
|190   |        \GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h   |PE_H__parameterized0_154       |    49|
|191   |        \GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h   |PE_H__parameterized0_155       |    49|
|192   |        \GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h   |PE_H__parameterized0_156       |    33|
|193   |        \GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h  |PE_H__parameterized0_157       |    49|
|194   |        \GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h  |PE_H__parameterized0_158       |    49|
|195   |        \GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h  |PE_H__parameterized0_159       |    49|
|196   |        \GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h  |PE_H__parameterized0_160       |   186|
|197   |        \GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h  |PE_H__parameterized0_161       |   186|
|198   |        \GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h   |PE_H__parameterized0_162       |    33|
|199   |        \GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h   |PE_H__parameterized0_163       |    49|
|200   |        \GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h   |PE_H__parameterized0_164       |    49|
|201   |        \GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h   |PE_H__parameterized0_165       |    49|
|202   |        \GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h   |PE_H__parameterized0_166       |    49|
|203   |        \GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h   |PE_H__parameterized0_167       |    49|
|204   |        \GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h   |PE_H__parameterized0_168       |    49|
|205   |        \GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h   |PE_H__parameterized0_169       |    49|
|206   |        \GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h   |PE_H__parameterized0_170       |    49|
|207   |        \GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h    |PE_H__parameterized0_171       |    33|
|208   |        \GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h    |PE_H__parameterized0_172       |    33|
|209   |        \GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h    |PE_H__parameterized0_173       |    33|
|210   |        \GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h    |PE_H__parameterized0_174       |    33|
|211   |        \GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h    |PE_H__parameterized0_175       |    33|
|212   |        \GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h    |PE_H__parameterized0_176       |    33|
|213   |        \GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h    |PE_H__parameterized0_177       |    33|
|214   |        \GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h    |PE_H__parameterized0_178       |    33|
|215   |        \GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h    |PE_H__parameterized0_179       |    49|
|216   |        \GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h    |PE_H__parameterized0_180       |    33|
|217   |        \GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h    |PE_H__parameterized0_181       |    33|
|218   |        \GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h    |PE_H__parameterized0_182       |    33|
|219   |        \GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h    |PE_H__parameterized0_183       |    49|
|220   |        \GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h    |PE_H__parameterized0_184       |    49|
|221   |        \GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h    |PE_H__parameterized0_185       |    33|
|222   |        \GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h    |PE_H__parameterized0_186       |    33|
|223   |        \GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h    |PE_H__parameterized0_187       |    33|
|224   |        \GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h    |PE_H__parameterized0_188       |    49|
|225   |        \GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h    |PE_H__parameterized0_189       |    49|
|226   |        \GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h    |PE_H__parameterized0_190       |    49|
|227   |        \GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h    |PE_H__parameterized0_191       |    33|
|228   |        \GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h    |PE_H__parameterized0_192       |    33|
|229   |        \GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h    |PE_H__parameterized0_193       |    33|
|230   |        \GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h    |PE_H__parameterized0_194       |    49|
|231   |        \GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h    |PE_H__parameterized0_195       |    49|
|232   |        \GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h    |PE_H__parameterized0_196       |    49|
|233   |        \GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h    |PE_H__parameterized0_197       |    49|
|234   |        \GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h    |PE_H__parameterized0_198       |    33|
|235   |        \GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h    |PE_H__parameterized0_199       |    33|
|236   |        \GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h    |PE_H__parameterized0_200       |    33|
|237   |        \GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h    |PE_H__parameterized0_201       |    49|
|238   |        \GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h    |PE_H__parameterized0_202       |    49|
|239   |        \GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h    |PE_H__parameterized0_203       |    49|
|240   |        \GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h    |PE_H__parameterized0_204       |    49|
|241   |        \GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h    |PE_H__parameterized0_205       |    49|
|242   |        \GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h    |PE_H__parameterized0_206       |    33|
|243   |        \GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h    |PE_H__parameterized0_207       |    33|
|244   |        \GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h    |PE_H__parameterized0_208       |    33|
|245   |        \GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h    |PE_H__parameterized0_209       |    49|
|246   |        \GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h    |PE_H__parameterized0_210       |    49|
|247   |        \GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h    |PE_H__parameterized0_211       |    49|
|248   |        \GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h    |PE_H__parameterized0_212       |    49|
|249   |        \GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h    |PE_H__parameterized0_213       |    49|
|250   |        \GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h    |PE_H__parameterized0_214       |    49|
|251   |        \GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h    |PE_H__parameterized0_215       |    33|
|252   |        \GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_216       |    33|
|253   |        \GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_217       |    33|
|254   |        \GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_218       |    33|
|255   |        \GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_219       |    33|
|256   |        \GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_220       |    33|
|257   |        \GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_221       |    33|
|258   |        \GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h    |PE_H__parameterized0_222       |   223|
|259   |        \GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h    |PE_H__parameterized0_223       |    33|
|260   |        \GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h    |PE_H__parameterized0_224       |    33|
|261   |        \GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h    |PE_H__parameterized0_225       |    33|
|262   |        \GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h    |PE_H__parameterized0_226       |    33|
|263   |        \GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h    |PE_H__parameterized0_227       |    33|
|264   |        \GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h    |PE_H__parameterized0_228       |    33|
|265   |        \GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h    |PE_H__parameterized0_229       |    33|
|266   |        \GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h    |PE_H__parameterized0_230       |    33|
|267   |        \GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h  |PE_H__parameterized0_231       |   223|
|268   |        \GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h  |PE_H__parameterized0_232       |    54|
|269   |        \GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h  |PE_H__parameterized0_233       |    49|
|270   |        \GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h  |PE_H__parameterized0_234       |    49|
|271   |        \GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h  |PE_H__parameterized0_235       |    49|
|272   |        \GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h  |PE_H__parameterized0_236       |   223|
|273   |        \GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h  |PE_H__parameterized0_237       |    54|
|274   |        \GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h  |PE_H__parameterized0_238       |    49|
|275   |        \GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h  |PE_H__parameterized0_239       |    49|
|276   |        \GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h  |PE_H__parameterized0_240       |   228|
|277   |        \GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h  |PE_H__parameterized0_241       |    49|
|278   |        \GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h  |PE_H__parameterized0_242       |    49|
|279   |        \GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h  |PE_H__parameterized0_243       |   212|
|280   |        \GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h  |PE_H__parameterized0_244       |   191|
|281   |        \GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h  |PE_H__parameterized0_245       |   207|
|282   |        \GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_246       |    33|
|283   |        \GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_247       |    33|
|284   |        \GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_248       |    33|
|285   |        \GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_249       |    33|
|286   |        \GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_250       |    33|
|287   |        \GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_251       |    33|
|288   |        \GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h    |PE_H__parameterized0_252       |   223|
|289   |        \GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h    |PE_H__parameterized0_253       |    33|
|290   |        \GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h    |PE_H__parameterized0_254       |    33|
|291   |        \GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h    |PE_H__parameterized0_255       |    33|
|292   |        \GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h    |PE_H__parameterized0_256       |    33|
|293   |        \GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h    |PE_H__parameterized0_257       |    33|
|294   |        \GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h    |PE_H__parameterized0_258       |    33|
|295   |        \GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h    |PE_H__parameterized0_259       |    33|
|296   |        \GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_260       |    49|
|297   |        \GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_261       |    49|
|298   |        \GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_262       |    49|
|299   |        \GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_263       |    49|
|300   |        \GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_264       |    49|
|301   |        \GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_265       |    49|
|302   |        \GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h    |PE_H__parameterized0_266       |   223|
|303   |        \GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h    |PE_H__parameterized0_267       |    49|
|304   |        \GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h    |PE_H__parameterized0_268       |    49|
|305   |        \GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h    |PE_H__parameterized0_269       |    49|
|306   |        \GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h    |PE_H__parameterized0_270       |    49|
|307   |        \GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h    |PE_H__parameterized0_271       |    49|
|308   |        \GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h    |PE_H__parameterized0_272       |    49|
|309   |        \GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_273       |    49|
|310   |        \GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_274       |    49|
|311   |        \GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_275       |    49|
|312   |        \GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_276       |    49|
|313   |        \GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_277       |    49|
|314   |        \GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_278       |    49|
|315   |        \GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h    |PE_H__parameterized0_279       |   223|
|316   |        \GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h    |PE_H__parameterized0_280       |    49|
|317   |        \GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h    |PE_H__parameterized0_281       |    49|
|318   |        \GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h    |PE_H__parameterized0_282       |    49|
|319   |        \GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h    |PE_H__parameterized0_283       |    49|
|320   |        \GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h    |PE_H__parameterized0_284       |    49|
|321   |        \GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_285       |    49|
|322   |        \GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_286       |    49|
|323   |        \GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_287       |    49|
|324   |        \GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_288       |    49|
|325   |        \GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_289       |    49|
|326   |        \GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_290       |    49|
|327   |        \GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h    |PE_H__parameterized0_291       |   223|
|328   |        \GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h    |PE_H__parameterized0_292       |    49|
|329   |        \GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h    |PE_H__parameterized0_293       |    49|
|330   |        \GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h    |PE_H__parameterized0_294       |    49|
|331   |        \GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h    |PE_H__parameterized0_295       |    49|
|332   |        \GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_296       |    49|
|333   |        \GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_297       |    49|
|334   |        \GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_298       |    49|
|335   |        \GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_299       |    49|
|336   |        \GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_300       |    49|
|337   |        \GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_301       |    49|
|338   |        \GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h    |PE_H__parameterized0_302       |   223|
|339   |        \GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h    |PE_H__parameterized0_303       |    49|
|340   |        \GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h    |PE_H__parameterized0_304       |    49|
|341   |        \GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h    |PE_H__parameterized0_305       |    49|
|342   |        \GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_306       |    49|
|343   |        \GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_307       |    49|
|344   |        \GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_308       |    49|
|345   |        \GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_309       |    49|
|346   |        \GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_310       |    49|
|347   |        \GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_311       |    49|
|348   |        \GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h    |PE_H__parameterized0_312       |   223|
|349   |        \GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h    |PE_H__parameterized0_313       |    49|
|350   |        \GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h    |PE_H__parameterized0_314       |    49|
|351   |        \GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_315       |    49|
|352   |        \GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_316       |    49|
|353   |        \GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_317       |    49|
|354   |        \GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_318       |    49|
|355   |        \GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_319       |    49|
|356   |        \GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_320       |    49|
|357   |        \GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h    |PE_H__parameterized0_321       |   223|
|358   |        \GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h    |PE_H__parameterized0_322       |    49|
|359   |        \GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_323       |    49|
|360   |        \GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_324       |    49|
|361   |        \GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_325       |    49|
|362   |        \GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_326       |    49|
|363   |        \GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_327       |    49|
|364   |        \GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_328       |    49|
|365   |        \GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h    |PE_H__parameterized0_329       |   223|
|366   |        \GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_330       |   223|
|367   |        \GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_331       |    49|
|368   |        \GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_332       |    49|
|369   |        \GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_333       |    49|
|370   |        \GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_334       |    49|
|371   |        \GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_335       |    49|
|372   |        counter_inst                               |counter_top_lvl                |    14|
|373   |  weight_counter_inst                              |counter_axon_addr_weight       |    35|
+------+---------------------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:40 . Memory (MB): peak = 1717.941 ; gain = 1191.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 93 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:40 . Memory (MB): peak = 1717.941 ; gain = 1191.465
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:40 . Memory (MB): peak = 1717.941 ; gain = 1191.465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1743.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1771 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 512 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1902.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  LDC => LDCE: 26 instances

Synth Design complete | Checksum: 46c74192
INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 93 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:56 . Memory (MB): peak = 1902.125 ; gain = 1381.934
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1902.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.runs/synth_1/onedconv.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file onedconv_utilization_synth.rpt -pb onedconv_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 30 11:28:26 2026...
