# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
# File: C:/Users/Public/Documents/lab5/ECE2300_2013FA_Lab5_pins.csv
# Generated on: Tue Nov 05 16:13:51 2013

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength
CLK_50,Input,PIN_N2,2,B2_N1,,,
CLK_SEL,Input,PIN_N26,5,B5_N1,,,
DataA[7],Output,,,,,,
DataA[6],Output,,,,,,
DataA[5],Output,,,,,,
DataA[4],Output,,,,,,
DataA[3],Output,,,,,,
DataA[2],Output,,,,,,
DataA[1],Output,,,,,,
DataA[0],Output,,,,,,
DataB[7],Output,,,,,,
DataB[6],Output,,,,,,
DataB[5],Output,,,,,,
DataB[4],Output,,,,,,
DataB[3],Output,,,,,,
DataB[2],Output,,,,,,
DataB[1],Output,,,,,,
DataB[0],Output,,,,,,
DataC[7],Output,,,,,,
DataC[6],Output,,,,,,
DataC[5],Output,,,,,,
DataC[4],Output,,,,,,
DataC[3],Output,,,,,,
DataC[2],Output,,,,,,
DataC[1],Output,,,,,,
DataC[0],Output,,,,,,
DataD[7],Output,,,,,,
DataD[6],Output,,,,,,
DataD[5],Output,,,,,,
DataD[4],Output,,,,,,
DataD[3],Output,,,,,,
DataD[2],Output,,,,,,
DataD[1],Output,,,,,,
DataD[0],Output,,,,,,
Din[7],Output,,,,,,
Din[6],Output,,,,,,
Din[5],Output,,,,,,
Din[4],Output,,,,,,
Din[3],Output,,,,,,
Din[2],Output,,,,,,
Din[1],Output,,,,,,
Din[0],Output,,,,,,
EN_L,Input,PIN_G26,5,B5_N0,,,
HEX0[0],Output,PIN_AF10,8,B8_N0,,,
HEX0[1],Output,PIN_AB12,8,B8_N0,,,
HEX0[2],Output,PIN_AC12,8,B8_N0,,,
HEX0[3],Output,PIN_AD11,8,B8_N0,,,
HEX0[4],Output,PIN_AE11,8,B8_N0,,,
HEX0[5],Output,PIN_V14,8,B8_N0,,,
HEX0[6],Output,PIN_V13,8,B8_N0,,,
HEX1[0],Output,PIN_V20,6,B6_N1,,,
HEX1[1],Output,PIN_V21,6,B6_N1,,,
HEX1[2],Output,PIN_W21,6,B6_N1,,,
HEX1[3],Output,PIN_Y22,6,B6_N1,,,
HEX1[4],Output,PIN_AA24,6,B6_N1,,,
HEX1[5],Output,PIN_AA23,6,B6_N1,,,
HEX1[6],Output,PIN_AB24,6,B6_N1,,,
HEX2[0],Output,PIN_AB23,6,B6_N1,,,
HEX2[1],Output,PIN_V22,6,B6_N1,,,
HEX2[2],Output,PIN_AC25,6,B6_N1,,,
HEX2[3],Output,PIN_AC26,6,B6_N1,,,
HEX2[4],Output,PIN_AB26,6,B6_N1,,,
HEX2[5],Output,PIN_AB25,6,B6_N1,,,
HEX2[6],Output,PIN_Y24,6,B6_N1,,,
HEX3[0],Output,PIN_Y23,6,B6_N1,,,
HEX3[1],Output,PIN_AA25,6,B6_N1,,,
HEX3[2],Output,PIN_AA26,6,B6_N1,,,
HEX3[3],Output,PIN_Y26,6,B6_N1,,,
HEX3[4],Output,PIN_Y25,6,B6_N1,,,
HEX3[5],Output,PIN_U22,6,B6_N1,,,
HEX3[6],Output,PIN_W24,6,B6_N1,,,
HEX4[0],Output,PIN_U9,1,B1_N0,,,
HEX4[1],Output,PIN_U1,1,B1_N0,,,
HEX4[2],Output,PIN_U2,1,B1_N0,,,
HEX4[3],Output,PIN_T4,1,B1_N0,,,
HEX4[4],Output,PIN_R7,1,B1_N0,,,
HEX4[5],Output,PIN_R6,1,B1_N0,,,
HEX4[6],Output,PIN_T3,1,B1_N0,,,
HEX5[0],Output,PIN_T2,1,B1_N0,,,
HEX5[1],Output,PIN_P6,1,B1_N0,,,
HEX5[2],Output,PIN_P7,1,B1_N0,,,
HEX5[3],Output,PIN_T9,1,B1_N0,,,
HEX5[4],Output,PIN_R5,1,B1_N0,,,
HEX5[5],Output,PIN_R4,1,B1_N0,,,
HEX5[6],Output,PIN_R3,1,B1_N0,,,
HEX6[0],Output,PIN_R2,1,B1_N0,,,
HEX6[1],Output,PIN_P4,1,B1_N0,,,
HEX6[2],Output,PIN_P3,1,B1_N0,,,
HEX6[3],Output,PIN_M2,2,B2_N1,,,
HEX6[4],Output,PIN_M3,2,B2_N1,,,
HEX6[5],Output,PIN_M5,2,B2_N1,,,
HEX6[6],Output,PIN_M4,2,B2_N1,,,
HEX7[0],Output,PIN_L3,2,B2_N1,,,
HEX7[1],Output,PIN_L2,2,B2_N1,,,
HEX7[2],Output,PIN_L9,2,B2_N1,,,
HEX7[3],Output,PIN_L6,2,B2_N1,,,
HEX7[4],Output,PIN_L7,2,B2_N1,,,
HEX7[5],Output,PIN_P9,2,B2_N1,,,
HEX7[6],Output,PIN_N9,2,B2_N1,,,
IOA[7],Input,PIN_V2,1,B1_N0,,,
IOA[6],Input,PIN_V1,1,B1_N0,,,
IOA[5],Input,PIN_U4,1,B1_N0,,,
IOA[4],Input,PIN_U3,1,B1_N0,,,
IOA[3],Input,PIN_T7,1,B1_N0,,,
IOA[2],Input,PIN_P2,1,B1_N0,,,
IOA[1],Input,PIN_P1,1,B1_N0,,,
IOA[0],Input,PIN_N1,2,B2_N1,,,
IOB[7],Input,PIN_A13,4,B4_N1,,,
IOB[6],Input,PIN_B13,4,B4_N1,,,
IOB[5],Input,PIN_C13,3,B3_N0,,,
IOB[4],Input,PIN_AC13,8,B8_N0,,,
IOB[3],Input,PIN_AD13,8,B8_N0,,,
IOB[2],Input,PIN_AF14,7,B7_N1,,,
IOB[1],Input,PIN_AE14,7,B7_N1,,,
IOB[0],Input,PIN_P25,6,B6_N0,,,
IOE[7],Output,,,,,,
IOE[6],Output,,,,,,
IOE[5],Output,,,,,,
IOE[4],Output,,,,,,
IOE[3],Output,,,,,,
IOE[2],Output,,,,,,
IOE[1],Output,,,,,,
IOE[0],Output,,,,,,
IOF[7],Output,,,,,,
IOF[6],Output,,,,,,
IOF[5],Output,,,,,,
IOF[4],Output,,,,,,
IOF[3],Output,,,,,,
IOF[2],Output,,,,,,
IOF[1],Output,,,,,,
IOF[0],Output,,,,,,
IOG[7],Output,,,,,,
IOG[6],Output,,,,,,
IOG[5],Output,,,,,,
IOG[4],Output,,,,,,
IOG[3],Output,,,,,,
IOG[2],Output,,,,,,
IOG[1],Output,,,,,,
IOG[0],Output,,,,,,
IOH[7],Output,,,,,,
IOH[6],Output,,,,,,
IOH[5],Output,,,,,,
IOH[4],Output,,,,,,
IOH[3],Output,,,,,,
IOH[2],Output,,,,,,
IOH[1],Output,,,,,,
IOH[0],Output,,,,,,
Iin[15],Output,,,,,,
Iin[14],Output,,,,,,
Iin[13],Output,,,,,,
Iin[12],Output,,,,,,
Iin[11],Output,,,,,,
Iin[10],Output,,,,,,
Iin[9],Output,,,,,,
Iin[8],Output,,,,,,
Iin[7],Output,,,,,,
Iin[6],Output,,,,,,
Iin[5],Output,,,,,,
Iin[4],Output,,,,,,
Iin[3],Output,,,,,,
Iin[2],Output,,,,,,
Iin[1],Output,,,,,,
Iin[0],Output,,,,,,
LEDG[7],Output,PIN_Y18,7,B7_N0,,,
LEDG[6],Output,PIN_AA20,7,B7_N0,,,
LEDG[5],Output,PIN_U17,7,B7_N0,,,
LEDG[4],Output,PIN_U18,7,B7_N0,,,
LEDG[3],Output,PIN_V18,7,B7_N0,,,
LEDG[2],Output,PIN_W19,7,B7_N0,,,
LEDG[1],Output,PIN_AF22,7,B7_N0,,,
LEDG[0],Output,PIN_AE22,7,B7_N0,,,
LEDR[7],Output,PIN_AC21,7,B7_N0,,,
LEDR[6],Output,PIN_AD21,7,B7_N0,,,
LEDR[5],Output,PIN_AD23,7,B7_N0,,,
LEDR[4],Output,PIN_AD22,7,B7_N0,,,
LEDR[3],Output,PIN_AC22,7,B7_N0,,,
LEDR[2],Output,PIN_AB21,7,B7_N0,,,
LEDR[1],Output,PIN_AF23,7,B7_N0,,,
LEDR[0],Output,PIN_AE23,7,B7_N0,,,
NextPC[7],Output,,,,,,
NextPC[6],Output,,,,,,
NextPC[5],Output,,,,,,
NextPC[4],Output,,,,,,
NextPC[3],Output,,,,,,
NextPC[2],Output,,,,,,
NextPC[1],Output,,,,,,
NextPC[0],Output,,,,,,
PC[7],Output,,,,,,
PC[6],Output,,,,,,
PC[5],Output,,,,,,
PC[4],Output,,,,,,
PC[3],Output,,,,,,
PC[2],Output,,,,,,
PC[1],Output,,,,,,
PC[0],Output,,,,,,
RESET,Input,PIN_N25,5,B5_N1,,,
VAR_CLK,Output,,,,,,
