Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue May  3 06:52:56 2022
| Host         : riscmakers.home running 64-bit CentOS Linux release 8.5.2111
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_sim_impl/cva6_sim.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 4.275ns (34.554%)  route 8.097ns (65.446%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 9.612 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.721    -0.971    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.909     0.394    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X88Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.518 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9/O
                         net (fo=1, routed)           0.000     0.518    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_9_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.158 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[3]
                         net (fo=3, routed)           0.464     1.622    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][3]
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.306     1.928 f  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_111/O
                         net (fo=15, routed)          1.145     3.074    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][4]
    SLICE_X91Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.198 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.198    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__1_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.768 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__2/i__carry/CO[2]
                         net (fo=1, routed)           0.548     4.316    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o214_out
    SLICE_X91Y55         LUT4 (Prop_lut4_I1_O)        0.313     4.629 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407/O
                         net (fo=1, routed)           0.458     5.088    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_407_n_0
    SLICE_X97Y55         LUT5 (Prop_lut5_I4_O)        0.124     5.212 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403/O
                         net (fo=1, routed)           0.395     5.607    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_403_n_0
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.731 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_342_comp/O
                         net (fo=4, routed)           0.311     6.042    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X97Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.166 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_100/O
                         net (fo=165, routed)         0.657     6.823    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_3
    SLICE_X96Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.947 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_data_store/ram_reg_0_i_103/O
                         net (fo=140, routed)         0.747     7.694    i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_d1
    SLICE_X94Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22/O
                         net (fo=1, routed)           0.635     8.453    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_22_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.851 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.851    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_12_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.965 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.965    i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_7_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.122 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q_reg[2820][31]_i_6/CO[1]
                         net (fo=2, routed)           0.371     9.493    i_ariane/ex_stage_i/lsu_i/i_load_unit/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in
    SLICE_X92Y58         LUT4 (Prop_lut4_I0_O)        0.329     9.822 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/perf_counter_q[2820][31]_i_3/O
                         net (fo=49, routed)          0.870    10.692    i_ariane/ex_stage_i/lsu_i/i_load_unit/dcache_q_reg[0]
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.816 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_5_comp_2/O
                         net (fo=1, routed)           0.585    11.401    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21074, routed)       1.646     9.612    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X4Y11         RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.179    
                         clock uncertainty           -0.077    10.103    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.537    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 -1.864    




