Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov  4 14:10:52 2019
| Host         : Dhyey running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./vivado_run/Design_Analysis/overall_report.rpt
| Design       : top
| Device       : xc7a35t
| Design State : Routed
----------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                         Path #1                                                                        |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                 10.000 |
| Path Delay                |                                                                                                                                                 13.251 |
| Logic Delay               | 4.225(32%)                                                                                                                                             |
| Net Delay                 | 9.026(68%)                                                                                                                                             |
| Clock Skew                |                                                                                                                                                 -0.039 |
| Slack                     |                                                                                                                                                 -3.295 |
| Clock Relationship        | Safely Timed                                                                                                                                           |
| Logic Levels              |                                                                                                                                                     28 |
| Routes                    |                                                                                                                                                     27 |
| Logical Path              | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 MUXF7 LUT6 FDRE |
| Start Point Clock         | sys_clk_pin                                                                                                                                            |
| End Point Clock           | sys_clk_pin                                                                                                                                            |
| DSP Block                 | None                                                                                                                                                   |
| BRAM                      | None                                                                                                                                                   |
| IO Crossings              |                                                                                                                                                      0 |
| Config Crossings          |                                                                                                                                                      0 |
| SLR Crossings             |                                                                                                                                                      0 |
| PBlocks                   |                                                                                                                                                      0 |
| High Fanout               |                                                                                                                                                      7 |
| Dont Touch                |                                                                                                                                                      0 |
| Mark Debug                |                                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                 |
| Start Point Pin           | ab_reg[4]/C                                                                                                                                            |
| End Point Pin             | AB_reg[13]/D                                                                                                                                           |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (188, 300)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+-----+-----+-----+----+----+----+---+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1 |  2 |  3  |  4  |  5  |  6 |  7 |  8 | 9 | 11 | 23 | 24 | 25 | 26 | 27 | 28 |
+-----------------+-------------+-----+----+----+-----+-----+-----+----+----+----+---+----+----+----+----+----+----+----+
| sys_clk_pin     | 10.000ns    | 125 | 49 | 80 | 262 | 147 | 191 | 49 | 11 | 36 | 1 | 33 |  1 |  1 |  3 |  2 |  5 |  4 |
+-----------------+-------------+-----+----+----+-----+-----+-----+----+----+----+---+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


