Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 9d23e0ba4b6a418581e4f87d13efb2d8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu_jikken/1stcore.v" Line 3. Module f_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu_jikken/1stcore.v" Line 3. Module f_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu_jikken/uart_tx.sv" Line 3. Module uart_tx(CLK_PER_HALF_BIT=400) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu_jikken/1stcore_io.v" Line 3. Module io doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu_jikken/uart_tx.sv" Line 3. Module uart_tx(CLK_PER_HALF_BIT=400) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu_jikken/uart_rx.sv" Line 3. Module uart_rx(CLK_PER_HALF_BIT=400) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.design_1_blk_mem_gen_2_0
Compiling module xil_defaultlib.design_1_blk_mem_gen_3_0
Compiling module xil_defaultlib.f_core
Compiling module xil_defaultlib.design_1_f_core_0_0
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=400)
Compiling module xil_defaultlib.f_core_all
Compiling module xil_defaultlib.design_1_f_core_all_0_0
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=400)
Compiling module xil_defaultlib.io
Compiling module xil_defaultlib.design_1_io_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
