
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003378                       # Number of seconds simulated
sim_ticks                                  3377673312                       # Number of ticks simulated
final_tick                               574908710988                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62657                       # Simulator instruction rate (inst/s)
host_op_rate                                    82221                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 100480                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891500                       # Number of bytes of host memory used
host_seconds                                 33615.44                       # Real time elapsed on the host
sim_insts                                  2106258498                       # Number of instructions simulated
sim_ops                                    2763898857                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       274944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       375296                       # Number of bytes read from this memory
system.physmem.bytes_read::total               660736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       104832                       # Number of bytes written to this memory
system.physmem.bytes_written::total            104832                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2148                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2932                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5162                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             819                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  819                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1553732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     81400412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1553732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    111110805                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               195618682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1553732                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1553732                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3107465                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31036749                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31036749                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31036749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1553732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     81400412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1553732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    111110805                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              226655431                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8099937                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2850690                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2485943                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189196                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1445717                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1386411                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199967                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5736                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3501605                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15845729                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2850690                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1586378                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3357564                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         874725                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        362065                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720705                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90095                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7905607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.310134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.288236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4548043     57.53%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          599484      7.58%     65.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294196      3.72%     68.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          224392      2.84%     71.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182426      2.31%     73.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159441      2.02%     76.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54960      0.70%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196029      2.48%     79.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1646636     20.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7905607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.351940                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.956278                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3624881                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       338419                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3244494                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16273                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        681539                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312566                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2853                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17712571                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4395                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        681539                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3776415                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         153981                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40881                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107748                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       145036                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17154937                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71134                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        61102                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22719304                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78118581                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78118581                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903412                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7815856                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2159                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1158                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369323                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2623194                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595040                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7324                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       221052                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16134865                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2167                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13763554                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17507                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4650531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12652365                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          130                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7905607                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.740986                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.855346                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2838614     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1677211     21.22%     57.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       863718     10.93%     68.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       999648     12.64%     80.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       738273      9.34%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476747      6.03%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       203438      2.57%     98.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        61156      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46802      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7905607                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58577     73.27%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12433     15.55%     88.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8937     11.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10803197     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109470      0.80%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2358750     17.14%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       491141      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13763554                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.699217                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79947                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005809                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35530164                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20787680                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13282271                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13843501                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22463                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       735115                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155282                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        681539                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          88765                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7603                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16137033                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63079                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2623194                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595040                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1151                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4070                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           39                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        96040                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111131                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207171                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13462764                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256444                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       300785                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2734893                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016790                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            478449                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.662083                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13307534                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13282271                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7995390                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19700853                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.639799                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405840                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370183                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4766967                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2037                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187433                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7224068                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.573931                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.288308                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3387865     46.90%     46.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1531983     21.21%     68.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837725     11.60%     79.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305088      4.22%     83.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       263085      3.64%     87.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116915      1.62%     89.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281481      3.90%     93.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77723      1.08%     94.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       422203      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7224068                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370183                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928957                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       422203                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22938911                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32956695                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3905                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 194330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.809994                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.809994                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.234578                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.234578                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62333894                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17436022                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18270042                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2034                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8099937                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2915138                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2366571                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198815                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1206026                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1147936                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          309375                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8642                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3055839                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16090192                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2915138                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1457311                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3396667                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1045650                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        568768                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1502546                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89662                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7863527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.522499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.323891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4466860     56.80%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          212558      2.70%     59.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          242225      3.08%     62.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          443410      5.64%     68.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          196851      2.50%     70.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          305142      3.88%     74.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          167811      2.13%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140837      1.79%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1687833     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7863527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359896                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.986459                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3225523                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       523804                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3240764                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33094                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        840337                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       495183                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2481                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19147102                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4540                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        840337                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3401196                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         137222                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       144189                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3093970                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       246608                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18404200                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4269                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        131988                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71787                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          619                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25777843                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85735728                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85735728                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15856545                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9921278                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3878                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2333                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           634072                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1716089                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       878144                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12212                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       265567                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17291319                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3865                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13921445                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27929                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5835066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17489886                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          731                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7863527                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.770382                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.923009                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2766164     35.18%     35.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1669252     21.23%     56.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1125737     14.32%     70.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       786262     10.00%     80.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       660491      8.40%     89.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       353401      4.49%     93.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       351868      4.47%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        81060      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69292      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7863527                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         100951     76.38%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14412     10.90%     87.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16811     12.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11605396     83.36%     83.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       196704      1.41%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1534      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1387362      9.97%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       730449      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13921445                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.718710                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             132178                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009495                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35866519                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23130404                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13518190                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14053623                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        27051                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       670144                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          241                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       222804                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        840337                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          52932                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8677                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17295184                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        59431                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1716089                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       878144                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2302                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6397                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          161                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117486                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114337                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       231823                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13658548                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1294859                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       262892                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1995782                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1934095                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            700923                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.686254                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13528808                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13518190                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8848407                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24827496                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.668925                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356395                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9293985                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11414965                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5880257                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3134                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201362                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7023190                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625325                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.161291                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2785779     39.67%     39.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1907272     27.16%     66.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       782570     11.14%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       389777      5.55%     83.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       397958      5.67%     89.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       155902      2.22%     91.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       170578      2.43%     93.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88420      1.26%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       344934      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7023190                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9293985                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11414965                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1701282                       # Number of memory references committed
system.switch_cpus1.commit.loads              1045942                       # Number of loads committed
system.switch_cpus1.commit.membars               1558                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1641299                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10283821                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       232251                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       344934                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23973322                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35431559                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4774                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 236410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9293985                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11414965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9293985                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.871525                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.871525                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.147414                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.147414                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61404085                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18688531                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17721689                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3128                       # number of misc regfile writes
system.l2.replacements                           5163                       # number of replacements
system.l2.tagsinuse                       4094.052664                       # Cycle average of tags in use
system.l2.total_refs                           179910                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9254                       # Sample count of references to valid blocks.
system.l2.avg_refs                          19.441323                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            31.499811                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     26.450275                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    912.892144                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     27.017485                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1017.697453                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1006.874170                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1071.621326                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007690                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.006458                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.222874                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.006596                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.248461                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.245819                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.261626                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999525                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3272                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3969                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7248                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1558                       # number of Writeback hits
system.l2.Writeback_hits::total                  1558                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           56                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    79                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3295                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4025                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7327                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3295                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4025                       # number of overall hits
system.l2.overall_hits::total                    7327                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2148                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2932                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5162                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2148                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2932                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5162                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2148                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2932                       # number of overall misses
system.l2.overall_misses::total                  5162                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2284488                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    133434465                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2193051                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    176455954                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       314367958                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2284488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    133434465                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2193051                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    176455954                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        314367958                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2284488                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    133434465                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2193051                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    176455954                       # number of overall miss cycles
system.l2.overall_miss_latency::total       314367958                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5420                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6901                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               12410                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1558                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1558                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                79                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5443                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6957                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12489                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5443                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6957                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12489                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.396310                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.424866                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.415955                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.394635                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.421446                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.413324                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.394635                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.421446                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.413324                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 55719.219512                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62120.328212                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 53489.048780                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60182.794679                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60900.418055                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 55719.219512                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62120.328212                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 53489.048780                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60182.794679                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60900.418055                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 55719.219512                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62120.328212                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 53489.048780                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60182.794679                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60900.418055                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  819                       # number of writebacks
system.l2.writebacks::total                       819                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2148                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2932                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5162                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5162                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5162                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2046584                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    120974344                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1958909                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    159542372                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    284522209                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2046584                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    120974344                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1958909                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    159542372                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    284522209                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2046584                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    120974344                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1958909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    159542372                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    284522209                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.396310                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.424866                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.415955                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.394635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.421446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.413324                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.394635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.421446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.413324                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49916.682927                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56319.527002                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47778.268293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54414.178718                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55118.599186                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 49916.682927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56319.527002                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 47778.268293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54414.178718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55118.599186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 49916.682927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56319.527002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 47778.268293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54414.178718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55118.599186                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               556.916554                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753176                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1782478.960854                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.674331                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.242223                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066786                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825709                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.892494                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720655                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720655                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720655                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720655                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720655                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720655                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           50                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           50                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           50                       # number of overall misses
system.cpu0.icache.overall_misses::total           50                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2951333                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2951333                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2951333                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2951333                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2951333                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2951333                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720705                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720705                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720705                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720705                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720705                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720705                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 59026.660000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59026.660000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 59026.660000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59026.660000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 59026.660000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59026.660000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2558342                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2558342                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2558342                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2558342                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2558342                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2558342                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 58144.136364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58144.136364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 58144.136364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58144.136364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 58144.136364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58144.136364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5443                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223248859                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5699                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39173.339007                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.059139                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.940861                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785387                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214613                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2054395                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2054395                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437588                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437588                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1128                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1128                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1017                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1017                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2491983                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2491983                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2491983                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2491983                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18054                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18054                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           68                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18122                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18122                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18122                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18122                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    903606563                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    903606563                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2203405                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2203405                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    905809968                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    905809968                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    905809968                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    905809968                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072449                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072449                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510105                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510105                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510105                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510105                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008711                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008711                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007220                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007220                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007220                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007220                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 50050.213969                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 50050.213969                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32403.014706                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32403.014706                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49983.995585                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49983.995585                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49983.995585                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49983.995585                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          731                       # number of writebacks
system.cpu0.dcache.writebacks::total              731                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12634                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12634                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12679                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12679                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12679                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12679                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5420                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5420                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5443                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5443                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5443                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5443                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    164643481                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    164643481                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       501326                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       501326                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    165144807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    165144807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    165144807                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    165144807                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002168                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002168                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002168                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002168                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30377.026015                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30377.026015                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21796.782609                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21796.782609                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30340.769245                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30340.769245                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30340.769245                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30340.769245                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.865684                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088475846                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2105369.141199                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.865684                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063887                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820298                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1502495                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1502495                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1502495                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1502495                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1502495                       # number of overall hits
system.cpu1.icache.overall_hits::total        1502495                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3020928                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3020928                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3020928                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3020928                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3020928                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3020928                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1502546                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1502546                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1502546                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1502546                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1502546                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1502546                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 59233.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59233.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 59233.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59233.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 59233.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59233.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2682530                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2682530                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2682530                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2682530                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2682530                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2682530                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 59611.777778                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59611.777778                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 59611.777778                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59611.777778                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 59611.777778                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59611.777778                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6957                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177675144                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7213                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24632.627755                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.009932                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.990068                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886758                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113242                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1009659                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1009659                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       651920                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        651920                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2236                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2236                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1564                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1564                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1661579                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1661579                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1661579                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1661579                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13609                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13609                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          226                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          226                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13835                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13835                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13835                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13835                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    560424740                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    560424740                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9126798                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9126798                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    569551538                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    569551538                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    569551538                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    569551538                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1023268                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1023268                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       652146                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       652146                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1564                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1564                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1675414                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1675414                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1675414                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1675414                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013300                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013300                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000347                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000347                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008258                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008258                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008258                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008258                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41180.449702                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41180.449702                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 40384.061947                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 40384.061947                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41167.440405                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41167.440405                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41167.440405                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41167.440405                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          827                       # number of writebacks
system.cpu1.dcache.writebacks::total              827                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6708                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6708                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          170                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          170                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6878                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6878                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6878                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6878                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6901                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6901                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6957                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6957                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6957                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6957                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    215233770                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    215233770                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1576753                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1576753                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    216810523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    216810523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    216810523                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    216810523                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006744                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006744                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000086                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004152                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004152                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004152                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004152                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 31188.779887                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 31188.779887                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 28156.303571                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28156.303571                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 31164.370131                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 31164.370131                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 31164.370131                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 31164.370131                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
