## Components

### fifo_buffer_3

<p align="center">
  <img width="640" src="https://github.com/jtsagata/ImageFilter/blob/master/images/fifo_buffer_3_sim.png">
</p>


<p align="center">
  <img width="640" src="https://github.com/jtsagata/ImageFilter/blob/master/images/fifo_buffer_3_schem.png">
</p>


## Directory stucture

- src  
  Contains the VHDL sources

- src/test  
  Contains the VHDL test benches

- src/sims  
  Contains the VHDL test benches results

