

================================================================
== Vitis HLS Report for 'radix_Pipeline_VITIS_LOOP_26_2'
================================================================
* Date:           Fri Nov 25 09:13:44 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Radix
* Solution:       radix01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.532 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_2  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.53>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 4 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%max_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_5_reload"   --->   Operation 5 'read' 'max_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i_2"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc14.i.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i3 %i_2" [../../Code/radix/radix.c:26]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_2_cast = zext i3 %i" [../../Code/radix/radix.c:26]   --->   Operation 9 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.80ns)   --->   "%icmp_ln26 = icmp_slt  i32 %i_2_cast, i32 %max_5_reload_read" [../../Code/radix/radix.c:26]   --->   Operation 11 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.71ns)   --->   "%add_ln26 = add i3 %i, i3 1" [../../Code/radix/radix.c:26]   --->   Operation 12 'add' 'add_ln26' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc29.i.i.preheader.exitStub, void %for.inc14.i.i.split" [../../Code/radix/radix.c:26]   --->   Operation 13 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2_cast1 = zext i3 %i" [../../Code/radix/radix.c:26]   --->   Operation 14 'zext' 'i_2_cast1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../../Code/radix/radix.c:26]   --->   Operation 15 'specloopname' 'specloopname_ln26' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%count_addr = getelementptr i32 %count, i64 0, i64 %i_2_cast1" [../../Code/radix/radix.c:27]   --->   Operation 16 'getelementptr' 'count_addr' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.73ns)   --->   "%store_ln27 = store i32 0, i3 %count_addr" [../../Code/radix/radix.c:27]   --->   Operation 17 'store' 'store_ln27' <Predicate = (icmp_ln26)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln26 = store i3 %add_ln26, i3 %i_2" [../../Code/radix/radix.c:26]   --->   Operation 18 'store' 'store_ln26' <Predicate = (icmp_ln26)> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc14.i.i" [../../Code/radix/radix.c:26]   --->   Operation 19 'br' 'br_ln26' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2               (alloca       ) [ 01]
max_5_reload_read (read         ) [ 00]
store_ln0         (store        ) [ 00]
br_ln0            (br           ) [ 00]
i                 (load         ) [ 00]
i_2_cast          (zext         ) [ 00]
specpipeline_ln0  (specpipeline ) [ 00]
icmp_ln26         (icmp         ) [ 01]
add_ln26          (add          ) [ 00]
br_ln26           (br           ) [ 00]
i_2_cast1         (zext         ) [ 00]
specloopname_ln26 (specloopname ) [ 00]
count_addr        (getelementptr) [ 00]
store_ln27        (store        ) [ 00]
store_ln26        (store        ) [ 00]
br_ln26           (br           ) [ 00]
ret_ln0           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_5_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_5_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="count">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="i_2_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="max_5_reload_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_5_reload_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="count_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="3" slack="0"/>
<pin id="40" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_addr/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="store_ln27_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="3" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="0"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="store_ln0_store_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="3" slack="0"/>
<pin id="53" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="i_load_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="3" slack="0"/>
<pin id="57" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_2_cast_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="icmp_ln26_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="add_ln26_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_2_cast1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast1/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln26_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="0"/>
<pin id="81" dir="0" index="1" bw="3" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="84" class="1005" name="i_2_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="34"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="24" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="14" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="49"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="61"><net_src comp="55" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="58" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="30" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="55" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="55" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="83"><net_src comp="68" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="87"><net_src comp="26" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="50" pin=1"/></net>

<net id="89"><net_src comp="84" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="90"><net_src comp="84" pin="1"/><net_sink comp="79" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: count | {1 }
 - Input state : 
	Port: radix_Pipeline_VITIS_LOOP_26_2 : max_5_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		i_2_cast : 2
		icmp_ln26 : 3
		add_ln26 : 2
		br_ln26 : 4
		i_2_cast1 : 2
		count_addr : 3
		store_ln27 : 4
		store_ln26 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |        icmp_ln26_fu_62       |    0    |    20   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln26_fu_68        |    0    |    10   |
|----------|------------------------------|---------|---------|
|   read   | max_5_reload_read_read_fu_30 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |        i_2_cast_fu_58        |    0    |    0    |
|          |        i_2_cast1_fu_74       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    30   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|i_2_reg_84|    3   |
+----------+--------+
|   Total  |    3   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   30   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    3   |    -   |
+-----------+--------+--------+
|   Total   |    3   |   30   |
+-----------+--------+--------+
