Running: F:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o Z:/Projects/pld-lessons/test-zero/testing/AND2gate_isim_beh.exe -prj Z:/Projects/pld-lessons/test-zero/testing/AND2gate_beh.prj work.AND2gate work.glbl 
ISim P.58f (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/Projects/pld-lessons/test-zero/testing/test_verilog.v" into library work
Analyzing Verilog file "F:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 140096 KB
Fuse CPU Usage: 248 ms
Compiling module AND2gate
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 2 Verilog Units
Built simulation executable Z:/Projects/pld-lessons/test-zero/testing/AND2gate_isim_beh.exe
Fuse Memory Usage: 145712 KB
Fuse CPU Usage: 343 ms
