
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
  **** SW Build 5238294 on Nov  8 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Nov  1 10:57:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source D:/AMD_2024_2/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user '96390' on host 'foxywort' (Windows NT_amd64 version 10.0) on Sat Nov 01 10:57:25 +0800 2025
INFO: [HLS 200-10] In directory 'C:/15solv/L1/tests/cholesky/complex_fixed_arch0'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset cholesky_test.prj 
INFO: [HLS 200-10] Opening and resetting project 'C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj'.
INFO: [HLS 200-1510] Running: add_files C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/kernel_cholesky_0.cpp -cflags -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/ -I./ -IC:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/ -IC:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/ -IC:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/ -IC:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/ -IC:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/ -IC:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -IC:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L2/include -IC:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/ 
INFO: [HLS 200-10] Adding design file 'C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/kernel_cholesky_0.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/test_cholesky.cpp -cflags -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/ -I./ -IC:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/ -IC:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/ -IC:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/ -IC:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/ -IC:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/ -IC:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -I ./host -IC:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/ 
INFO: [HLS 200-10] Adding test bench file 'C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/test_cholesky.cpp' to the project
INFO: [HLS 200-1510] Running: set_top kernel_cholesky_0 
INFO: [HLS 200-1510] Running: open_solution -reset sol1 
INFO: [HLS 200-10] Creating and opening solution 'C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 6.0 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 10% 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.6ns.
INFO: [HLS 200-1510] Running: csim_design 
WARNING: [HLS 200-1998] cannot find relative file path '../../host' in directory(s): C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/solution C:/15solv/L1/tests/cholesky/complex_fixed_arch0
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../host/test_cholesky.cpp in debug mode
   Compiling ../../../../../kernel/kernel_cholesky_0.cpp in debug mode
   Generating csim.exe
In file included from ../../../../../host/test_cholesky.cpp:21:
In file included from C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/./test_cholesky.hpp:20:
In file included from D:/AMD_2024_2/Vitis/2024.2/include/hls_x_complex.h:13:
In file included from D:/AMD_2024_2/Vitis/2024.2/include/ap_fixed.h:9:
In file included from D:/AMD_2024_2/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from D:/AMD_2024_2/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from D:/AMD_2024_2/Vitis/2024.2/include/hls_half.h:26:
In file included from D:/AMD_2024_2/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from D:/AMD_2024_2/Vitis/2024.2/include/hls_fpo.h:140:
In file included from D:/AMD_2024_2/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
D:/AMD_2024_2/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
D:/AMD_2024_2/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../kernel/kernel_cholesky_0.cpp:17:
In file included from C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/./kernel_cholesky.hpp:20:
In file included from ../../../.././././dut_type.hpp:20:
In file included from D:/AMD_2024_2/Vitis/2024.2/include/ap_fixed.h:9:
In file included from D:/AMD_2024_2/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from D:/AMD_2024_2/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from D:/AMD_2024_2/Vitis/2024.2/include/hls_half.h:26:
In file included from D:/AMD_2024_2/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from D:/AMD_2024_2/Vitis/2024.2/include/hls_fpo.h:140:
In file included from D:/AMD_2024_2/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
D:/AMD_2024_2/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
D:/AMD_2024_2/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
Running 1 fixed point tests per matrix type on 3 x 3 matrices with LowerTriangular set to 0
RESULTS_TABLE,Test,IMAT,L Matching,DUT Ratio,LAPACK Ratio,Relative Ratio Difference
RESULTS_TABLE,0,1,1,0.333333,0.333333,0
RESULTS_TABLE,0,2,0,0.573352,0.382765,19.0587
RESULTS_TABLE,0,3,0,0.479545,0.354167,12.5378
RESULTS_TABLE,0,4,0,0.46152,0.491726,-3.0206
RESULTS_TABLE,0,5,0,0.723448,0.496184,22.7264
RESULTS_TABLE,0,6,0,0.276159,0.192952,8.32068
RESULTS_TABLE,0,7,0,0.258333,0.258333,0
RESULTS_TABLE,0,9,1,0.441006,0.441006,0
SUMMARY_TABLE,imat,Min Ratio, Max Ratio,Min Diff (Smaller),Max Diff (Larger),Same,Better,Worse
SUMMARY_TABLE,1,0.333333,0.333333,0,0,1,0,0
SUMMARY_TABLE,2,0.573352,0.573352,0,19.0587,0,0,1
SUMMARY_TABLE,3,0.479545,0.479545,0,12.5378,0,0,1
SUMMARY_TABLE,4,0.46152,0.46152,-3.0206,0,0,1,0
SUMMARY_TABLE,5,0.723448,0.723448,0,22.7264,0,0,1
SUMMARY_TABLE,6,0.276159,0.276159,0,8.32068,0,0,1
SUMMARY_TABLE,7,0.258333,0.258333,0,0,1,0,0
SUMMARY_TABLE,8,30,0,0,0,0,0,0
SUMMARY_TABLE,9,0.441006,0.441006,0,0,1,0,0
SUMMARY_TABLE,all,0.258333,0.723448,-3.0206,22.7264,3,1,4
TB:Pass

INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 9
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:22; Allocated memory: 1.242 MB.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-1998] cannot find relative file path '../../host' in directory(s): C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/solution C:/15solv/L1/tests/cholesky/complex_fixed_arch0
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 271.895 MB.
INFO: [HLS 200-10] Analyzing design file '../kernel/kernel_cholesky_0.cpp' ... 
WARNING: [HLS 207-5575] Only for/while/do loop or function body support the pipeline pragma (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478:9)
WARNING: [HLS 207-5589] '#pragma HLS loop_tripcount' can only be applied inside loop body (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:479:9)
WARNING: [HLS 207-5589] '#pragma HLS loop_tripcount' can only be applied inside loop body (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:494:9)
WARNING: [HLS 207-5575] Only for/while/do loop or function body support the pipeline pragma (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:495:9)
WARNING: [HLS 207-5292] unused parameter 'info' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/../../../L2/include/hw/MatrixDecomposition/potrf.hpp:170:39)
WARNING: [HLS 207-5292] unused parameter 'rows' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/./hw/qrf.hpp:70:38)
WARNING: [HLS 207-5292] unused parameter 'cols' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/./hw/qrf.hpp:70:54)
WARNING: [HLS 207-5292] unused parameter 'x' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/./hw/qrf.hpp:70:62)
WARNING: [HLS 207-5292] unused parameter 'x' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/./hw/qrf.hpp:76:78)
WARNING: [HLS 207-5292] unused parameter 'x' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/./hw/qrf.hpp:87:76)
WARNING: [HLS 207-5292] unused parameter 'extra_pass' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/./hw/qrf.hpp:309:21)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 32.302 seconds; current allocated memory: 282.332 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 17,582 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,741 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,695 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,912 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,756 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,773 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,734 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,740 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,811 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,821 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,799 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,597 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,533 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,502 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,492 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,458 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> xf::solver::x_sqrt<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>(ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>)' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88:12)
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> xf::solver::x_sqrt<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>)' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_787_2' is marked as complete unroll implied by the pipeline pragma (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:787:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_775_1' is marked as complete unroll implied by the pipeline pragma (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:775:20)
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:477:9)
INFO: [HLS 214-291] Loop 'sum_loop' is marked as complete unroll implied by the pipeline pragma (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:493:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_787_2' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:787:20) in function 'xf::solver::cholesky<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > > >' completely with a factor of 3 (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:764:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_787_2' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:787:20) in function 'xf::solver::cholesky<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > > >' has been removed because the loop is unrolled completely (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:764:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_775_1' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:775:20) in function 'xf::solver::cholesky<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > > >' completely with a factor of 3 (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:764:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_775_1' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:775:20) in function 'xf::solver::cholesky<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > > >' has been removed because the loop is unrolled completely (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:764:0)
WARNING: [HLS 214-366] Duplicating function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:353:10)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.32)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=(ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:75:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::imag(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&) (.374.381)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:343:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.32)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.421.431)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.421.431)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.418)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.367.630.640)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.367.630.640)' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::imag(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&) (.374.381)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.694)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:343:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.694)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:351:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.367.390)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.367.390)' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.364)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::real(ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator-()' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:258:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag()' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator-()' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:258:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag(ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator-()' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:258:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag()' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*=(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:96:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*=(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:96:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.32)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag()' into 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag()' into 'void xf::solver::cholesky_prod_sum_mult<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:288:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::real(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'void xf::solver::cholesky_prod_sum_mult<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:288:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'void xf::solver::cholesky_prod_sum_mult<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:288:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag()' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.491.511.517)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.491.511.517)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.491.511.517)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.262.271)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.259.268)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:343:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.259.268)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:351:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag() (.180)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*=(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:96:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*=(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:96:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.32)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.253.463.481)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.253.463.481)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.253.280)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.253.280)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.250.277)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:75:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.32)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.421.684.692)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.421.684.692)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator-=(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator-(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:244:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag()' into 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'int xf::solver::cholesky_sqrt_op<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:225:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::real(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'int xf::solver::cholesky_sqrt_op<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:225:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::real() const' into 'ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> hls::x_real<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:363:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=(ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.418)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.364)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator-()' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator+=(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.308)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.250.277)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator-(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> hls::x_real<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'void xf::solver::cholesky_rsqrt<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0, 33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:439:0)
INFO: [HLS 214-178] Inlining function 'int xf::solver::choleskyTop<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' into 'int xf::solver::cholesky<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > > >(hls::stream<hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, 0>&, hls::stream<hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, 0>&)' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:764:0)
INFO: [HLS 214-178] Inlining function 'int xf::solver::cholesky<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > > >(hls::stream<hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, 0>&, hls::stream<hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, 0>&)' into 'kernel_cholesky_0' (../kernel/kernel_cholesky_0.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to 'A.re.i': Cyclic partitioning with factor 2 on dimension 2. (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:765:15)
INFO: [HLS 214-248] Applying array_partition to 'A.im.i': Cyclic partitioning with factor 2 on dimension 2. (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:765:15)
INFO: [HLS 214-248] Applying array_partition to 'L.re.i': Cyclic partitioning with factor 2 on dimension 2. (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:768:13)
INFO: [HLS 214-248] Applying array_partition to 'L.im.i': Cyclic partitioning with factor 2 on dimension 2. (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:768:13)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'matrixLStrm' with compact=bit mode in 32-bits (../kernel/kernel_cholesky_0.cpp:24:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'matrixAStrm' with compact=bit mode in 32-bits (../kernel/kernel_cholesky_0.cpp:24:0)
INFO: [HLS 214-364] Automatically inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*=(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' to improve effectiveness of pipeline pragma in function 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121:9)
INFO: [HLS 214-364] Automatically inlining function 'void xf::solver::cholesky_prod_sum_mult<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' to improve effectiveness of pipeline pragma in function 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512:13)
INFO: [HLS 214-364] Automatically inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' to improve effectiveness of pipeline pragma in function 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:519:21)
INFO: [HLS 214-364] Automatically inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*=(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' to improve effectiveness of pipeline pragma in function 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121:9)
INFO: [HLS 214-364] Automatically inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' to improve effectiveness of pipeline pragma in function 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:528:27)
INFO: [HLS 214-364] Automatically inlining function 'int xf::solver::cholesky_sqrt_op<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' to improve effectiveness of pipeline pragma in function 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:536:13)
INFO: [HLS 214-364] Automatically inlining function 'ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> xf::solver::x_sqrt<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>)' to improve effectiveness of pipeline pragma in function 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:272:16)
INFO: [HLS 214-364] Automatically inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' to improve effectiveness of pipeline pragma in function 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:553:23)
INFO: [HLS 214-364] Automatically inlining function 'ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> xf::solver::x_sqrt<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>(ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>)' to improve effectiveness of pipeline pragma in function 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:237:19)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'col_loop'. (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:477:9)
WARNING: [HLS 214-187] Cannot unroll loop 'col_loop' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:477:9) in function 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >' as it has a variable trip count (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:477:9)
WARNING: [HLS 214-187] Cannot unroll loop 'sum_loop' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:493:13) in function 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >' as it has a variable trip count (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:493:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.302 seconds; current allocated memory: 287.703 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 287.703 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 296.355 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 301.496 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:452:35) to (D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:84:11) in function 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >'... converting 67 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 326.703 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 352.227 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cholesky_0' ...
WARNING: [SYN 201-103] Legalizing function name 'choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>' to 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cholesky_0_Pipeline_read_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_loop'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_cholesky_0_Pipeline_read_loop' (loop 'read_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('matrixAStrm_read_1', C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:777->../kernel/kernel_cholesky_0.cpp:26) on port 'matrixAStrm' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:777->../kernel/kernel_cholesky_0.cpp:26) and fifo read operation ('matrixAStrm_read', C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:777->../kernel/kernel_cholesky_0.cpp:26) on port 'matrixAStrm' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:777->../kernel/kernel_cholesky_0.cpp:26).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_cholesky_0_Pipeline_read_loop' (loop 'read_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('matrixAStrm_read_2', C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:777->../kernel/kernel_cholesky_0.cpp:26) on port 'matrixAStrm' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:777->../kernel/kernel_cholesky_0.cpp:26) and fifo read operation ('matrixAStrm_read', C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:777->../kernel/kernel_cholesky_0.cpp:26) on port 'matrixAStrm' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:777->../kernel/kernel_cholesky_0.cpp:26).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'read_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 356.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 357.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'row_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.748 seconds; current allocated memory: 368.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'L_internal_re' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'L_internal_im' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'diag_internal' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.612 seconds; current allocated memory: 368.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cholesky_0_Pipeline_write_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_loop'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_cholesky_0_Pipeline_write_loop' (loop 'write_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('matrixLStrm_write_ln789', C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:789->../kernel/kernel_cholesky_0.cpp:26) on port 'matrixLStrm' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:789->../kernel/kernel_cholesky_0.cpp:26) and fifo write operation ('matrixLStrm_write_ln789', C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:789->../kernel/kernel_cholesky_0.cpp:26) on port 'matrixLStrm' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:789->../kernel/kernel_cholesky_0.cpp:26).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_cholesky_0_Pipeline_write_loop' (loop 'write_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('matrixLStrm_write_ln789', C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:789->../kernel/kernel_cholesky_0.cpp:26) on port 'matrixLStrm' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:789->../kernel/kernel_cholesky_0.cpp:26) and fifo write operation ('matrixLStrm_write_ln789', C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:789->../kernel/kernel_cholesky_0.cpp:26) on port 'matrixLStrm' (C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:789->../kernel/kernel_cholesky_0.cpp:26).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'write_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 370.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 370.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cholesky_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 370.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 370.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cholesky_0_Pipeline_read_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_cholesky_0_Pipeline_read_loop' pipeline 'read_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cholesky_0_Pipeline_read_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 372.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_L_internal_re_RAM_2P_LUTRAM_1R1W' to 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_L_internal_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_L_internal_im_RAM_2P_LUTRAM_1R1W' to 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_L_internal_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_diag_internal_RAM_2P_LUTRAM_1R1W' to 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_diag_interndEe' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_54ns_32s_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_17_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_34_34_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_2s_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_61_5_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_34s_33s_67_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_34ns_19s_34_38_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_34_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_L_internal_bkb' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_diag_interndEe' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 383.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cholesky_0_Pipeline_write_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_cholesky_0_Pipeline_write_loop' pipeline 'write_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cholesky_0_Pipeline_write_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.352 seconds; current allocated memory: 406.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cholesky_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cholesky_0/matrixAStrm' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cholesky_0/matrixLStrm' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cholesky_0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cholesky_0'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cholesky_0_A_re_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cholesky_0_L_re_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 406.094 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.522 seconds; current allocated memory: 407.934 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.166 seconds; current allocated memory: 416.637 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cholesky_0.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cholesky_0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 185.61 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:52; Allocated memory: 145.078 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "D:/AMD_2024_2/Vitis/2024.2/vcxx/libexec/clang++"
   Compiling apatb_kernel_cholesky_0.cpp
   Compiling apatb_kernel_cholesky_0_util.cpp
   Compiling test_cholesky.cpp_pre.cpp.tb.cpp
   Compiling kernel_cholesky_0.cpp_pre.cpp.tb.cpp
   Compiling apatb_kernel_cholesky_0_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Running 1 fixed point tests per matrix type on 3 x 3 matrices with LowerTriangular set to 0
RESULTS_TABLE,Test,IMAT,L Matching,DUT Ratio,LAPACK Ratio,Relative Ratio Difference
RESULTS_TABLE,0,1,1,0.333333,0.333333,0
RESULTS_TABLE,0,2,0,0.573352,0.382765,19.0587
RESULTS_TABLE,0,3,0,0.479545,0.354167,12.5378
RESULTS_TABLE,0,4,0,0.46152,0.491726,-3.0206
RESULTS_TABLE,0,5,0,0.723448,0.496184,22.7264
RESULTS_TABLE,0,6,0,0.276159,0.192952,8.32068
RESULTS_TABLE,0,7,0,0.258333,0.258333,0
RESULTS_TABLE,0,9,1,0.441006,0.441006,0
SUMMARY_TABLE,imat,Min Ratio, Max Ratio,Min Diff (Smaller),Max Diff (Larger),Same,Better,Worse
SUMMARY_TABLE,1,0.333333,0.333333,0,0,1,0,0
SUMMARY_TABLE,2,0.573352,0.573352,0,19.0587,0,0,1
SUMMARY_TABLE,3,0.479545,0.479545,0,12.5378,0,0,1
SUMMARY_TABLE,4,0.46152,0.46152,-3.0206,0,0,1,0
SUMMARY_TABLE,5,0.723448,0.723448,0,22.7264,0,0,1
SUMMARY_TABLE,6,0.276159,0.276159,0,8.32068,0,0,1
SUMMARY_TABLE,7,0.258333,0.258333,0,0,1,0,0
SUMMARY_TABLE,8,30,0,0,0,0,0,0
SUMMARY_TABLE,9,0.441006,0.441006,0,0,1,0,0
SUMMARY_TABLE,all,0.258333,0.723448,-3.0206,22.7264,3,1,4
TB:Pass

INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 9
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: D:/AMD_2024_2/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Nov  1 10:59:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/.autopilot/db/ip_tmp'
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 501.129 ; gain = 166.863
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/AMD_2024_2/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Sat Nov  1 10:59:40 2025...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\15solv\L1\tests\cholesky\complex_fixed_arch0\cholesky_test.prj\sol1\sim\verilog>set PATH= 

C:\15solv\L1\tests\cholesky\complex_fixed_arch0\cholesky_test.prj\sol1\sim\verilog>call D:/AMD_2024_2/Vivado/2024.2/bin/xelab xil_defaultlib.apatb_kernel_cholesky_0_top glbl -Oenable_linking_all_libraries  -prj kernel_cholesky_0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib "ieee_proposed=./ieee_proposed" -s kernel_cholesky_0  
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/AMD_2024_2/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_kernel_cholesky_0_top glbl -Oenable_linking_all_libraries -prj kernel_cholesky_0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s kernel_cholesky_0 
Multi-threading is on. Using 16 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/ip/xil_defaultlib/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/AESL_autofifo_matrixAStrm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_matrixAStrm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/AESL_autofifo_matrixLStrm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_matrixLStrm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kernel_cholesky_0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_A_re_RAM_2P_LUTRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_A_re_RAM_2P_LUTRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_diag_interndEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_diag_interndEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_L_internal_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_L_internal_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_ctlz_17_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_ctlz_17_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_ctlz_34_34_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_ctlz_34_34_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_kernel_cholesky_0_Pipeline_read_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_kernel_cholesky_0_Pipeline_read_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_kernel_cholesky_0_Pipeline_write_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_kernel_cholesky_0_Pipeline_write_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_L_re_RAM_2P_LUTRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_L_re_RAM_2P_LUTRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_mul_16s_16s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_mul_16s_16s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_mul_2s_2s_2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_mul_2s_2s_2_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_mul_31s_31s_61_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_mul_31s_31s_61_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_mul_34s_33s_67_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_mul_34s_33s_67_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sdiv_34ns_19s_34_38_1_divider
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sdiv_34ns_19s_34_38_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_sparsemux_7_2_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sparsemux_7_2_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_sparsemux_7_2_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sparsemux_7_2_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_sparsemux_7_2_34_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sparsemux_7_2_34_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_exp_table...
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_pkg
Compiling package floating_point_v7_1_19.flt_utils
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.kernel_cholesky_0_A_re_RAM_2P_LU...
Compiling module xil_defaultlib.kernel_cholesky_0_L_re_RAM_2P_LU...
Compiling module xil_defaultlib.kernel_cholesky_0_flow_control_l...
Compiling module xil_defaultlib.kernel_cholesky_0_kernel_cholesk...
Compiling module xil_defaultlib.kernel_cholesky_0_choleskyAlt_fa...
Compiling module xil_defaultlib.kernel_cholesky_0_choleskyAlt_fa...
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=55)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=53)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=51)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=9,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=45)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=9,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=43)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=41)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=39)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=37)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=35)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=33)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=31)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=18)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=20)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=30,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=31,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=32,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=33,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=30)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=34,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=35,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=32)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=35,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=36,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=36,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=37,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=38,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=38,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=39,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=36)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=39,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=40,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=40,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=41,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=38)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=41,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=42,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=42,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=43,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=40)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=43,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=44,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=44,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=45,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=42)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=45,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=46,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=47,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=44)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=47,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=48,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=49,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=49,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=50,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=50,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=51,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=51,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=52,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=52,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=53,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=50)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=55,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=55,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=56,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=57,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=54)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=58,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11,length=54,fast_i...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_19.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=54,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=54,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_19.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture virtex of entity floating_point_v7_1_19.flt_sqrt [\flt_sqrt(c_xdevicefamily="zynq"...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.kernel_cholesky_0_dsqrt_64ns_64n...
Compiling module xil_defaultlib.kernel_cholesky_0_dsqrt_64ns_64n...
Compiling module xil_defaultlib.kernel_cholesky_0_mul_31s_31s_61...
Compiling module xil_defaultlib.kernel_cholesky_0_mul_34s_33s_67...
Compiling module xil_defaultlib.kernel_cholesky_0_mul_2s_2s_2_1_...
Compiling module xil_defaultlib.kernel_cholesky_0_mul_16s_16s_32...
Compiling module xil_defaultlib.kernel_cholesky_0_ctlz_34_34_1_1...
Compiling module xil_defaultlib.kernel_cholesky_0_ctlz_17_17_1_1...
Compiling module xil_defaultlib.kernel_cholesky_0_bitselect_1ns_...
Compiling module xil_defaultlib.kernel_cholesky_0_sparsemux_7_2_...
Compiling module xil_defaultlib.kernel_cholesky_0_sparsemux_7_2_...
Compiling module xil_defaultlib.kernel_cholesky_0_sparsemux_7_2_...
Compiling module xil_defaultlib.kernel_cholesky_0_sdiv_34ns_19s_...
Compiling module xil_defaultlib.kernel_cholesky_0_sdiv_34ns_19s_...
Compiling module xil_defaultlib.kernel_cholesky_0_choleskyAlt_fa...
Compiling module xil_defaultlib.kernel_cholesky_0_kernel_cholesk...
Compiling module xil_defaultlib.kernel_cholesky_0
Compiling module xil_defaultlib.AESL_autofifo_matrixAStrm
Compiling module xil_defaultlib.AESL_autofifo_matrixLStrm
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=143)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kernel_cholesky_0_top
Compiling module work.glbl
Built simulation snapshot kernel_cholesky_0

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Nov  1 11:00:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/kernel_cholesky_0/xsim_script.tcl
# xsim {kernel_cholesky_0} -autoloadwcfg -tclbatch {kernel_cholesky_0.tcl}
Time resolution is 1 ps
source kernel_cholesky_0.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 8 [0.00%] @ "117000"
// RTL Simulation : 1 / 8 [100.00%] @ "2733000"
// RTL Simulation : 2 / 8 [100.00%] @ "5343000"
// RTL Simulation : 3 / 8 [100.00%] @ "7953000"
// RTL Simulation : 4 / 8 [100.00%] @ "10563000"
// RTL Simulation : 5 / 8 [100.00%] @ "13173000"
// RTL Simulation : 6 / 8 [100.00%] @ "15783000"
// RTL Simulation : 7 / 8 [100.00%] @ "18393000"
// RTL Simulation : 8 / 8 [100.00%] @ "21003000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 21039 ns : File "C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0.autotb.v" Line 311
## quit
INFO: [Common 17-206] Exiting xsim at Sat Nov  1 11:00:05 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Running 1 fixed point tests per matrix type on 3 x 3 matrices with LowerTriangular set to 0
RESULTS_TABLE,Test,IMAT,L Matching,DUT Ratio,LAPACK Ratio,Relative Ratio Difference
RESULTS_TABLE,0,1,1,0.333333,0.333333,0
RESULTS_TABLE,0,2,0,0.573352,0.382765,19.0587
RESULTS_TABLE,0,3,0,0.479545,0.354167,12.5378
RESULTS_TABLE,0,4,0,0.46152,0.491726,-3.0206
RESULTS_TABLE,0,5,0,0.723448,0.496184,22.7264
RESULTS_TABLE,0,6,0,0.276159,0.192952,8.32068
RESULTS_TABLE,0,7,0,0.258333,0.258333,0
RESULTS_TABLE,0,9,1,0.441006,0.441006,0
SUMMARY_TABLE,imat,Min Ratio, Max Ratio,Min Diff (Smaller),Max Diff (Larger),Same,Better,Worse
SUMMARY_TABLE,1,0.333333,0.333333,0,0,1,0,0
SUMMARY_TABLE,2,0.573352,0.573352,0,19.0587,0,0,1
SUMMARY_TABLE,3,0.479545,0.479545,0,12.5378,0,0,1
SUMMARY_TABLE,4,0.46152,0.46152,-3.0206,0,0,1,0
SUMMARY_TABLE,5,0.723448,0.723448,0,22.7264,0,0,1
SUMMARY_TABLE,6,0.276159,0.276159,0,8.32068,0,0,1
SUMMARY_TABLE,7,0.258333,0.258333,0,0,1,0,0
SUMMARY_TABLE,8,30,0,0,0,0,0,0
SUMMARY_TABLE,9,0.441006,0.441006,0,0,1,0,0
SUMMARY_TABLE,all,0.258333,0.723448,-3.0206,22.7264,3,1,4
TB:Pass

INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 9
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:22; Allocated memory: 12.621 MB.
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: D:/AMD_2024_2/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Nov  1 11:00:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sol1_data.json outdir=C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip srcdir=C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/misc
INFO: Copied 21 verilog file(s) to C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/hdl/verilog
INFO: Copied 21 vhdl file(s) to C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/hdl/vhdl
Generating 1 subcores in C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/hdl/ip.tmp:
impl/misc/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/hdl/ip.tmp'
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 502.324 ; gain = 165.977
INFO: Using COE_DIR=C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/hdl/verilog
INFO: Generating kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip via file impl/misc/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/AMD_2024_2/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip'...
INFO: Done generating kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip via file impl/misc/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
INFO: Import ports from HDL: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/hdl/vhdl/kernel_cholesky_0.vhd (kernel_cholesky_0)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface ap_return
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/AMD_2024_2/Vivado/2024.2/data/ip'.
INFO: Add ap_fifo interface matrixAStrm
INFO: Add ap_fifo interface matrixLStrm
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/component.xml
INFO: Created IP archive C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/xilinx_com_hls_kernel_cholesky_0_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Nov  1 11:00:26 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

C:\15solv\L1\tests\cholesky\complex_fixed_arch0\cholesky_test.prj\sol1\impl\verilog>D:/AMD_2024_2/Vivado/2024.2/bin/vivado  -mode batch -source run_vivadosyn.tcl   || exit $? 
WARNING: D:/AMD_2024_2/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Nov  1 11:00:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module kernel_cholesky_0
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg484
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "6.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:kernel_cholesky_0:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project cholesky_test.prj
# dict set report_options hls_solution sol1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "kernel_cholesky_0"
# dict set report_options funcmodules {kernel_cholesky_0_kernel_cholesky_0_Pipeline_read_loop kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s kernel_cholesky_0_kernel_cholesky_0_Pipeline_write_loop}
# dict set report_options bindmodules {kernel_cholesky_0_flow_control_loop_pipe_sequential_init kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1 kernel_cholesky_0_mul_31s_31s_61_5_1 kernel_cholesky_0_mul_34s_33s_67_3_1 kernel_cholesky_0_mul_2s_2s_2_1_1 kernel_cholesky_0_mul_16s_16s_32_2_1 kernel_cholesky_0_ctlz_34_34_1_1 kernel_cholesky_0_ctlz_17_17_1_1 kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1 kernel_cholesky_0_sparsemux_7_2_34_1_1 kernel_cholesky_0_sparsemux_7_2_1_1_1 kernel_cholesky_0_sparsemux_7_2_17_1_1 kernel_cholesky_0_sdiv_34ns_19s_34_38_1 kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_L_internal_bkb kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_diag_interndEe kernel_cholesky_0_A_re_RAM_2P_LUTRAM_1R1W kernel_cholesky_0_L_re_RAM_2P_LUTRAM_1R1W}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog'
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 503.207 ; gain = 167.473
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/AMD_2024_2/Vivado/2024.2/data/ip'.
# create_bd_design bd_0
Wrote  : <C:\15solv\L1\tests\cholesky\complex_fixed_arch0\cholesky_test.prj\sol1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Wrote  : <C:\15solv\L1\tests\cholesky\complex_fixed_arch0\cholesky_test.prj\sol1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
Verilog Output written to : C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-11-01 11:00:49 +0800
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Nov  1 11:00:50 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Nov  1 11:00:50 2025] Launched synth_1...
Run output will be captured here: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/synth_1/runme.log
[Sat Nov  1 11:00:50 2025] Waiting for synth_1 to finish...

WARNING: D:/AMD_2024_2/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


WARNING: D:/AMD_2024_2/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Nov  1 11:03:26 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 501.422 ; gain = 166.129
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/AMD_2024_2/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24564
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1214.648 ; gain = 472.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-12956-Foxywort/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-12956-Foxywort/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1324.961 ; gain = 582.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1324.961 ; gain = 582.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1324.961 ; gain = 582.906
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1324.961 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/kernel_cholesky_0.xdc]
Finished Parsing XDC File [C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/kernel_cholesky_0.xdc]
Parsing XDC File [C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1324.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1324.961 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1324.961 ; gain = 582.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1324.961 ; gain = 582.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1324.961 ; gain = 582.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1324.961 ; gain = 582.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1324.961 ; gain = 582.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1490.422 ; gain = 748.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1490.422 ; gain = 748.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1499.977 ; gain = 757.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1716.477 ; gain = 974.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1716.477 ; gain = 974.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1716.477 ; gain = 974.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1716.477 ; gain = 974.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1716.477 ; gain = 974.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1716.477 ; gain = 974.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1716.477 ; gain = 974.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1716.477 ; gain = 974.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1716.477 ; gain = 974.422
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1716.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f5fbff7e
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1716.477 ; gain = 1208.078
INFO: [Common 17-1381] The checkpoint 'C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  1 11:04:13 2025...
[Sat Nov  1 11:04:16 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:03:27 . Memory (MB): peak = 555.000 ; gain = 0.000
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-11-01 11:04:16 +0800
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 826.211 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/kernel_cholesky_0.xdc]
Finished Parsing XDC File [C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/kernel_cholesky_0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 983.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 24 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 983.312 ; gain = 428.312
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-11-01 11:04:23 +0800
INFO: HLS-REPORT: Running report: report_utilization -file ./report/kernel_cholesky_0_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/kernel_cholesky_0_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/kernel_cholesky_0_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1562.547 ; gain = 579.234
INFO: HLS-REPORT: Running report: report_power -file ./report/kernel_cholesky_0_power_synth.rpt -xpe ./kernel_cholesky_0_power.xpe
Command: report_power -file ./report/kernel_cholesky_0_power_synth.rpt -xpe ./kernel_cholesky_0_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/kernel_cholesky_0_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/kernel_cholesky_0_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/kernel_cholesky_0_failfast_synth.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 2 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg484-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 12.60% | OK     |
#  | FD                                                        | 50%       | 8.05%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 1.93%  | OK     |
#  | MUXF7                                                     | 15%       | 0.15%  | OK     |
#  | DSP                                                       | 80%       | 11.82% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 11.82% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 85     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.10   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/report/kernel_cholesky_0_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 7 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-11-01 11:04:39 +0800
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-11-01 11:04:39 +0800
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-11-01 11:04:39 +0800
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-11-01 11:04:39 +0800
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-11-01 11:04:39 +0800
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-11-01 11:04:39 +0800
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-11-01 11:04:39 +0800
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 6702 8567 26 0 0 111 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 6702 AVAIL_FF 106400 FF 8567 AVAIL_DSP 220 DSP 26 AVAIL_BRAM 280 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 111 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/report/verilog/kernel_cholesky_0_export.rpt


Implementation tool: Xilinx Vivado v.2024.2
Project:             cholesky_test.prj
Solution:            sol1
Device target:       xc7z020-clg484-1
Report date:         Sat Nov 01 11:04:41 +0800 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           6702
FF:            8567
DSP:             26
BRAM:             0
URAM:             0
LATCH:            0
SRL:            111
CLB:              0

#=== Final timing ===
CP required:                     6.000
CP achieved post-synthesis:      6.334
Timing not met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-11-01 11:04:41 +0800
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-11-01 11:04:41 +0800
INFO: [Common 17-206] Exiting Vivado at Sat Nov  1 11:04:41 2025...
INFO: [HLS 200-802] Generated output file cholesky_test.prj/sol1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:04:35; Allocated memory: 2.133 MB.
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: D:/AMD_2024_2/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Nov  1 11:04:45 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sol1_data.json outdir=C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip srcdir=C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/misc
INFO: Copied 23 verilog file(s) to C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/hdl/verilog
INFO: Copied 21 vhdl file(s) to C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/hdl/vhdl
Generating 1 subcores in C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/hdl/ip.tmp:
impl/misc/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/hdl/ip.tmp'
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 501.953 ; gain = 166.723
INFO: Using COE_DIR=C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/hdl/verilog
INFO: Generating kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip via file impl/misc/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/AMD_2024_2/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip'...
INFO: Done generating kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip via file impl/misc/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
INFO: Import ports from HDL: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/hdl/vhdl/kernel_cholesky_0.vhd (kernel_cholesky_0)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface ap_return
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/AMD_2024_2/Vivado/2024.2/data/ip'.
INFO: Add ap_fifo interface matrixAStrm
INFO: Add ap_fifo interface matrixLStrm
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/component.xml
INFO: Created IP archive C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/xilinx_com_hls_kernel_cholesky_0_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Nov  1 11:04:59 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

C:\15solv\L1\tests\cholesky\complex_fixed_arch0\cholesky_test.prj\sol1\impl\verilog>D:/AMD_2024_2/Vivado/2024.2/bin/vivado  -mode batch -source run_vivado.tcl   || exit $? 
WARNING: D:/AMD_2024_2/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Nov  1 11:05:02 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module kernel_cholesky_0
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg484
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "6.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:kernel_cholesky_0:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project cholesky_test.prj
# dict set report_options hls_solution sol1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "kernel_cholesky_0"
# dict set report_options funcmodules {kernel_cholesky_0_kernel_cholesky_0_Pipeline_read_loop kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s kernel_cholesky_0_kernel_cholesky_0_Pipeline_write_loop}
# dict set report_options bindmodules {kernel_cholesky_0_flow_control_loop_pipe_sequential_init kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1 kernel_cholesky_0_mul_31s_31s_61_5_1 kernel_cholesky_0_mul_34s_33s_67_3_1 kernel_cholesky_0_mul_2s_2s_2_1_1 kernel_cholesky_0_mul_16s_16s_32_2_1 kernel_cholesky_0_ctlz_34_34_1_1 kernel_cholesky_0_ctlz_17_17_1_1 kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1 kernel_cholesky_0_sparsemux_7_2_34_1_1 kernel_cholesky_0_sparsemux_7_2_1_1_1 kernel_cholesky_0_sparsemux_7_2_17_1_1 kernel_cholesky_0_sdiv_34ns_19s_34_38_1 kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_L_internal_bkb kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_diag_interndEe kernel_cholesky_0_A_re_RAM_2P_LUTRAM_1R1W kernel_cholesky_0_L_re_RAM_2P_LUTRAM_1R1W}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog'
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 500.746 ; gain = 166.680
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/AMD_2024_2/Vivado/2024.2/data/ip'.
# create_bd_design bd_0
Wrote  : <C:\15solv\L1\tests\cholesky\complex_fixed_arch0\cholesky_test.prj\sol1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Wrote  : <C:\15solv\L1\tests\cholesky\complex_fixed_arch0\cholesky_test.prj\sol1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
Verilog Output written to : C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-11-01 11:05:19 +0800
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Nov  1 11:05:19 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Nov  1 11:05:19 2025] Launched synth_1...
Run output will be captured here: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/synth_1/runme.log
[Sat Nov  1 11:05:19 2025] Waiting for synth_1 to finish...

WARNING: D:/AMD_2024_2/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


WARNING: D:/AMD_2024_2/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Nov  1 11:07:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 501.961 ; gain = 166.305
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/AMD_2024_2/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17416
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1214.758 ; gain = 473.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-14716-Foxywort/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-14716-Foxywort/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1324.797 ; gain = 583.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1324.797 ; gain = 583.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1324.797 ; gain = 583.121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1324.797 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/kernel_cholesky_0.xdc]
Finished Parsing XDC File [C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/kernel_cholesky_0.xdc]
Parsing XDC File [C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1324.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1324.797 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1324.797 ; gain = 583.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1324.797 ; gain = 583.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1324.797 ; gain = 583.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1324.797 ; gain = 583.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1328.582 ; gain = 586.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1490.156 ; gain = 748.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1490.156 ; gain = 748.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1499.738 ; gain = 758.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1716.551 ; gain = 974.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1716.551 ; gain = 974.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1716.551 ; gain = 974.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1716.551 ; gain = 974.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1716.551 ; gain = 974.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1716.551 ; gain = 974.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1716.551 ; gain = 974.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1716.551 ; gain = 974.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1716.551 ; gain = 974.875
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1729.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f5fbff7e
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1729.355 ; gain = 1220.184
INFO: [Common 17-1381] The checkpoint 'C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  1 11:08:28 2025...
[Sat Nov  1 11:08:33 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:03:13 . Memory (MB): peak = 554.891 ; gain = 0.000
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-11-01 11:08:33 +0800
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 826.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/kernel_cholesky_0.xdc]
Finished Parsing XDC File [C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/kernel_cholesky_0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 982.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 24 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 982.660 ; gain = 427.770
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-11-01 11:08:40 +0800
INFO: HLS-REPORT: Running report: report_utilization -file ./report/kernel_cholesky_0_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/kernel_cholesky_0_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/kernel_cholesky_0_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.383 ; gain = 579.723
INFO: HLS-REPORT: Running report: report_power -file ./report/kernel_cholesky_0_power_synth.rpt -xpe ./kernel_cholesky_0_power.xpe
Command: report_power -file ./report/kernel_cholesky_0_power_synth.rpt -xpe ./kernel_cholesky_0_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/kernel_cholesky_0_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/kernel_cholesky_0_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/kernel_cholesky_0_failfast_synth.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 2 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg484-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 12.60% | OK     |
#  | FD                                                        | 50%       | 8.05%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 1.93%  | OK     |
#  | MUXF7                                                     | 15%       | 0.15%  | OK     |
#  | DSP                                                       | 80%       | 11.82% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 11.82% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 85     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.10   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/report/kernel_cholesky_0_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 7 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-11-01 11:08:57 +0800
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-11-01 11:08:57 +0800
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-11-01 11:08:57 +0800
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-11-01 11:08:57 +0800
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-11-01 11:08:57 +0800
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-11-01 11:08:57 +0800
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-11-01 11:08:57 +0800
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 6702 8567 26 0 0 111 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 6702 AVAIL_FF 106400 FF 8567 AVAIL_DSP 220 DSP 26 AVAIL_BRAM 280 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 111 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/report/verilog/kernel_cholesky_0_export.rpt


Implementation tool: Xilinx Vivado v.2024.2
Project:             cholesky_test.prj
Solution:            sol1
Device target:       xc7z020-clg484-1
Report date:         Sat Nov 01 11:08:58 +0800 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           6702
FF:            8567
DSP:             26
BRAM:             0
URAM:             0
LATCH:            0
SRL:            111
CLB:              0

#=== Final timing ===
CP required:                     6.000
CP achieved post-synthesis:      6.334
Timing not met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-11-01 11:08:58 +0800
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1820.434 ; gain = 0.000
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Sat Nov  1 11:08:59 2025] Launched impl_1...
Run output will be captured here: C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/impl_1/runme.log
[Sat Nov  1 11:08:59 2025] Waiting for impl_1 to finish...

WARNING: D:/AMD_2024_2/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


WARNING: D:/AMD_2024_2/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Nov  1 11:09:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 760.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 890.414 ; gain = 5.574
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1501.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 24 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1501.922 ; gain = 1167.387
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/AMD_2024_2/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.755 . Memory (MB): peak = 1541.762 ; gain = 33.848

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1799abec1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1541.762 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1799abec1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1799abec1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1918.406 ; gain = 0.000
Phase 1 Initialization | Checksum: 1799abec1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1799abec1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1799abec1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.295 . Memory (MB): peak = 1918.406 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1799abec1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.296 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: aacd3a64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.509 . Memory (MB): peak = 1918.406 ; gain = 0.000
Retarget | Checksum: aacd3a64
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 5 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 4 Constant propagation | Checksum: 120f3e288

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.653 . Memory (MB): peak = 1918.406 ; gain = 0.000
Constant propagation | Checksum: 120f3e288
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 117 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1918.406 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1918.406 ; gain = 0.000
Phase 5 Sweep | Checksum: b2834b97

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.956 . Memory (MB): peak = 1918.406 ; gain = 0.000
Sweep | Checksum: b2834b97
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 130 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: b2834b97

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1918.406 ; gain = 0.000
BUFG optimization | Checksum: b2834b97
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: b2834b97

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1918.406 ; gain = 0.000
Shift Register Optimization | Checksum: b2834b97
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: b2834b97

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1918.406 ; gain = 0.000
Post Processing Netlist | Checksum: b2834b97
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 13abc3c11

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1918.406 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 13abc3c11

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1918.406 ; gain = 0.000
Phase 9 Finalization | Checksum: 13abc3c11

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1918.406 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               5  |                                              0  |
|  Constant propagation         |               4  |             117  |                                              0  |
|  Sweep                        |               0  |             130  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13abc3c11

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1918.406 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13abc3c11

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1918.406 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13abc3c11

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1918.406 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1918.406 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13abc3c11

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1918.406 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1918.406 ; gain = 412.551
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1918.406 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1918.406 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 106301c6a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1918.406 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7eacf6d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.537 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12498ecae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12498ecae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1918.406 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 12498ecae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 146753f91

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e0a393ce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1337e98e2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 14cdb1cfa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1614668cc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 113 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 43 nets or LUTs. Breaked 0 LUT, combined 43 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1918.406 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             43  |                    43  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             43  |                    43  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 18f8420ac

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1918.406 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 125be45e2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1918.406 ; gain = 0.000
Phase 2 Global Placement | Checksum: 125be45e2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c684c4ab

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ba33584c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 129bfc315

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1019a46d6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: eba8ed33

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: c1fa19ba

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12e5a95b2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: e50fac32

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: a1ef42af

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1918.406 ; gain = 0.000
Phase 3 Detail Placement | Checksum: a1ef42af

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1918.406 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13b3b4b2e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.164 | TNS=-0.516 |
Phase 1 Physical Synthesis Initialization | Checksum: 11e6f9e91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.501 . Memory (MB): peak = 1953.605 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 9ad7dc53

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.591 . Memory (MB): peak = 1953.605 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 13b3b4b2e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1953.605 ; gain = 35.199

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.024. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 180f184ca

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 1953.605 ; gain = 35.199

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 1953.605 ; gain = 35.199
Phase 4.1 Post Commit Optimization | Checksum: 180f184ca

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 1953.605 ; gain = 35.199

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 180f184ca

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 1953.605 ; gain = 35.199

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 180f184ca

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 1953.605 ; gain = 35.199
Phase 4.3 Placer Reporting | Checksum: 180f184ca

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 1953.605 ; gain = 35.199

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1953.605 ; gain = 0.000

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 1953.605 ; gain = 35.199
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24ab8e27d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 1953.605 ; gain = 35.199
Ending Placer Task | Checksum: 1d4097e7e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1953.605 ; gain = 35.199
77 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1953.605 ; gain = 35.199
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1953.605 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1953.605 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1966.953 ; gain = 11.336
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1970.980 ; gain = 6.426
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1970.980 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1970.980 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1970.980 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1970.980 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1970.980 ; gain = 15.359
INFO: [Common 17-1381] The checkpoint 'C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1970.980 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 1.88s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1970.980 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.024 | TNS=-0.027 |
Phase 1 Physical Synthesis Initialization | Checksum: 138fe8bfd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1972.762 ; gain = 1.781
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.024 | TNS=-0.027 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 138fe8bfd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1972.762 ; gain = 1.781

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.024 | TNS=-0.027 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_80/add_ln180_1_reg_6396[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_80/or_ln99_6_reg_6347. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_80/or_ln99_6_reg_6347. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.003 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.003 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1972.762 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 138fe8bfd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1972.762 ; gain = 1.781

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.003 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.003 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1972.762 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 138fe8bfd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1972.762 ; gain = 1.781
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1972.762 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.003 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.027  |          0.027  |            2  |              0  |                     1  |           0  |           2  |  00:00:00  |
|  Total          |          0.027  |          0.027  |            2  |              0  |                     1  |           0  |           3  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1972.762 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 9d0d586e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1972.762 ; gain = 1.781
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1994.887 ; gain = 8.883
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2001.355 ; gain = 15.352
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2001.355 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2001.355 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2001.355 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2001.355 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2001.355 ; gain = 15.352
INFO: [Common 17-1381] The checkpoint 'C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5fefeaca ConstDB: 0 ShapeSum: 13f8317a RouteDB: 15f972f0
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_empty_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_empty_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixLStrm_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixLStrm_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixAStrm_rd_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixAStrm_rd_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 7711a84 | NumContArr: 2739e47b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1b3fcf439

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2111.527 ; gain = 110.172

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1b3fcf439

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2111.527 ; gain = 110.172

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1b3fcf439

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2111.527 ; gain = 110.172
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1db2ed1d5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2120.566 ; gain = 119.211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.161  | TNS=0.000  | WHS=0.092  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13659
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13659
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a745a9f7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2198.930 ; gain = 197.574

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a745a9f7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2198.930 ; gain = 197.574

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1c0fb8a92

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2198.930 ; gain = 197.574
Phase 4 Initial Routing | Checksum: 1c0fb8a92

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2198.930 ; gain = 197.574

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1321
 Number of Nodes with overlaps = 434
 Number of Nodes with overlaps = 175
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.345 | TNS=-2.094 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 189c21ece

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 2240.137 ; gain = 238.781

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.364 | TNS=-2.342 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1bbdf2d3b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2240.137 ; gain = 238.781
Phase 5 Rip-up And Reroute | Checksum: 1bbdf2d3b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2240.137 ; gain = 238.781

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bbdf2d3b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2240.137 ; gain = 238.781
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.345 | TNS=-2.094 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 259b98121

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2240.137 ; gain = 238.781

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 259b98121

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2240.137 ; gain = 238.781
Phase 6 Delay and Skew Optimization | Checksum: 259b98121

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2240.137 ; gain = 238.781

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.345 | TNS=-2.094 | WHS=0.080  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1ca3aa51f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2240.137 ; gain = 238.781
Phase 7 Post Hold Fix | Checksum: 1ca3aa51f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2240.137 ; gain = 238.781

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.52578 %
  Global Horizontal Routing Utilization  = 2.70985 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1ca3aa51f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2240.137 ; gain = 238.781

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1ca3aa51f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2240.137 ; gain = 238.781

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1c6bec2aa

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2240.137 ; gain = 238.781

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1c6bec2aa

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2240.137 ; gain = 238.781

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.345 | TNS=-2.094 | WHS=0.080  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 1c6bec2aa

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2240.137 ; gain = 238.781
Total Elapsed time in route_design: 44.364 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1620fcb59

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2240.137 ; gain = 238.781
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1620fcb59

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 2240.137 ; gain = 238.781

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:45 . Memory (MB): peak = 2240.137 ; gain = 238.781
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2253.121 ; gain = 12.984
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
132 Infos, 49 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2272.102 ; gain = 31.965
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2290.227 ; gain = 11.887
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.967 . Memory (MB): peak = 2296.379 ; gain = 15.090
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2296.379 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 2296.379 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2296.379 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2296.379 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2296.379 ; gain = 18.039
INFO: [Common 17-1381] The checkpoint 'C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Nov  1 11:11:34 2025...
[Sat Nov  1 11:11:36 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:02:37 . Memory (MB): peak = 1820.434 ; gain = 0.000
TIMESTAMP: HLS-REPORT: implementation open_run: 2025-11-01 11:11:36 +0800
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1820.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1884.242 ; gain = 3.359
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2039.688 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2039.688 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.720 . Memory (MB): peak = 2039.688 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2039.688 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.236 . Memory (MB): peak = 2047.363 ; gain = 7.676
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2047.363 ; gain = 7.676
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2047.363 ; gain = 7.676
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2047.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 24 instances
  SRLC32E => SRL16E: 2 instances

TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2025-11-01 11:11:40 +0800
INFO: HLS-REPORT: Running report: report_utilization -file ./report/kernel_cholesky_0_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/kernel_cholesky_0_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/kernel_cholesky_0_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_power -file ./report/kernel_cholesky_0_power_routed.rpt -xpe ./kernel_cholesky_0_power.xpe
Command: report_power -file ./report/kernel_cholesky_0_power_routed.rpt -xpe ./kernel_cholesky_0_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: HLS-REPORT: Running report: report_route_status -file ./report/kernel_cholesky_0_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/kernel_cholesky_0_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/kernel_cholesky_0_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/kernel_cholesky_0_failfast_routed.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 1 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 2 seconds (0 modules)
 -I- non-FD high fanout nets completed in 2 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7z020clg484-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 12.30% | OK     |
#  | FD                                                        | 50%       | 7.90%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 1.48%  | OK     |
#  | MUXF7                                                     | 15%       | 0.15%  | OK     |
#  | DSP                                                       | 80%       | 11.82% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 11.82% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 85     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.10   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/report/kernel_cholesky_0_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 9 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2025-11-01 11:11:56 +0800
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2025-11-01 11:11:56 +0800
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2025-11-01 11:11:56 +0800
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2025-11-01 11:11:56 +0800
TIMESTAMP: HLS-REPORT: impl process timing paths: 2025-11-01 11:11:56 +0800
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2025-11-01 11:11:57 +0800
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2025-11-01 11:11:57 +0800
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 2402 6541 8402 26 0 0 98 0 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_SLICE 13300 SLICE 2402 AVAIL_LUT 53200 LUT 6541 AVAIL_FF 106400 FF 8402 AVAIL_DSP 220 DSP 26 AVAIL_BRAM 280 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 98 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated C:/15solv/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/report/verilog/kernel_cholesky_0_export.rpt


Implementation tool: Xilinx Vivado v.2024.2
Project:             cholesky_test.prj
Solution:            sol1
Device target:       xc7z020-clg484-1
Report date:         Sat Nov 01 11:11:57 +0800 2025

#=== Post-Implementation Resource usage ===
SLICE:         2402
LUT:           6541
FF:            8402
DSP:             26
BRAM:             0
URAM:             0
LATCH:            0
SRL:             98
CLB:              0

#=== Final timing ===
CP required:                     6.000
CP achieved post-synthesis:      6.334
CP achieved post-implementation: 6.343
Timing not met

TIMESTAMP: HLS-REPORT: implementation end: 2025-11-01 11:11:57 +0800
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=-0.342963, worst hold slack (WHS)=0.081104, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-0.342963) is less than 0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-11-01 11:11:57 +0800
INFO: [Common 17-206] Exiting Vivado at Sat Nov  1 11:11:57 2025...
INFO: [HLS 200-802] Generated output file cholesky_test.prj/sol1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:07:17; Allocated memory: 6.168 MB.
INFO: [HLS 200-112] Total CPU user time: 17 seconds. Total CPU system time: 8 seconds. Total elapsed time: 874.321 seconds; peak allocated memory: 437.578 MB.
