1553867883.402000
*582023907
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	EXECUTE_STAGE	EXECUTE_STAGE	0	119777770
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	REG	REG	0	3590068278
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	BEHAVIOR	REG	1	593468225
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	FUN_REG	FUN_REG	0	391546779
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	RV32I	RV32I	2	842427033
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	BEHAVIOR	FUN_REG	1	2522691321
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	ALU_CONTROL	ALU_CONTROL	0	432557453
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	RV32I	RV32I	2	842427033
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	ALU_OP	ALU_OP	2	1654553064
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	NUMERIC_STD	NUMERIC_STD	2	0
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	BEHAVIOR	ALU_CONTROL	1	3264055177
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	ALU	ALU	0	2178929787
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	NUMERIC_STD	NUMERIC_STD	2	0
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	ALU_OP	ALU_OP	2	1654553064
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	BEHAVIOR	ALU	1	2105109740
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	COMPARE	COMPARE	0	1689388550
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	NUMERIC_STD	NUMERIC_STD	2	0
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	BEHAVIOR	COMPARE	1	1988562119
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	EX_CONTROLLER	EX_CONTROLLER	0	2971666847
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	RV32I	RV32I	2	842427033
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	MUX2	MUX2	0	2104579194
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	NUMERIC_STD	NUMERIC_STD	2	0
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	BEHAVIOR	MUX2	1	3758899488
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	MUX4	MUX4	0	3432731716
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_1164	STD_LOGIC_1164	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	STD_LOGIC_ARITH	STD_LOGIC_ARITH	2	0
ieee	C:\MentorGraphics\PS2015.2.10_64-bit\Mgc_home\pkgs\rtlc_psr\rtlc\IEEE_2008	NUMERIC_STD	NUMERIC_STD	2	0
cad_lib	G:\CAD\cad_lib\ps\Execute_stage_Structure\Execute_stage_Structure_impl_1\rtlc_libs\cad_lib	BEHAVIOR	MUX4	1	3689129021
