// Seed: 1042874036
module module_0 (
    input  tri   id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  tri1  id_3,
    input  wor   id_4,
    output tri   id_5,
    input  tri1  id_6,
    output uwire id_7
);
  assign id_5 = id_0;
  logic [7:0] id_9;
  assign id_9[1'h0+:1'b0] = 1;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input wand id_6,
    output wire id_7
);
  module_0(
      id_2, id_5, id_5, id_0, id_6, id_3, id_5, id_3
  );
endmodule
