// Seed: 3878656540
module module_0 (
    input wand id_0,
    input uwire id_1,
    input wor id_2,
    output supply1 id_3,
    input supply1 id_4,
    output wand id_5,
    output supply0 id_6,
    output tri0 id_7
);
  logic id_9;
  logic id_10 = -1;
  logic id_11;
  parameter id_12 = 1;
  tri id_13 = 1'd0;
  supply1 id_14 = 1;
  assign id_6 = -1;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input tri id_2,
    output tri1 id_3,
    output tri id_4,
    output uwire id_5,
    output logic id_6
);
  assign id_3 = -1;
  wire id_8, id_9, id_10;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_5,
      id_1,
      id_1
  );
  final begin : LABEL_0
    begin : LABEL_1
      $clog2(7);
      ;
    end
    id_6 = -1;
  end
  wire id_11;
endmodule
