// Seed: 4069350600
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wand id_3,
    input tri1 id_4
);
  assign id_2 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri id_4,
    input wand id_5,
    input uwire id_6,
    input tri id_7,
    output tri0 id_8
);
  logic [7:0][1] id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_8,
      id_1,
      id_4
  );
  assign modCall_1.id_4 = 0;
  id_11(
      id_0
  );
  wire id_12;
  wire id_13, id_14;
  wire id_15;
  wire id_16, id_17;
endmodule
