==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-10] Analyzing design file 'topParseEvents/src/abmofAccel.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'FIFO_SRL' cannot be applied: Variable 'xStream' is not declared in 'parseEvents/DFRegion'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'FIFO_SRL' cannot be applied: Variable 'yStream' is not declared in 'parseEvents/DFRegion'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 111.953 ; gain = 54.719
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:26 . Memory (MB): peak = 111.988 ; gain = 54.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'readPixFromCol' into 'writePix' (topParseEvents/src/abmofAccel.cpp:208).
INFO: [XFORM 203-603] Inlining function 'writePixToCol' into 'writePix' (topParseEvents/src/abmofAccel.cpp:212).
INFO: [XFORM 203-603] Inlining function 'writePix' into 'rwSlices' (topParseEvents/src/abmofAccel.cpp:452).
INFO: [XFORM 203-603] Inlining function 'resetPix' into 'rwSlices' (topParseEvents/src/abmofAccel.cpp:493).
INFO: [XFORM 203-603] Inlining function 'resetPix' into 'rwSlices' (topParseEvents/src/abmofAccel.cpp:492).
INFO: [XFORM 203-603] Inlining function 'resetPix' into 'rwSlices' (topParseEvents/src/abmofAccel.cpp:454).
INFO: [XFORM 203-603] Inlining function 'readPixFromTwoCols' into 'readBlockCols' (topParseEvents/src/abmofAccel.cpp:338).
INFO: [XFORM 203-603] Inlining function 'readPixFromTwoCols' into 'readBlockCols' (topParseEvents/src/abmofAccel.cpp:337).
INFO: [XFORM 203-603] Inlining function 'readBlockCols' into 'rwSlices' (topParseEvents/src/abmofAccel.cpp:473).
INFO: [XFORM 203-603] Inlining function 'miniSADSum' into 'miniSADSumWrapper' (topParseEvents/src/abmofAccel.cpp:534).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:30 . Memory (MB): peak = 144.664 ; gain = 87.430
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] topParseEvents/src/abmofAccel.cpp:150: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:01:32 . Memory (MB): peak = 158.922 ; gain = 101.688
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'rwSlicesInnerLoop' (topParseEvents/src/abmofAccel.cpp:443) in function 'rwSlices' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'rotateSliceResetLoop' (topParseEvents/src/abmofAccel.cpp:380) in function 'rotateSlice' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'innerLoop_1' (topParseEvents/src/abmofAccel.cpp:506) in function 'miniSADSumWrapper' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'min' (topParseEvents/src/abmofAccel.cpp:115).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'colSADSum' (topParseEvents/src/abmofAccel.cpp:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sad' (topParseEvents/src/abmofAccel.cpp:23).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sadSum' (topParseEvents/src/abmofAccel.cpp:10).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'calOFLoop2' (topParseEvents/src/abmofAccel.cpp:14) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'readWiderBitsLoop' (topParseEvents/src/abmofAccel.cpp:143) in function 'rwSlices' completely.
INFO: [XFORM 203-501] Unrolling loop 'writeWiderBitsLoop' (topParseEvents/src/abmofAccel.cpp:183) in function 'rwSlices' completely.
INFO: [XFORM 203-501] Unrolling loop 'readRefLoop' (topParseEvents/src/abmofAccel.cpp:336) in function 'rwSlices' completely.
INFO: [XFORM 203-501] Unrolling loop 'readTwoColsWiderBitsLoop' (topParseEvents/src/abmofAccel.cpp:167) in function 'rwSlices' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (topParseEvents/src/abmofAccel.cpp:478) in function 'rwSlices' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (topParseEvents/src/abmofAccel.cpp:381) in function 'rotateSlice' completely.
INFO: [XFORM 203-501] Unrolling loop 'initMiniSumLoop' (topParseEvents/src/abmofAccel.cpp:513) in function 'miniSADSumWrapper' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (topParseEvents/src/abmofAccel.cpp:528) in function 'miniSADSumWrapper' completely.
INFO: [XFORM 203-501] Unrolling loop 'readColLoop' (topParseEvents/src/abmofAccel.cpp:238) in function 'miniSADSumWrapper' completely.
INFO: [XFORM 203-501] Unrolling loop 'addLoop' (topParseEvents/src/abmofAccel.cpp:264) in function 'miniSADSumWrapper' completely.
INFO: [XFORM 203-501] Unrolling loop 'shiftMainLoop' (topParseEvents/src/abmofAccel.cpp:293) in function 'miniSADSumWrapper' completely.
INFO: [XFORM 203-501] Unrolling loop 'shiftInnerLoop' (topParseEvents/src/abmofAccel.cpp:295) in function 'miniSADSumWrapper' completely.
INFO: [XFORM 203-501] Unrolling loop 'shiftLastLoop' (topParseEvents/src/abmofAccel.cpp:301) in function 'miniSADSumWrapper' completely.
INFO: [XFORM 203-501] Unrolling loop 'minLoop' (topParseEvents/src/abmofAccel.cpp:120) in function 'min' completely.
INFO: [XFORM 203-501] Unrolling loop 'colSADSumLoop' (topParseEvents/src/abmofAccel.cpp:62) in function 'colSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'colSADSumInnerLoop' (topParseEvents/src/abmofAccel.cpp:65) in function 'colSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'calOFLoop1' (topParseEvents/src/abmofAccel.cpp:32) in function 'sad' completely.
INFO: [XFORM 203-501] Unrolling loop 'calOFLoop2' (topParseEvents/src/abmofAccel.cpp:14) in function 'sadSum' completely.
INFO: [XFORM 203-102] Partitioning array 'sum.V' (topParseEvents/src/abmofAccel.cpp:26) automatically.
WARNING: [XFORM 203-105] Cannot partition array 'glPLSlices.V' : incorrect partition factor 1.
INFO: [XFORM 203-131] Reshaping array 'out1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'out2'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'in1.V' (topParseEvents/src/abmofAccel.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'in2.V' (topParseEvents/src/abmofAccel.cpp:520) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'glPLSlices.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'areaEventRegs'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'localSumReg.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'miniSumTmp.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in1.V.1' (topParseEvents/src/abmofAccel.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in2.V.1' (topParseEvents/src/abmofAccel.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input2.V' (topParseEvents/src/abmofAccel.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input1.V' (topParseEvents/src/abmofAccel.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localSumReg.V'  in dimension 2 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'parseEvents', detected/extracted 6 process function(s): 
	 'Block__proc'
	 'getXandY'
	 'rotateSlice'
	 'rwSlices'
	 'miniSADSumWrapper'
	 'outputResult'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (topParseEvents/src/abmofAccel.cpp:522:35) in function 'miniSADSumWrapper'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sadSum' (topParseEvents/src/abmofAccel.cpp:10)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:01:41 . Memory (MB): peak = 199.746 ; gain = 142.512
INFO: [XFORM 203-541] Flattening a loop nest 'rwSlicesLoop' (topParseEvents/src/abmofAccel.cpp:441:3) in function 'rwSlices'.
                         Cannot flatten a loop nest 'rotateSliceOutLoop' (topParseEvents/src/abmofAccel.cpp:364:3) in function 'rotateSlice' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'wrapperLoop' (topParseEvents/src/abmofAccel.cpp:502:3) in function 'miniSADSumWrapper'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:01:46 . Memory (MB): peak = 306.590 ; gain = 249.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parseEvents' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 107.723 seconds; current allocated memory: 249.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 249.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getXandY'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getXandYLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 249.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 249.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rotateSlice'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rotateSliceResetLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-21] Estimated clock period (10.285ns) exceeds the target (target clock period: 10ns, clock uncertainty: 0.1ns, effective delay budget: 9.9ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('areaEventRegs_0_load', topParseEvents/src/abmofAccel.cpp:369) on array 'areaEventRegs_0' (2.32 ns)
	'mux' operation ('c', topParseEvents/src/abmofAccel.cpp:369) (2.48 ns)
	'add' operation ('c', topParseEvents/src/abmofAccel.cpp:370) (2.08 ns)
	'icmp' operation ('tmp_51_i_i', topParseEvents/src/abmofAccel.cpp:375) (2.43 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 250.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 250.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rwSlices'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rwSlicesLoop_rwSlicesInnerLoop'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'resetLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 251.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.855 seconds; current allocated memory: 253.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sadSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sadSum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 253.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 253.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sad'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sad'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 253.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 254.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'colSADSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'colSADSum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 254.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 254.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'min'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'min'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 255.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 255.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'miniSADSumWrapper'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'wrapperLoop_innerLoop_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 256.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.816 seconds; current allocated memory: 257.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'outputResult'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outputLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 258.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 258.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 258.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.777 seconds; current allocated memory: 259.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.081 seconds; current allocated memory: 259.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getXandY'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getXandY'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 260.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rotateSlice'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rotateSlice_areaEventRegs_0' to 'rotateSlice_areaEbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSlice_areaEventRegs_1' to 'rotateSlice_areaEcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSlice_areaEventRegs_2' to 'rotateSlice_areaEdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSlice_areaEventRegs_3' to 'rotateSlice_areaEeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSlice_areaEventRegs_4' to 'rotateSlice_areaEfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSlice_areaEventRegs_5' to 'rotateSlice_areaEg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSlice_areaEventRegs_6' to 'rotateSlice_areaEhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSlice_areaEventRegs_7' to 'rotateSlice_areaEibs' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'glPLActiveSliceIdx_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'parseEvents_mux_83_16_1_1' to 'parseEvents_mux_8jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mux_8jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rotateSlice'.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 260.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rwSlices'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rwSlices_glPLSlices_V_0' to 'rwSlices_glPLSlickbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rwSlices_glPLSlices_V_1' to 'rwSlices_glPLSliclbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rwSlices_glPLSlices_V_2' to 'rwSlices_glPLSlicmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rwSlices_glPLSlices_V_3' to 'rwSlices_glPLSlicncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_mux_42_128_1_1' to 'parseEvents_mux_4ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mux_4ocq': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rwSlices'.
INFO: [HLS 200-111]  Elapsed time: 0.947 seconds; current allocated memory: 263.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sadSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sadSum'.
INFO: [HLS 200-111]  Elapsed time: 1.796 seconds; current allocated memory: 264.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sad'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sad'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 265.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'colSADSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'colSADSum'.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 266.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'min'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'min'.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 266.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'miniSADSumWrapper'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'miniRetVal_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'minOFRet_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_7_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_7_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_7_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_7_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_7_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_8_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_8_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_8_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_8_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_8_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_8_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_9_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_9_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_9_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_9_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_10_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_10_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_10_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_10_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_10_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_10_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_10_6' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'miniSADSumWrapper'.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 268.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'outputResult'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'outputResult'.
INFO: [HLS 200-111]  Elapsed time: 1.916 seconds; current allocated memory: 269.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/dataStream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventsArraySize' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventSlice' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parseEvents' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_rotateSlice_U0' to 'start_for_rotateSpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_outputResult_U0' to 'start_for_outputRqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_rwSlices_U0' to 'start_for_rwSlicercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_miniSADSumWrapper_U0' to 'start_for_miniSADsc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseEvents'.
INFO: [HLS 200-111]  Elapsed time: 0.699 seconds; current allocated memory: 270.505 MB.
INFO: [RTMG 210-278] Implementing memory 'rotateSlice_areaEbkb_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'rwSlices_glPLSlickbM_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_S' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w68_d2_S' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w68_d2_S' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w15_d2_S' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_rotateSpcA' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_outputRqcK' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_rwSlicercU' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_miniSADsc4' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:02:16 . Memory (MB): peak = 352.293 ; gain = 295.059
INFO: [SYSC 207-301] Generating SystemC RTL for parseEvents.
INFO: [VHDL 208-304] Generating VHDL RTL for parseEvents.
INFO: [VLOG 209-307] Generating Verilog RTL for parseEvents.
INFO: [HLS 200-112] Total elapsed time: 136.004 seconds; peak allocated memory: 270.505 MB.
