ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"system_stm32h7xx.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/system_stm32h7xx.c"
  19              		.section	.text.SystemInit,"ax",%progbits
  20              		.align	1
  21              		.global	SystemInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	SystemInit:
  27              	.LFB335:
   1:Core/Src/system_stm32h7xx.c **** /**
   2:Core/Src/system_stm32h7xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32h7xx.c ****   * @file    system_stm32h7xx.c
   4:Core/Src/system_stm32h7xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32h7xx.c ****   * @brief   CMSIS Cortex-Mx Device Peripheral Access Layer System Source File.
   6:Core/Src/system_stm32h7xx.c ****   *
   7:Core/Src/system_stm32h7xx.c ****   *   This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32h7xx.c ****   *   user application:
   9:Core/Src/system_stm32h7xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:Core/Src/system_stm32h7xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32h7xx.c ****   *                      the "startup_stm32h7xx.s" file.
  12:Core/Src/system_stm32h7xx.c ****   *
  13:Core/Src/system_stm32h7xx.c ****   *      - SystemCoreClock variable: Contains the core clock, it can be used
  14:Core/Src/system_stm32h7xx.c ****   *                                  by the user application to setup the SysTick
  15:Core/Src/system_stm32h7xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32h7xx.c ****   *
  17:Core/Src/system_stm32h7xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32h7xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32h7xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32h7xx.c ****   *
  21:Core/Src/system_stm32h7xx.c ****   *
  22:Core/Src/system_stm32h7xx.c ****   ******************************************************************************
  23:Core/Src/system_stm32h7xx.c ****   * @attention
  24:Core/Src/system_stm32h7xx.c ****   *
  25:Core/Src/system_stm32h7xx.c ****   * Copyright (c) 2017 STMicroelectronics.
  26:Core/Src/system_stm32h7xx.c ****   * All rights reserved.
  27:Core/Src/system_stm32h7xx.c ****   *
  28:Core/Src/system_stm32h7xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  29:Core/Src/system_stm32h7xx.c ****   * in the root directory of this software component.
  30:Core/Src/system_stm32h7xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  31:Core/Src/system_stm32h7xx.c ****   *
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 2


  32:Core/Src/system_stm32h7xx.c ****   ******************************************************************************
  33:Core/Src/system_stm32h7xx.c ****   */
  34:Core/Src/system_stm32h7xx.c **** 
  35:Core/Src/system_stm32h7xx.c **** /** @addtogroup CMSIS
  36:Core/Src/system_stm32h7xx.c ****   * @{
  37:Core/Src/system_stm32h7xx.c ****   */
  38:Core/Src/system_stm32h7xx.c **** 
  39:Core/Src/system_stm32h7xx.c **** /** @addtogroup stm32h7xx_system
  40:Core/Src/system_stm32h7xx.c ****   * @{
  41:Core/Src/system_stm32h7xx.c ****   */
  42:Core/Src/system_stm32h7xx.c **** 
  43:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Includes
  44:Core/Src/system_stm32h7xx.c ****   * @{
  45:Core/Src/system_stm32h7xx.c ****   */
  46:Core/Src/system_stm32h7xx.c **** 
  47:Core/Src/system_stm32h7xx.c **** #include "stm32h7xx.h"
  48:Core/Src/system_stm32h7xx.c **** #include <math.h>
  49:Core/Src/system_stm32h7xx.c **** 
  50:Core/Src/system_stm32h7xx.c **** #if !defined  (HSE_VALUE)
  51:Core/Src/system_stm32h7xx.c **** #define HSE_VALUE    ((uint32_t)25000000) /*!< Value of the External oscillator in Hz */
  52:Core/Src/system_stm32h7xx.c **** #endif /* HSE_VALUE */
  53:Core/Src/system_stm32h7xx.c **** 
  54:Core/Src/system_stm32h7xx.c **** #if !defined  (CSI_VALUE)
  55:Core/Src/system_stm32h7xx.c ****   #define CSI_VALUE    ((uint32_t)4000000) /*!< Value of the Internal oscillator in Hz*/
  56:Core/Src/system_stm32h7xx.c **** #endif /* CSI_VALUE */
  57:Core/Src/system_stm32h7xx.c **** 
  58:Core/Src/system_stm32h7xx.c **** #if !defined  (HSI_VALUE)
  59:Core/Src/system_stm32h7xx.c ****   #define HSI_VALUE    ((uint32_t)64000000) /*!< Value of the Internal oscillator in Hz*/
  60:Core/Src/system_stm32h7xx.c **** #endif /* HSI_VALUE */
  61:Core/Src/system_stm32h7xx.c **** 
  62:Core/Src/system_stm32h7xx.c **** 
  63:Core/Src/system_stm32h7xx.c **** /**
  64:Core/Src/system_stm32h7xx.c ****   * @}
  65:Core/Src/system_stm32h7xx.c ****   */
  66:Core/Src/system_stm32h7xx.c **** 
  67:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_TypesDefinitions
  68:Core/Src/system_stm32h7xx.c ****   * @{
  69:Core/Src/system_stm32h7xx.c ****   */
  70:Core/Src/system_stm32h7xx.c **** 
  71:Core/Src/system_stm32h7xx.c **** /**
  72:Core/Src/system_stm32h7xx.c ****   * @}
  73:Core/Src/system_stm32h7xx.c ****   */
  74:Core/Src/system_stm32h7xx.c **** 
  75:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Defines
  76:Core/Src/system_stm32h7xx.c ****   * @{
  77:Core/Src/system_stm32h7xx.c ****   */
  78:Core/Src/system_stm32h7xx.c **** 
  79:Core/Src/system_stm32h7xx.c **** /************************* Miscellaneous Configuration ************************/
  80:Core/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to use initialized data in D2 domain SRAM (AHB SRAM) 
  81:Core/Src/system_stm32h7xx.c **** /* #define DATA_IN_D2_SRAM */
  82:Core/Src/system_stm32h7xx.c **** 
  83:Core/Src/system_stm32h7xx.c **** /* Note: Following vector table addresses must be defined in line with linker
  84:Core/Src/system_stm32h7xx.c ****          configuration. */
  85:Core/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
  86:Core/Src/system_stm32h7xx.c ****      anywhere in FLASH BANK1 or AXI SRAM, else the vector table is kept at the automatic
  87:Core/Src/system_stm32h7xx.c ****      remap of boot address selected */
  88:Core/Src/system_stm32h7xx.c **** /* #define USER_VECT_TAB_ADDRESS */
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 3


  89:Core/Src/system_stm32h7xx.c **** 
  90:Core/Src/system_stm32h7xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
  91:Core/Src/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
  92:Core/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
  93:Core/Src/system_stm32h7xx.c ****      in D2 AXI SRAM else user remap will be done in FLASH BANK2. */
  94:Core/Src/system_stm32h7xx.c **** /* #define VECT_TAB_SRAM */
  95:Core/Src/system_stm32h7xx.c **** #if defined(VECT_TAB_SRAM)
  96:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   D2_AXISRAM_BASE   /*!< Vector Table base address field.
  97:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
  98:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
  99:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 100:Core/Src/system_stm32h7xx.c **** #else
 101:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BANK2_BASE  /*!< Vector Table base address field.
 102:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 103:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 104:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 105:Core/Src/system_stm32h7xx.c **** #endif /* VECT_TAB_SRAM */
 106:Core/Src/system_stm32h7xx.c **** #else
 107:Core/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
 108:Core/Src/system_stm32h7xx.c ****      in D1 AXI SRAM else user remap will be done in FLASH BANK1. */
 109:Core/Src/system_stm32h7xx.c **** /* #define VECT_TAB_SRAM */
 110:Core/Src/system_stm32h7xx.c **** #if defined(VECT_TAB_SRAM)
 111:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   D1_AXISRAM_BASE   /*!< Vector Table base address field.
 112:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 113:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 114:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 115:Core/Src/system_stm32h7xx.c **** #else
 116:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BANK1_BASE  /*!< Vector Table base address field.
 117:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 118:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 119:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 120:Core/Src/system_stm32h7xx.c **** #endif /* VECT_TAB_SRAM */
 121:Core/Src/system_stm32h7xx.c **** #endif /* DUAL_CORE && CORE_CM4 */
 122:Core/Src/system_stm32h7xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 123:Core/Src/system_stm32h7xx.c **** /******************************************************************************/
 124:Core/Src/system_stm32h7xx.c **** 
 125:Core/Src/system_stm32h7xx.c **** /**
 126:Core/Src/system_stm32h7xx.c ****   * @}
 127:Core/Src/system_stm32h7xx.c ****   */
 128:Core/Src/system_stm32h7xx.c **** 
 129:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Macros
 130:Core/Src/system_stm32h7xx.c ****   * @{
 131:Core/Src/system_stm32h7xx.c ****   */
 132:Core/Src/system_stm32h7xx.c **** 
 133:Core/Src/system_stm32h7xx.c **** /**
 134:Core/Src/system_stm32h7xx.c ****   * @}
 135:Core/Src/system_stm32h7xx.c ****   */
 136:Core/Src/system_stm32h7xx.c **** 
 137:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Variables
 138:Core/Src/system_stm32h7xx.c ****   * @{
 139:Core/Src/system_stm32h7xx.c ****   */
 140:Core/Src/system_stm32h7xx.c ****   /* This variable is updated in three ways:
 141:Core/Src/system_stm32h7xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 142:Core/Src/system_stm32h7xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 143:Core/Src/system_stm32h7xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 144:Core/Src/system_stm32h7xx.c ****          Note: If you use this function to configure the system clock; then there
 145:Core/Src/system_stm32h7xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 4


 146:Core/Src/system_stm32h7xx.c ****                variable is updated automatically.
 147:Core/Src/system_stm32h7xx.c ****   */
 148:Core/Src/system_stm32h7xx.c ****   uint32_t SystemCoreClock = 64000000;
 149:Core/Src/system_stm32h7xx.c ****   uint32_t SystemD2Clock = 64000000;
 150:Core/Src/system_stm32h7xx.c ****   const  uint8_t D1CorePrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 151:Core/Src/system_stm32h7xx.c **** 
 152:Core/Src/system_stm32h7xx.c **** /**
 153:Core/Src/system_stm32h7xx.c ****   * @}
 154:Core/Src/system_stm32h7xx.c ****   */
 155:Core/Src/system_stm32h7xx.c **** 
 156:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_FunctionPrototypes
 157:Core/Src/system_stm32h7xx.c ****   * @{
 158:Core/Src/system_stm32h7xx.c ****   */
 159:Core/Src/system_stm32h7xx.c **** 
 160:Core/Src/system_stm32h7xx.c **** /**
 161:Core/Src/system_stm32h7xx.c ****   * @}
 162:Core/Src/system_stm32h7xx.c ****   */
 163:Core/Src/system_stm32h7xx.c **** 
 164:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Functions
 165:Core/Src/system_stm32h7xx.c ****   * @{
 166:Core/Src/system_stm32h7xx.c ****   */
 167:Core/Src/system_stm32h7xx.c **** 
 168:Core/Src/system_stm32h7xx.c **** /**
 169:Core/Src/system_stm32h7xx.c ****   * @brief  Setup the microcontroller system
 170:Core/Src/system_stm32h7xx.c ****   *         Initialize the FPU setting and  vector table location
 171:Core/Src/system_stm32h7xx.c ****   *         configuration.
 172:Core/Src/system_stm32h7xx.c ****   * @param  None
 173:Core/Src/system_stm32h7xx.c ****   * @retval None
 174:Core/Src/system_stm32h7xx.c ****   */
 175:Core/Src/system_stm32h7xx.c **** void SystemInit (void)
 176:Core/Src/system_stm32h7xx.c **** {
  28              		.loc 1 176 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 177:Core/Src/system_stm32h7xx.c **** #if defined (DATA_IN_D2_SRAM)
 178:Core/Src/system_stm32h7xx.c ****  __IO uint32_t tmpreg;
 179:Core/Src/system_stm32h7xx.c **** #endif /* DATA_IN_D2_SRAM */
 180:Core/Src/system_stm32h7xx.c **** 
 181:Core/Src/system_stm32h7xx.c ****   /* FPU settings ------------------------------------------------------------*/
 182:Core/Src/system_stm32h7xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 183:Core/Src/system_stm32h7xx.c ****     SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
  33              		.loc 1 183 5 view .LVU1
  34              		.loc 1 183 8 is_stmt 0 view .LVU2
  35 0000 274A     		ldr	r2, .L5
  36 0002 D2F88830 		ldr	r3, [r2, #136]
  37              		.loc 1 183 16 view .LVU3
  38 0006 43F47003 		orr	r3, r3, #15728640
  39 000a C2F88830 		str	r3, [r2, #136]
 184:Core/Src/system_stm32h7xx.c ****   #endif
 185:Core/Src/system_stm32h7xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 186:Core/Src/system_stm32h7xx.c **** 
 187:Core/Src/system_stm32h7xx.c ****    /* Increasing the CPU frequency */
 188:Core/Src/system_stm32h7xx.c ****   if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
  40              		.loc 1 188 3 is_stmt 1 view .LVU4
  41              		.loc 1 188 32 is_stmt 0 view .LVU5
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 5


  42 000e 254B     		ldr	r3, .L5+4
  43 0010 1B68     		ldr	r3, [r3]
  44 0012 03F00F03 		and	r3, r3, #15
  45              		.loc 1 188 5 view .LVU6
  46 0016 062B     		cmp	r3, #6
  47 0018 06D8     		bhi	.L2
 189:Core/Src/system_stm32h7xx.c ****   {
 190:Core/Src/system_stm32h7xx.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 191:Core/Src/system_stm32h7xx.c ****     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
  48              		.loc 1 191 5 is_stmt 1 view .LVU7
  49 001a 224A     		ldr	r2, .L5+4
  50 001c 1368     		ldr	r3, [r2]
  51 001e 23F00F03 		bic	r3, r3, #15
  52 0022 43F00703 		orr	r3, r3, #7
  53 0026 1360     		str	r3, [r2]
  54              	.L2:
 192:Core/Src/system_stm32h7xx.c ****   }
 193:Core/Src/system_stm32h7xx.c **** 
 194:Core/Src/system_stm32h7xx.c ****   /* Set HSION bit */
 195:Core/Src/system_stm32h7xx.c ****   RCC->CR |= RCC_CR_HSION;
  55              		.loc 1 195 3 view .LVU8
  56              		.loc 1 195 6 is_stmt 0 view .LVU9
  57 0028 1F4B     		ldr	r3, .L5+8
  58 002a 1A68     		ldr	r2, [r3]
  59              		.loc 1 195 11 view .LVU10
  60 002c 42F00102 		orr	r2, r2, #1
  61 0030 1A60     		str	r2, [r3]
 196:Core/Src/system_stm32h7xx.c **** 
 197:Core/Src/system_stm32h7xx.c ****   /* Reset CFGR register */
 198:Core/Src/system_stm32h7xx.c ****   RCC->CFGR = 0x00000000;
  62              		.loc 1 198 3 is_stmt 1 view .LVU11
  63              		.loc 1 198 13 is_stmt 0 view .LVU12
  64 0032 0022     		movs	r2, #0
  65 0034 1A61     		str	r2, [r3, #16]
 199:Core/Src/system_stm32h7xx.c **** 
 200:Core/Src/system_stm32h7xx.c ****   /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
 201:Core/Src/system_stm32h7xx.c ****   RCC->CR &= 0xEAF6ED7FU;
  66              		.loc 1 201 3 is_stmt 1 view .LVU13
  67              		.loc 1 201 6 is_stmt 0 view .LVU14
  68 0036 1968     		ldr	r1, [r3]
  69              		.loc 1 201 11 view .LVU15
  70 0038 1C4A     		ldr	r2, .L5+12
  71 003a 0A40     		ands	r2, r2, r1
  72 003c 1A60     		str	r2, [r3]
 202:Core/Src/system_stm32h7xx.c **** 
 203:Core/Src/system_stm32h7xx.c ****    /* Decreasing the number of wait states because of lower CPU frequency */
 204:Core/Src/system_stm32h7xx.c ****   if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
  73              		.loc 1 204 3 is_stmt 1 view .LVU16
  74              		.loc 1 204 32 is_stmt 0 view .LVU17
  75 003e 194B     		ldr	r3, .L5+4
  76 0040 1B68     		ldr	r3, [r3]
  77              		.loc 1 204 5 view .LVU18
  78 0042 13F0080F 		tst	r3, #8
  79 0046 06D0     		beq	.L3
 205:Core/Src/system_stm32h7xx.c ****   {
 206:Core/Src/system_stm32h7xx.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 207:Core/Src/system_stm32h7xx.c ****     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 6


  80              		.loc 1 207 5 is_stmt 1 view .LVU19
  81 0048 164A     		ldr	r2, .L5+4
  82 004a 1368     		ldr	r3, [r2]
  83 004c 23F00F03 		bic	r3, r3, #15
  84 0050 43F00703 		orr	r3, r3, #7
  85 0054 1360     		str	r3, [r2]
  86              	.L3:
 208:Core/Src/system_stm32h7xx.c ****   }
 209:Core/Src/system_stm32h7xx.c **** 
 210:Core/Src/system_stm32h7xx.c **** #if defined(D3_SRAM_BASE)
 211:Core/Src/system_stm32h7xx.c ****   /* Reset D1CFGR register */
 212:Core/Src/system_stm32h7xx.c ****   RCC->D1CFGR = 0x00000000;
  87              		.loc 1 212 3 view .LVU20
  88              		.loc 1 212 15 is_stmt 0 view .LVU21
  89 0056 144B     		ldr	r3, .L5+8
  90 0058 0022     		movs	r2, #0
  91 005a 9A61     		str	r2, [r3, #24]
 213:Core/Src/system_stm32h7xx.c **** 
 214:Core/Src/system_stm32h7xx.c ****   /* Reset D2CFGR register */
 215:Core/Src/system_stm32h7xx.c ****   RCC->D2CFGR = 0x00000000;
  92              		.loc 1 215 3 is_stmt 1 view .LVU22
  93              		.loc 1 215 15 is_stmt 0 view .LVU23
  94 005c DA61     		str	r2, [r3, #28]
 216:Core/Src/system_stm32h7xx.c **** 
 217:Core/Src/system_stm32h7xx.c ****   /* Reset D3CFGR register */
 218:Core/Src/system_stm32h7xx.c ****   RCC->D3CFGR = 0x00000000;
  95              		.loc 1 218 3 is_stmt 1 view .LVU24
  96              		.loc 1 218 15 is_stmt 0 view .LVU25
  97 005e 1A62     		str	r2, [r3, #32]
 219:Core/Src/system_stm32h7xx.c **** #else
 220:Core/Src/system_stm32h7xx.c ****   /* Reset CDCFGR1 register */
 221:Core/Src/system_stm32h7xx.c ****   RCC->CDCFGR1 = 0x00000000;
 222:Core/Src/system_stm32h7xx.c **** 
 223:Core/Src/system_stm32h7xx.c ****   /* Reset CDCFGR2 register */
 224:Core/Src/system_stm32h7xx.c ****   RCC->CDCFGR2 = 0x00000000;
 225:Core/Src/system_stm32h7xx.c **** 
 226:Core/Src/system_stm32h7xx.c ****   /* Reset SRDCFGR register */
 227:Core/Src/system_stm32h7xx.c ****   RCC->SRDCFGR = 0x00000000;
 228:Core/Src/system_stm32h7xx.c **** #endif
 229:Core/Src/system_stm32h7xx.c ****   /* Reset PLLCKSELR register */
 230:Core/Src/system_stm32h7xx.c ****   RCC->PLLCKSELR = 0x02020200;
  98              		.loc 1 230 3 is_stmt 1 view .LVU26
  99              		.loc 1 230 18 is_stmt 0 view .LVU27
 100 0060 1349     		ldr	r1, .L5+16
 101 0062 9962     		str	r1, [r3, #40]
 231:Core/Src/system_stm32h7xx.c **** 
 232:Core/Src/system_stm32h7xx.c ****   /* Reset PLLCFGR register */
 233:Core/Src/system_stm32h7xx.c ****   RCC->PLLCFGR = 0x01FF0000;
 102              		.loc 1 233 3 is_stmt 1 view .LVU28
 103              		.loc 1 233 16 is_stmt 0 view .LVU29
 104 0064 1349     		ldr	r1, .L5+20
 105 0066 D962     		str	r1, [r3, #44]
 234:Core/Src/system_stm32h7xx.c ****   /* Reset PLL1DIVR register */
 235:Core/Src/system_stm32h7xx.c ****   RCC->PLL1DIVR = 0x01010280;
 106              		.loc 1 235 3 is_stmt 1 view .LVU30
 107              		.loc 1 235 17 is_stmt 0 view .LVU31
 108 0068 1349     		ldr	r1, .L5+24
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 7


 109 006a 1963     		str	r1, [r3, #48]
 236:Core/Src/system_stm32h7xx.c ****   /* Reset PLL1FRACR register */
 237:Core/Src/system_stm32h7xx.c ****   RCC->PLL1FRACR = 0x00000000;
 110              		.loc 1 237 3 is_stmt 1 view .LVU32
 111              		.loc 1 237 18 is_stmt 0 view .LVU33
 112 006c 5A63     		str	r2, [r3, #52]
 238:Core/Src/system_stm32h7xx.c **** 
 239:Core/Src/system_stm32h7xx.c ****   /* Reset PLL2DIVR register */
 240:Core/Src/system_stm32h7xx.c ****   RCC->PLL2DIVR = 0x01010280;
 113              		.loc 1 240 3 is_stmt 1 view .LVU34
 114              		.loc 1 240 17 is_stmt 0 view .LVU35
 115 006e 9963     		str	r1, [r3, #56]
 241:Core/Src/system_stm32h7xx.c **** 
 242:Core/Src/system_stm32h7xx.c ****   /* Reset PLL2FRACR register */
 243:Core/Src/system_stm32h7xx.c **** 
 244:Core/Src/system_stm32h7xx.c ****   RCC->PLL2FRACR = 0x00000000;
 116              		.loc 1 244 3 is_stmt 1 view .LVU36
 117              		.loc 1 244 18 is_stmt 0 view .LVU37
 118 0070 DA63     		str	r2, [r3, #60]
 245:Core/Src/system_stm32h7xx.c ****   /* Reset PLL3DIVR register */
 246:Core/Src/system_stm32h7xx.c ****   RCC->PLL3DIVR = 0x01010280;
 119              		.loc 1 246 3 is_stmt 1 view .LVU38
 120              		.loc 1 246 17 is_stmt 0 view .LVU39
 121 0072 1964     		str	r1, [r3, #64]
 247:Core/Src/system_stm32h7xx.c **** 
 248:Core/Src/system_stm32h7xx.c ****   /* Reset PLL3FRACR register */
 249:Core/Src/system_stm32h7xx.c ****   RCC->PLL3FRACR = 0x00000000;
 122              		.loc 1 249 3 is_stmt 1 view .LVU40
 123              		.loc 1 249 18 is_stmt 0 view .LVU41
 124 0074 5A64     		str	r2, [r3, #68]
 250:Core/Src/system_stm32h7xx.c **** 
 251:Core/Src/system_stm32h7xx.c ****   /* Reset HSEBYP bit */
 252:Core/Src/system_stm32h7xx.c ****   RCC->CR &= 0xFFFBFFFFU;
 125              		.loc 1 252 3 is_stmt 1 view .LVU42
 126              		.loc 1 252 6 is_stmt 0 view .LVU43
 127 0076 1968     		ldr	r1, [r3]
 128              		.loc 1 252 11 view .LVU44
 129 0078 21F48021 		bic	r1, r1, #262144
 130 007c 1960     		str	r1, [r3]
 253:Core/Src/system_stm32h7xx.c **** 
 254:Core/Src/system_stm32h7xx.c ****   /* Disable all interrupts */
 255:Core/Src/system_stm32h7xx.c ****   RCC->CIER = 0x00000000;
 131              		.loc 1 255 3 is_stmt 1 view .LVU45
 132              		.loc 1 255 13 is_stmt 0 view .LVU46
 133 007e 1A66     		str	r2, [r3, #96]
 256:Core/Src/system_stm32h7xx.c **** 
 257:Core/Src/system_stm32h7xx.c **** #if (STM32H7_DEV_ID == 0x450UL)
 258:Core/Src/system_stm32h7xx.c ****   /* dual core CM7 or single core line */
 259:Core/Src/system_stm32h7xx.c ****   if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 134              		.loc 1 259 3 is_stmt 1 view .LVU47
 135              		.loc 1 259 13 is_stmt 0 view .LVU48
 136 0080 0E4B     		ldr	r3, .L5+28
 137 0082 1B68     		ldr	r3, [r3]
 138              		.loc 1 259 22 view .LVU49
 139 0084 6FF30F03 		bfc	r3, #0, #16
 140              		.loc 1 259 5 view .LVU50
 141 0088 B3F1005F 		cmp	r3, #536870912
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 8


 142 008c 03D2     		bcs	.L4
 260:Core/Src/system_stm32h7xx.c ****   {
 261:Core/Src/system_stm32h7xx.c ****     /* if stm32h7 revY*/
 262:Core/Src/system_stm32h7xx.c ****     /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
 263:Core/Src/system_stm32h7xx.c ****     *((__IO uint32_t*)0x51008108) = 0x000000001U;
 143              		.loc 1 263 5 is_stmt 1 view .LVU51
 144              		.loc 1 263 35 is_stmt 0 view .LVU52
 145 008e 0C4B     		ldr	r3, .L5+32
 146 0090 0122     		movs	r2, #1
 147 0092 C3F80821 		str	r2, [r3, #264]
 148              	.L4:
 264:Core/Src/system_stm32h7xx.c ****   }
 265:Core/Src/system_stm32h7xx.c **** #endif /* STM32H7_DEV_ID */
 266:Core/Src/system_stm32h7xx.c **** 
 267:Core/Src/system_stm32h7xx.c **** #if defined(DATA_IN_D2_SRAM)
 268:Core/Src/system_stm32h7xx.c ****   /* in case of initialized data in D2 SRAM (AHB SRAM), enable the D2 SRAM clock (AHB SRAM clock) *
 269:Core/Src/system_stm32h7xx.c **** #if defined(RCC_AHB2ENR_D2SRAM3EN)
 270:Core/Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN | RCC_AHB2ENR_D2SRAM3EN);
 271:Core/Src/system_stm32h7xx.c **** #elif defined(RCC_AHB2ENR_D2SRAM2EN)
 272:Core/Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN);
 273:Core/Src/system_stm32h7xx.c **** #else
 274:Core/Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_AHBSRAM1EN | RCC_AHB2ENR_AHBSRAM2EN);
 275:Core/Src/system_stm32h7xx.c **** #endif /* RCC_AHB2ENR_D2SRAM3EN */
 276:Core/Src/system_stm32h7xx.c **** 
 277:Core/Src/system_stm32h7xx.c ****   tmpreg = RCC->AHB2ENR;
 278:Core/Src/system_stm32h7xx.c ****   (void) tmpreg;
 279:Core/Src/system_stm32h7xx.c **** #endif /* DATA_IN_D2_SRAM */
 280:Core/Src/system_stm32h7xx.c **** 
 281:Core/Src/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
 282:Core/Src/system_stm32h7xx.c ****   /* Configure the Vector Table location add offset address for cortex-M4 ------------------*/
 283:Core/Src/system_stm32h7xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 284:Core/Src/system_stm32h7xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AX
 285:Core/Src/system_stm32h7xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 286:Core/Src/system_stm32h7xx.c **** 
 287:Core/Src/system_stm32h7xx.c **** #else
 288:Core/Src/system_stm32h7xx.c ****   /*
 289:Core/Src/system_stm32h7xx.c ****    * Disable the FMC bank1 (enabled after reset).
 290:Core/Src/system_stm32h7xx.c ****    * This, prevents CPU speculation access on this bank which blocks the use of FMC during
 291:Core/Src/system_stm32h7xx.c ****    * 24us. During this time the others FMC master (such as LTDC) cannot use it!
 292:Core/Src/system_stm32h7xx.c ****    */
 293:Core/Src/system_stm32h7xx.c ****   FMC_Bank1_R->BTCR[0] = 0x000030D2;
 149              		.loc 1 293 3 is_stmt 1 view .LVU53
 150              		.loc 1 293 24 is_stmt 0 view .LVU54
 151 0096 0B4B     		ldr	r3, .L5+36
 152 0098 43F2D202 		movw	r2, #12498
 153 009c 1A60     		str	r2, [r3]
 294:Core/Src/system_stm32h7xx.c **** 
 295:Core/Src/system_stm32h7xx.c ****   /* Configure the Vector Table location -------------------------------------*/
 296:Core/Src/system_stm32h7xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 297:Core/Src/system_stm32h7xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AX
 298:Core/Src/system_stm32h7xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 299:Core/Src/system_stm32h7xx.c **** 
 300:Core/Src/system_stm32h7xx.c **** #endif /*DUAL_CORE && CORE_CM4*/
 301:Core/Src/system_stm32h7xx.c **** }
 154              		.loc 1 301 1 view .LVU55
 155 009e 7047     		bx	lr
 156              	.L6:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 9


 157              		.align	2
 158              	.L5:
 159 00a0 00ED00E0 		.word	-536810240
 160 00a4 00200052 		.word	1375739904
 161 00a8 00440258 		.word	1476543488
 162 00ac 7FEDF6EA 		.word	-352916097
 163 00b0 00020202 		.word	33686016
 164 00b4 0000FF01 		.word	33488896
 165 00b8 80020101 		.word	16843392
 166 00bc 0010005C 		.word	1543507968
 167 00c0 00800051 		.word	1358987264
 168 00c4 00400052 		.word	1375748096
 169              		.cfi_endproc
 170              	.LFE335:
 172              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 173              		.align	1
 174              		.global	SystemCoreClockUpdate
 175              		.syntax unified
 176              		.thumb
 177              		.thumb_func
 179              	SystemCoreClockUpdate:
 180              	.LFB336:
 302:Core/Src/system_stm32h7xx.c **** 
 303:Core/Src/system_stm32h7xx.c **** /**
 304:Core/Src/system_stm32h7xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 305:Core/Src/system_stm32h7xx.c ****   *         The SystemCoreClock variable contains the core clock , it can
 306:Core/Src/system_stm32h7xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 307:Core/Src/system_stm32h7xx.c ****   *         other parameters.
 308:Core/Src/system_stm32h7xx.c ****   *
 309:Core/Src/system_stm32h7xx.c ****   * @note   Each time the core clock changes, this function must be called
 310:Core/Src/system_stm32h7xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 311:Core/Src/system_stm32h7xx.c ****   *         based on this variable will be incorrect.
 312:Core/Src/system_stm32h7xx.c ****   *
 313:Core/Src/system_stm32h7xx.c ****   * @note   - The system frequency computed by this function is not the real
 314:Core/Src/system_stm32h7xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 315:Core/Src/system_stm32h7xx.c ****   *           constant and the selected clock source:
 316:Core/Src/system_stm32h7xx.c ****   *
 317:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is CSI, SystemCoreClock will contain the CSI_VALUE(*)
 318:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 319:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 320:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the CSI_VALUE(*),
 321:Core/Src/system_stm32h7xx.c ****   *             HSI_VALUE(**) or HSE_VALUE(***) multiplied/divided by the PLL factors.
 322:Core/Src/system_stm32h7xx.c ****   *
 323:Core/Src/system_stm32h7xx.c ****   *         (*) CSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 324:Core/Src/system_stm32h7xx.c ****   *             4 MHz) but the real value may vary depending on the variations
 325:Core/Src/system_stm32h7xx.c ****   *             in voltage and temperature.
 326:Core/Src/system_stm32h7xx.c ****   *         (**) HSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 327:Core/Src/system_stm32h7xx.c ****   *             64 MHz) but the real value may vary depending on the variations
 328:Core/Src/system_stm32h7xx.c ****   *             in voltage and temperature.
 329:Core/Src/system_stm32h7xx.c ****   *
 330:Core/Src/system_stm32h7xx.c ****   *         (***)HSE_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 331:Core/Src/system_stm32h7xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 332:Core/Src/system_stm32h7xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 333:Core/Src/system_stm32h7xx.c ****   *              have wrong result.
 334:Core/Src/system_stm32h7xx.c ****   *
 335:Core/Src/system_stm32h7xx.c ****   *         - The result of this function could be not correct when using fractional
 336:Core/Src/system_stm32h7xx.c ****   *           value for HSE crystal.
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 10


 337:Core/Src/system_stm32h7xx.c ****   * @param  None
 338:Core/Src/system_stm32h7xx.c ****   * @retval None
 339:Core/Src/system_stm32h7xx.c ****   */
 340:Core/Src/system_stm32h7xx.c **** void SystemCoreClockUpdate (void)
 341:Core/Src/system_stm32h7xx.c **** {
 181              		.loc 1 341 1 is_stmt 1 view -0
 182              		.cfi_startproc
 183              		@ args = 0, pretend = 0, frame = 0
 184              		@ frame_needed = 0, uses_anonymous_args = 0
 185              		@ link register save eliminated.
 186 0000 10B4     		push	{r4}
 187              		.cfi_def_cfa_offset 4
 188              		.cfi_offset 4, -4
 342:Core/Src/system_stm32h7xx.c ****   uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;
 189              		.loc 1 342 3 view .LVU57
 343:Core/Src/system_stm32h7xx.c ****   uint32_t common_system_clock;
 190              		.loc 1 343 3 view .LVU58
 344:Core/Src/system_stm32h7xx.c ****   float_t fracn1, pllvco;
 191              		.loc 1 344 3 view .LVU59
 345:Core/Src/system_stm32h7xx.c **** 
 346:Core/Src/system_stm32h7xx.c **** 
 347:Core/Src/system_stm32h7xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 348:Core/Src/system_stm32h7xx.c **** 
 349:Core/Src/system_stm32h7xx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 192              		.loc 1 349 3 view .LVU60
 193              		.loc 1 349 14 is_stmt 0 view .LVU61
 194 0002 7B4B     		ldr	r3, .L20
 195 0004 1B69     		ldr	r3, [r3, #16]
 196              		.loc 1 349 21 view .LVU62
 197 0006 03F03803 		and	r3, r3, #56
 198              		.loc 1 349 3 view .LVU63
 199 000a 182B     		cmp	r3, #24
 200 000c 00F2E680 		bhi	.L8
 201 0010 DFE813F0 		tbh	[pc, r3, lsl #1]
 202              	.L10:
 203 0014 1B00     		.2byte	(.L13-.L10)/2
 204 0016 E400     		.2byte	(.L8-.L10)/2
 205 0018 E400     		.2byte	(.L8-.L10)/2
 206 001a E400     		.2byte	(.L8-.L10)/2
 207 001c E400     		.2byte	(.L8-.L10)/2
 208 001e E400     		.2byte	(.L8-.L10)/2
 209 0020 E400     		.2byte	(.L8-.L10)/2
 210 0022 E400     		.2byte	(.L8-.L10)/2
 211 0024 1900     		.2byte	(.L12-.L10)/2
 212 0026 E400     		.2byte	(.L8-.L10)/2
 213 0028 E400     		.2byte	(.L8-.L10)/2
 214 002a E400     		.2byte	(.L8-.L10)/2
 215 002c E400     		.2byte	(.L8-.L10)/2
 216 002e E400     		.2byte	(.L8-.L10)/2
 217 0030 E400     		.2byte	(.L8-.L10)/2
 218 0032 E400     		.2byte	(.L8-.L10)/2
 219 0034 EB00     		.2byte	(.L18-.L10)/2
 220 0036 E400     		.2byte	(.L8-.L10)/2
 221 0038 E400     		.2byte	(.L8-.L10)/2
 222 003a E400     		.2byte	(.L8-.L10)/2
 223 003c E400     		.2byte	(.L8-.L10)/2
 224 003e E400     		.2byte	(.L8-.L10)/2
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 11


 225 0040 E400     		.2byte	(.L8-.L10)/2
 226 0042 E400     		.2byte	(.L8-.L10)/2
 227 0044 3700     		.2byte	(.L9-.L10)/2
 228              		.p2align 1
 229              	.L12:
 230 0046 6B4A     		ldr	r2, .L20+4
 231 0048 05E0     		b	.L11
 232              	.L13:
 350:Core/Src/system_stm32h7xx.c ****   {
 351:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 352:Core/Src/system_stm32h7xx.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 233              		.loc 1 352 5 is_stmt 1 view .LVU64
 234              		.loc 1 352 57 is_stmt 0 view .LVU65
 235 004a 694B     		ldr	r3, .L20
 236 004c 1B68     		ldr	r3, [r3]
 237              		.loc 1 352 78 view .LVU66
 238 004e C3F3C103 		ubfx	r3, r3, #3, #2
 239              		.loc 1 352 25 view .LVU67
 240 0052 694A     		ldr	r2, .L20+8
 241 0054 DA40     		lsrs	r2, r2, r3
 242              	.LVL0:
 353:Core/Src/system_stm32h7xx.c ****     break;
 243              		.loc 1 353 5 is_stmt 1 view .LVU68
 244              	.L11:
 354:Core/Src/system_stm32h7xx.c **** 
 355:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
 356:Core/Src/system_stm32h7xx.c ****     common_system_clock = CSI_VALUE;
 357:Core/Src/system_stm32h7xx.c ****     break;
 358:Core/Src/system_stm32h7xx.c **** 
 359:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 360:Core/Src/system_stm32h7xx.c ****     common_system_clock = HSE_VALUE;
 361:Core/Src/system_stm32h7xx.c ****     break;
 362:Core/Src/system_stm32h7xx.c **** 
 363:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */
 364:Core/Src/system_stm32h7xx.c **** 
 365:Core/Src/system_stm32h7xx.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
 366:Core/Src/system_stm32h7xx.c ****     SYSCLK = PLL_VCO / PLLR
 367:Core/Src/system_stm32h7xx.c ****     */
 368:Core/Src/system_stm32h7xx.c ****     pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 369:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 370:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 371:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 372:Core/Src/system_stm32h7xx.c **** 
 373:Core/Src/system_stm32h7xx.c ****     if (pllm != 0U)
 374:Core/Src/system_stm32h7xx.c ****     {
 375:Core/Src/system_stm32h7xx.c ****       switch (pllsource)
 376:Core/Src/system_stm32h7xx.c ****       {
 377:Core/Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_HSI:  /* HSI used as PLL clock source */
 378:Core/Src/system_stm32h7xx.c **** 
 379:Core/Src/system_stm32h7xx.c ****         hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 380:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 381:Core/Src/system_stm32h7xx.c **** 
 382:Core/Src/system_stm32h7xx.c ****         break;
 383:Core/Src/system_stm32h7xx.c **** 
 384:Core/Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_CSI:  /* CSI used as PLL clock source */
 385:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 386:Core/Src/system_stm32h7xx.c ****         break;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 12


 387:Core/Src/system_stm32h7xx.c **** 
 388:Core/Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_HSE:  /* HSE used as PLL clock source */
 389:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 390:Core/Src/system_stm32h7xx.c ****         break;
 391:Core/Src/system_stm32h7xx.c **** 
 392:Core/Src/system_stm32h7xx.c ****       default:
 393:Core/Src/system_stm32h7xx.c ****           hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 394:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 395:Core/Src/system_stm32h7xx.c ****         break;
 396:Core/Src/system_stm32h7xx.c ****       }
 397:Core/Src/system_stm32h7xx.c ****       pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 398:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 399:Core/Src/system_stm32h7xx.c ****     }
 400:Core/Src/system_stm32h7xx.c ****     else
 401:Core/Src/system_stm32h7xx.c ****     {
 402:Core/Src/system_stm32h7xx.c ****       common_system_clock = 0U;
 403:Core/Src/system_stm32h7xx.c ****     }
 404:Core/Src/system_stm32h7xx.c ****     break;
 405:Core/Src/system_stm32h7xx.c **** 
 406:Core/Src/system_stm32h7xx.c ****   default:
 407:Core/Src/system_stm32h7xx.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 408:Core/Src/system_stm32h7xx.c ****     break;
 409:Core/Src/system_stm32h7xx.c ****   }
 410:Core/Src/system_stm32h7xx.c **** 
 411:Core/Src/system_stm32h7xx.c ****   /* Compute SystemClock frequency --------------------------------------------------*/
 412:Core/Src/system_stm32h7xx.c **** #if defined (RCC_D1CFGR_D1CPRE)
 413:Core/Src/system_stm32h7xx.c ****   tmp = D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos];
 245              		.loc 1 413 3 view .LVU69
 246              		.loc 1 413 30 is_stmt 0 view .LVU70
 247 0056 6648     		ldr	r0, .L20
 248 0058 8369     		ldr	r3, [r0, #24]
 249              		.loc 1 413 59 view .LVU71
 250 005a C3F30323 		ubfx	r3, r3, #8, #4
 251              		.loc 1 413 25 view .LVU72
 252 005e 6749     		ldr	r1, .L20+12
 253 0060 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 254              	.LVL1:
 414:Core/Src/system_stm32h7xx.c **** 
 415:Core/Src/system_stm32h7xx.c ****   /* common_system_clock frequency : CM7 CPU frequency  */
 416:Core/Src/system_stm32h7xx.c ****   common_system_clock >>= tmp;
 255              		.loc 1 416 3 is_stmt 1 view .LVU73
 256              		.loc 1 416 23 is_stmt 0 view .LVU74
 257 0062 DA40     		lsrs	r2, r2, r3
 258              	.LVL2:
 417:Core/Src/system_stm32h7xx.c **** 
 418:Core/Src/system_stm32h7xx.c ****   /* SystemD2Clock frequency : CM4 CPU, AXI and AHBs Clock frequency  */
 419:Core/Src/system_stm32h7xx.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_
 259              		.loc 1 419 3 is_stmt 1 view .LVU75
 260              		.loc 1 419 66 is_stmt 0 view .LVU76
 261 0064 8369     		ldr	r3, [r0, #24]
 262              	.LVL3:
 263              		.loc 1 419 93 view .LVU77
 264 0066 03F00F03 		and	r3, r3, #15
 265              		.loc 1 419 61 view .LVU78
 266 006a CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 267              		.loc 1 419 118 view .LVU79
 268 006c 03F01F03 		and	r3, r3, #31
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 13


 269              		.loc 1 419 40 view .LVU80
 270 0070 22FA03F3 		lsr	r3, r2, r3
 271              		.loc 1 419 17 view .LVU81
 272 0074 6249     		ldr	r1, .L20+16
 273              		.loc 1 419 17 view .LVU82
 274 0076 0B60     		str	r3, [r1]
 420:Core/Src/system_stm32h7xx.c **** 
 421:Core/Src/system_stm32h7xx.c **** #else
 422:Core/Src/system_stm32h7xx.c ****   tmp = D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos];
 423:Core/Src/system_stm32h7xx.c **** 
 424:Core/Src/system_stm32h7xx.c ****   /* common_system_clock frequency : CM7 CPU frequency  */
 425:Core/Src/system_stm32h7xx.c ****   common_system_clock >>= tmp;
 426:Core/Src/system_stm32h7xx.c **** 
 427:Core/Src/system_stm32h7xx.c ****   /* SystemD2Clock frequency : AXI and AHBs Clock frequency  */
 428:Core/Src/system_stm32h7xx.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RC
 429:Core/Src/system_stm32h7xx.c **** 
 430:Core/Src/system_stm32h7xx.c **** #endif
 431:Core/Src/system_stm32h7xx.c **** 
 432:Core/Src/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
 433:Core/Src/system_stm32h7xx.c ****   SystemCoreClock = SystemD2Clock;
 434:Core/Src/system_stm32h7xx.c **** #else
 435:Core/Src/system_stm32h7xx.c ****   SystemCoreClock = common_system_clock;
 275              		.loc 1 435 3 is_stmt 1 view .LVU83
 276              		.loc 1 435 19 is_stmt 0 view .LVU84
 277 0078 624B     		ldr	r3, .L20+20
 278 007a 1A60     		str	r2, [r3]
 436:Core/Src/system_stm32h7xx.c **** #endif /* DUAL_CORE && CORE_CM4 */
 437:Core/Src/system_stm32h7xx.c **** }
 279              		.loc 1 437 1 view .LVU85
 280 007c 5DF8044B 		ldr	r4, [sp], #4
 281              		.cfi_remember_state
 282              		.cfi_restore 4
 283              		.cfi_def_cfa_offset 0
 284 0080 7047     		bx	lr
 285              	.LVL4:
 286              	.L9:
 287              		.cfi_restore_state
 368:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 288              		.loc 1 368 5 is_stmt 1 view .LVU86
 368:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 289              		.loc 1 368 21 is_stmt 0 view .LVU87
 290 0082 5B4B     		ldr	r3, .L20
 291 0084 996A     		ldr	r1, [r3, #40]
 368:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 292              		.loc 1 368 15 view .LVU88
 293 0086 01F00301 		and	r1, r1, #3
 294              	.LVL5:
 369:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 295              		.loc 1 369 5 is_stmt 1 view .LVU89
 369:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 296              		.loc 1 369 17 is_stmt 0 view .LVU90
 297 008a 9C6A     		ldr	r4, [r3, #40]
 369:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 298              		.loc 1 369 10 view .LVU91
 299 008c C4F30512 		ubfx	r2, r4, #4, #6
 300              	.LVL6:
 370:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 14


 301              		.loc 1 370 5 is_stmt 1 view .LVU92
 370:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 302              		.loc 1 370 22 is_stmt 0 view .LVU93
 303 0090 D86A     		ldr	r0, [r3, #44]
 370:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 304              		.loc 1 370 15 view .LVU94
 305 0092 00F00100 		and	r0, r0, #1
 306              	.LVL7:
 371:Core/Src/system_stm32h7xx.c **** 
 307              		.loc 1 371 5 is_stmt 1 view .LVU95
 371:Core/Src/system_stm32h7xx.c **** 
 308              		.loc 1 371 50 is_stmt 0 view .LVU96
 309 0096 5B6B     		ldr	r3, [r3, #52]
 371:Core/Src/system_stm32h7xx.c **** 
 310              		.loc 1 371 85 view .LVU97
 311 0098 C3F3CC03 		ubfx	r3, r3, #3, #13
 371:Core/Src/system_stm32h7xx.c **** 
 312              		.loc 1 371 23 view .LVU98
 313 009c 00FB03F3 		mul	r3, r0, r3
 371:Core/Src/system_stm32h7xx.c **** 
 314              		.loc 1 371 12 view .LVU99
 315 00a0 07EE903A 		vmov	s15, r3	@ int
 316 00a4 F8EE677A 		vcvt.f32.u32	s15, s15
 317              	.LVL8:
 373:Core/Src/system_stm32h7xx.c ****     {
 318              		.loc 1 373 5 is_stmt 1 view .LVU100
 373:Core/Src/system_stm32h7xx.c ****     {
 319              		.loc 1 373 8 is_stmt 0 view .LVU101
 320 00a8 14F47C7F 		tst	r4, #1008
 321 00ac D3D0     		beq	.L11
 375:Core/Src/system_stm32h7xx.c ****       {
 322              		.loc 1 375 7 is_stmt 1 view .LVU102
 323 00ae 0129     		cmp	r1, #1
 324 00b0 36D0     		beq	.L14
 325 00b2 0229     		cmp	r1, #2
 326 00b4 51D0     		beq	.L15
 327 00b6 0029     		cmp	r1, #0
 328 00b8 6CD1     		bne	.L16
 379:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 329              		.loc 1 379 9 view .LVU103
 379:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 330              		.loc 1 379 39 is_stmt 0 view .LVU104
 331 00ba 4D48     		ldr	r0, .L20
 332              	.LVL9:
 379:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 333              		.loc 1 379 39 view .LVU105
 334 00bc 0168     		ldr	r1, [r0]
 335              	.LVL10:
 379:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 336              		.loc 1 379 60 view .LVU106
 337 00be C1F3C101 		ubfx	r1, r1, #3, #2
 379:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 338              		.loc 1 379 18 view .LVU107
 339 00c2 4D4B     		ldr	r3, .L20+8
 340 00c4 CB40     		lsrs	r3, r3, r1
 341              	.LVL11:
 380:Core/Src/system_stm32h7xx.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 15


 342              		.loc 1 380 9 is_stmt 1 view .LVU108
 380:Core/Src/system_stm32h7xx.c **** 
 343              		.loc 1 380 20 is_stmt 0 view .LVU109
 344 00c6 07EE103A 		vmov	s14, r3	@ int
 345 00ca F8EE476A 		vcvt.f32.u32	s13, s14
 380:Core/Src/system_stm32h7xx.c **** 
 346              		.loc 1 380 40 view .LVU110
 347 00ce 07EE102A 		vmov	s14, r2	@ int
 348 00d2 B8EE476A 		vcvt.f32.u32	s12, s14
 380:Core/Src/system_stm32h7xx.c **** 
 349              		.loc 1 380 38 view .LVU111
 350 00d6 86EE867A 		vdiv.f32	s14, s13, s12
 380:Core/Src/system_stm32h7xx.c **** 
 351              		.loc 1 380 81 view .LVU112
 352 00da 036B     		ldr	r3, [r0, #48]
 353              	.LVL12:
 380:Core/Src/system_stm32h7xx.c **** 
 354              		.loc 1 380 67 view .LVU113
 355 00dc C3F30803 		ubfx	r3, r3, #0, #9
 380:Core/Src/system_stm32h7xx.c **** 
 356              		.loc 1 380 58 view .LVU114
 357 00e0 06EE903A 		vmov	s13, r3	@ int
 358 00e4 F8EE666A 		vcvt.f32.u32	s13, s13
 380:Core/Src/system_stm32h7xx.c **** 
 359              		.loc 1 380 120 view .LVU115
 360 00e8 9FED476A 		vldr.32	s12, .L20+24
 361 00ec 67EE867A 		vmul.f32	s15, s15, s12
 362              	.LVL13:
 380:Core/Src/system_stm32h7xx.c **** 
 363              		.loc 1 380 111 view .LVU116
 364 00f0 76EEA77A 		vadd.f32	s15, s13, s15
 380:Core/Src/system_stm32h7xx.c **** 
 365              		.loc 1 380 138 view .LVU117
 366 00f4 F7EE006A 		vmov.f32	s13, #1.0e+0
 367 00f8 77EEA67A 		vadd.f32	s15, s15, s13
 380:Core/Src/system_stm32h7xx.c **** 
 368              		.loc 1 380 16 view .LVU118
 369 00fc 27EE277A 		vmul.f32	s14, s14, s15
 370              	.LVL14:
 382:Core/Src/system_stm32h7xx.c **** 
 371              		.loc 1 382 9 is_stmt 1 view .LVU119
 372              	.L17:
 397:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 373              		.loc 1 397 7 view .LVU120
 397:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 374              		.loc 1 397 20 is_stmt 0 view .LVU121
 375 0100 3B4B     		ldr	r3, .L20
 376 0102 1B6B     		ldr	r3, [r3, #48]
 397:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 377              		.loc 1 397 50 view .LVU122
 378 0104 C3F34623 		ubfx	r3, r3, #9, #7
 397:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 379              		.loc 1 397 12 view .LVU123
 380 0108 0133     		adds	r3, r3, #1
 381              	.LVL15:
 398:Core/Src/system_stm32h7xx.c ****     }
 382              		.loc 1 398 7 is_stmt 1 view .LVU124
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 16


 398:Core/Src/system_stm32h7xx.c ****     }
 383              		.loc 1 398 57 is_stmt 0 view .LVU125
 384 010a 07EE903A 		vmov	s15, r3	@ int
 385 010e F8EE677A 		vcvt.f32.u32	s15, s15
 398:Core/Src/system_stm32h7xx.c ****     }
 386              		.loc 1 398 40 view .LVU126
 387 0112 C7EE276A 		vdiv.f32	s13, s14, s15
 398:Core/Src/system_stm32h7xx.c ****     }
 388              		.loc 1 398 27 view .LVU127
 389 0116 FCEEE67A 		vcvt.u32.f32	s15, s13
 390 011a 17EE902A 		vmov	r2, s15	@ int
 391              	.LVL16:
 398:Core/Src/system_stm32h7xx.c ****     }
 392              		.loc 1 398 27 view .LVU128
 393 011e 9AE7     		b	.L11
 394              	.LVL17:
 395              	.L14:
 385:Core/Src/system_stm32h7xx.c ****         break;
 396              		.loc 1 385 11 is_stmt 1 view .LVU129
 385:Core/Src/system_stm32h7xx.c ****         break;
 397              		.loc 1 385 42 is_stmt 0 view .LVU130
 398 0120 07EE102A 		vmov	s14, r2	@ int
 399 0124 F8EE476A 		vcvt.f32.u32	s13, s14
 385:Core/Src/system_stm32h7xx.c ****         break;
 400              		.loc 1 385 40 view .LVU131
 401 0128 9FED386A 		vldr.32	s12, .L20+28
 402 012c 86EE267A 		vdiv.f32	s14, s12, s13
 385:Core/Src/system_stm32h7xx.c ****         break;
 403              		.loc 1 385 83 view .LVU132
 404 0130 2F4B     		ldr	r3, .L20
 405 0132 1B6B     		ldr	r3, [r3, #48]
 385:Core/Src/system_stm32h7xx.c ****         break;
 406              		.loc 1 385 69 view .LVU133
 407 0134 C3F30803 		ubfx	r3, r3, #0, #9
 385:Core/Src/system_stm32h7xx.c ****         break;
 408              		.loc 1 385 60 view .LVU134
 409 0138 06EE903A 		vmov	s13, r3	@ int
 410 013c F8EE666A 		vcvt.f32.u32	s13, s13
 385:Core/Src/system_stm32h7xx.c ****         break;
 411              		.loc 1 385 122 view .LVU135
 412 0140 9FED316A 		vldr.32	s12, .L20+24
 413 0144 67EE867A 		vmul.f32	s15, s15, s12
 414              	.LVL18:
 385:Core/Src/system_stm32h7xx.c ****         break;
 415              		.loc 1 385 113 view .LVU136
 416 0148 76EEA77A 		vadd.f32	s15, s13, s15
 385:Core/Src/system_stm32h7xx.c ****         break;
 417              		.loc 1 385 140 view .LVU137
 418 014c F7EE006A 		vmov.f32	s13, #1.0e+0
 419 0150 77EEA67A 		vadd.f32	s15, s15, s13
 385:Core/Src/system_stm32h7xx.c ****         break;
 420              		.loc 1 385 18 view .LVU138
 421 0154 27EE277A 		vmul.f32	s14, s14, s15
 422              	.LVL19:
 386:Core/Src/system_stm32h7xx.c **** 
 423              		.loc 1 386 9 is_stmt 1 view .LVU139
 424 0158 D2E7     		b	.L17
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 17


 425              	.LVL20:
 426              	.L15:
 389:Core/Src/system_stm32h7xx.c ****         break;
 427              		.loc 1 389 11 view .LVU140
 389:Core/Src/system_stm32h7xx.c ****         break;
 428              		.loc 1 389 42 is_stmt 0 view .LVU141
 429 015a 07EE102A 		vmov	s14, r2	@ int
 430 015e F8EE476A 		vcvt.f32.u32	s13, s14
 389:Core/Src/system_stm32h7xx.c ****         break;
 431              		.loc 1 389 40 view .LVU142
 432 0162 9FED2B6A 		vldr.32	s12, .L20+32
 433 0166 86EE267A 		vdiv.f32	s14, s12, s13
 389:Core/Src/system_stm32h7xx.c ****         break;
 434              		.loc 1 389 83 view .LVU143
 435 016a 214B     		ldr	r3, .L20
 436 016c 1B6B     		ldr	r3, [r3, #48]
 389:Core/Src/system_stm32h7xx.c ****         break;
 437              		.loc 1 389 69 view .LVU144
 438 016e C3F30803 		ubfx	r3, r3, #0, #9
 389:Core/Src/system_stm32h7xx.c ****         break;
 439              		.loc 1 389 60 view .LVU145
 440 0172 06EE903A 		vmov	s13, r3	@ int
 441 0176 F8EE666A 		vcvt.f32.u32	s13, s13
 389:Core/Src/system_stm32h7xx.c ****         break;
 442              		.loc 1 389 122 view .LVU146
 443 017a 9FED236A 		vldr.32	s12, .L20+24
 444 017e 67EE867A 		vmul.f32	s15, s15, s12
 445              	.LVL21:
 389:Core/Src/system_stm32h7xx.c ****         break;
 446              		.loc 1 389 113 view .LVU147
 447 0182 76EEA77A 		vadd.f32	s15, s13, s15
 389:Core/Src/system_stm32h7xx.c ****         break;
 448              		.loc 1 389 140 view .LVU148
 449 0186 F7EE006A 		vmov.f32	s13, #1.0e+0
 450 018a 77EEA67A 		vadd.f32	s15, s15, s13
 389:Core/Src/system_stm32h7xx.c ****         break;
 451              		.loc 1 389 18 view .LVU149
 452 018e 27EE277A 		vmul.f32	s14, s14, s15
 453              	.LVL22:
 390:Core/Src/system_stm32h7xx.c **** 
 454              		.loc 1 390 9 is_stmt 1 view .LVU150
 455 0192 B5E7     		b	.L17
 456              	.LVL23:
 457              	.L16:
 393:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 458              		.loc 1 393 11 view .LVU151
 393:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 459              		.loc 1 393 41 is_stmt 0 view .LVU152
 460 0194 1648     		ldr	r0, .L20
 461              	.LVL24:
 393:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 462              		.loc 1 393 41 view .LVU153
 463 0196 0168     		ldr	r1, [r0]
 464              	.LVL25:
 393:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 465              		.loc 1 393 62 view .LVU154
 466 0198 C1F3C101 		ubfx	r1, r1, #3, #2
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 18


 393:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 467              		.loc 1 393 20 view .LVU155
 468 019c 164B     		ldr	r3, .L20+8
 469 019e CB40     		lsrs	r3, r3, r1
 470              	.LVL26:
 394:Core/Src/system_stm32h7xx.c ****         break;
 471              		.loc 1 394 11 is_stmt 1 view .LVU156
 394:Core/Src/system_stm32h7xx.c ****         break;
 472              		.loc 1 394 21 is_stmt 0 view .LVU157
 473 01a0 07EE103A 		vmov	s14, r3	@ int
 474 01a4 F8EE476A 		vcvt.f32.u32	s13, s14
 394:Core/Src/system_stm32h7xx.c ****         break;
 475              		.loc 1 394 41 view .LVU158
 476 01a8 07EE102A 		vmov	s14, r2	@ int
 477 01ac B8EE476A 		vcvt.f32.u32	s12, s14
 394:Core/Src/system_stm32h7xx.c ****         break;
 478              		.loc 1 394 39 view .LVU159
 479 01b0 86EE867A 		vdiv.f32	s14, s13, s12
 394:Core/Src/system_stm32h7xx.c ****         break;
 480              		.loc 1 394 82 view .LVU160
 481 01b4 036B     		ldr	r3, [r0, #48]
 482              	.LVL27:
 394:Core/Src/system_stm32h7xx.c ****         break;
 483              		.loc 1 394 68 view .LVU161
 484 01b6 C3F30803 		ubfx	r3, r3, #0, #9
 394:Core/Src/system_stm32h7xx.c ****         break;
 485              		.loc 1 394 59 view .LVU162
 486 01ba 06EE903A 		vmov	s13, r3	@ int
 487 01be F8EE666A 		vcvt.f32.u32	s13, s13
 394:Core/Src/system_stm32h7xx.c ****         break;
 488              		.loc 1 394 121 view .LVU163
 489 01c2 9FED116A 		vldr.32	s12, .L20+24
 490 01c6 67EE867A 		vmul.f32	s15, s15, s12
 491              	.LVL28:
 394:Core/Src/system_stm32h7xx.c ****         break;
 492              		.loc 1 394 112 view .LVU164
 493 01ca 76EEA77A 		vadd.f32	s15, s13, s15
 394:Core/Src/system_stm32h7xx.c ****         break;
 494              		.loc 1 394 139 view .LVU165
 495 01ce F7EE006A 		vmov.f32	s13, #1.0e+0
 496 01d2 77EEA67A 		vadd.f32	s15, s15, s13
 394:Core/Src/system_stm32h7xx.c ****         break;
 497              		.loc 1 394 18 view .LVU166
 498 01d6 27EE277A 		vmul.f32	s14, s14, s15
 499              	.LVL29:
 395:Core/Src/system_stm32h7xx.c ****       }
 500              		.loc 1 395 9 is_stmt 1 view .LVU167
 501 01da 91E7     		b	.L17
 502              	.LVL30:
 503              	.L8:
 407:Core/Src/system_stm32h7xx.c ****     break;
 504              		.loc 1 407 5 view .LVU168
 407:Core/Src/system_stm32h7xx.c ****     break;
 505              		.loc 1 407 57 is_stmt 0 view .LVU169
 506 01dc 044B     		ldr	r3, .L20
 507 01de 1B68     		ldr	r3, [r3]
 407:Core/Src/system_stm32h7xx.c ****     break;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 19


 508              		.loc 1 407 78 view .LVU170
 509 01e0 C3F3C103 		ubfx	r3, r3, #3, #2
 407:Core/Src/system_stm32h7xx.c ****     break;
 510              		.loc 1 407 25 view .LVU171
 511 01e4 044A     		ldr	r2, .L20+8
 512 01e6 DA40     		lsrs	r2, r2, r3
 513              	.LVL31:
 408:Core/Src/system_stm32h7xx.c ****   }
 514              		.loc 1 408 5 is_stmt 1 view .LVU172
 515 01e8 35E7     		b	.L11
 516              	.LVL32:
 517              	.L18:
 360:Core/Src/system_stm32h7xx.c ****     break;
 518              		.loc 1 360 25 is_stmt 0 view .LVU173
 519 01ea 0A4A     		ldr	r2, .L20+36
 520 01ec 33E7     		b	.L11
 521              	.L21:
 522 01ee 00BF     		.align	2
 523              	.L20:
 524 01f0 00440258 		.word	1476543488
 525 01f4 00093D00 		.word	4000000
 526 01f8 0090D003 		.word	64000000
 527 01fc 00000000 		.word	D1CorePrescTable
 528 0200 00000000 		.word	SystemD2Clock
 529 0204 00000000 		.word	SystemCoreClock
 530 0208 00000039 		.word	956301312
 531 020c 0024744A 		.word	1249125376
 532 0210 20BCBE4B 		.word	1270791200
 533 0214 40787D01 		.word	25000000
 534              		.cfi_endproc
 535              	.LFE336:
 537              		.global	D1CorePrescTable
 538              		.section	.rodata.D1CorePrescTable,"a"
 539              		.align	2
 542              	D1CorePrescTable:
 543 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 543      01020304 
 543      01020304 
 543      06
 544 000d 070809   		.ascii	"\007\010\011"
 545              		.global	SystemD2Clock
 546              		.section	.data.SystemD2Clock,"aw"
 547              		.align	2
 550              	SystemD2Clock:
 551 0000 0090D003 		.word	64000000
 552              		.global	SystemCoreClock
 553              		.section	.data.SystemCoreClock,"aw"
 554              		.align	2
 557              	SystemCoreClock:
 558 0000 0090D003 		.word	64000000
 559              		.text
 560              	.Letext0:
 561              		.file 2 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 562              		.file 3 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 563              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 564              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 565              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h750xx.h"
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 20


 566              		.file 7 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32h7xx.c
C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s:20     .text.SystemInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s:26     .text.SystemInit:00000000 SystemInit
C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s:159    .text.SystemInit:000000a0 $d
C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s:173    .text.SystemCoreClockUpdate:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s:179    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s:203    .text.SystemCoreClockUpdate:00000014 $d
C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s:228    .text.SystemCoreClockUpdate:00000046 $t
C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s:524    .text.SystemCoreClockUpdate:000001f0 $d
C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s:542    .rodata.D1CorePrescTable:00000000 D1CorePrescTable
C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s:550    .data.SystemD2Clock:00000000 SystemD2Clock
C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s:557    .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s:539    .rodata.D1CorePrescTable:00000000 $d
C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s:547    .data.SystemD2Clock:00000000 $d
C:\Users\gamin\AppData\Local\Temp\cc76uOZi.s:554    .data.SystemCoreClock:00000000 $d

NO UNDEFINED SYMBOLS
