1732714154 0 1732714154 "/home/saul/projects/ASKA/layoutverification/pvs_drc/aska_top_16ele_v2_TOP/aska_top_16ele_v2_TOP_drc.err" "drcbrowser" "" "" "" "" "" "" "" "" "" "" "" true
1729084716 0 1729084716 "/home/saul/projects/ASKA/PvsLVS/aska_top_16ele_v2_TOP" "lvsbrowser" "" "" "" "/home/saul/projects/ASKA/PvsLVS/aska_top_16ele_v2_TOP/" "auCdl" "auCdl schematic cmos_sch" "/home/saul/projects/ASKA/PvsLVS/aska_top_16ele_v2_TOP/lay_cellMap.txt" "" "" "" "" true
1729083804 0 1729083804 "/home/saul/projects/ASKA/layoutverification/pvs_drc/aska_top_16ele_v2/aska_top_16ele_v2_drc.err" "drcbrowser" "" "" "" "" "" "" "" "" "" "" "" true
1724655194 0 1724655194 "/home/saul/projects/ASKA/PvsLVS/hvswitch8" "lvsbrowser" "" "" "" "/home/saul/projects/ASKA/PvsLVS/hvswitch8/" "auCdl" "auCdl schematic cmos_sch" "/home/saul/projects/ASKA/PvsLVS/hvswitch8/lay_cellMap.txt" "" "" "" "" true
1724654831 0 1724654831 "/home/saul/projects/ASKA/PvsLVS/pulse_generator" "lvsbrowser" "" "" "" "/home/saul/projects/ASKA/PvsLVS/pulse_generator/" "auCdl" "auCdl schematic cmos_sch" "/home/saul/projects/ASKA/PvsLVS/pulse_generator/lay_cellMap.txt" "" "" "" "" true
1724654677 0 1724654677 "/home/saul/projects/ASKA/layoutverification/pvs_drc/pulse_generator/pulse_generator_drc.err" "drcbrowser" "" "" "" "" "" "" "" "" "" "" "" true
1724654228 0 1724654228 "/home/saul/projects/ASKA/PvsLVS/bias" "lvsbrowser" "" "" "" "/home/saul/projects/ASKA/PvsLVS/bias/" "auCdl" "auCdl schematic cmos_sch" "/home/saul/projects/ASKA/PvsLVS/bias/lay_cellMap.txt" "" "" "" "" true
1724654165 0 1724654165 "/home/saul/projects/ASKA/layoutverification/pvs_drc/bias/bias_drc.err" "drcbrowser" "" "" "" "" "" "" "" "" "" "" "" true
1724653840 0 1724653840 "/home/saul/projects/ASKA/PvsLVS/ref_bias" "lvsbrowser" "" "" "" "/home/saul/projects/ASKA/PvsLVS/ref_bias/" "auCdl" "auCdl schematic cmos_sch" "/home/saul/projects/ASKA/PvsLVS/ref_bias/lay_cellMap.txt" "" "" "" "" true
1724652936 0 1724652936 "/home/saul/projects/ASKA/PvsLVS/bandgap_su" "lvsbrowser" "" "" "" "/home/saul/projects/ASKA/PvsLVS/bandgap_su/" "auCdl" "auCdl schematic cmos_sch" "/home/saul/projects/ASKA/PvsLVS/bandgap_su/lay_cellMap.txt" "" "" "" "" true
