// Seed: 1436329499
module module_0 (
    input  id_1
    , id_2,
    output id_3
);
  logic id_4;
endmodule
`timescale 1ps / 1ps
module module_1 #(
    parameter id_1 = 32'd35
);
  assign id_1 = 1 << id_1 - id_1[{id_1}];
endmodule
