

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5'
================================================================
* Date:           Fri May 10 12:39:14 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_20 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.483 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_5  |        5|        5|         1|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%add8117 = alloca i32 1"   --->   Operation 4 'alloca' 'add8117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 5 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arg1_r_9_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_9_cast"   --->   Operation 6 'read' 'arg1_r_9_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg1_r_8_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_8_cast"   --->   Operation 7 'read' 'arg1_r_8_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_7_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_7_cast"   --->   Operation 8 'read' 'arg1_r_7_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_6_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_6_cast"   --->   Operation 9 'read' 'arg1_r_6_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_5_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_5_cast"   --->   Operation 10 'read' 'arg1_r_5_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload"   --->   Operation 11 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 12 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 13 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_reload"   --->   Operation 14 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_reload"   --->   Operation 15 'read' 'arg1_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_1_load_4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_1_load_4"   --->   Operation 16 'read' 'arr_1_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i_2"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_1_load_4_read, i64 %add8117"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc82"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.48>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = load i3 %i_2" [d3.cpp:44]   --->   Operation 20 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.67ns)   --->   "%icmp_ln44 = icmp_eq  i3 %i, i3 5" [d3.cpp:44]   --->   Operation 21 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.67ns)   --->   "%add_ln44 = add i3 %i, i3 1" [d3.cpp:44]   --->   Operation 22 'add' 'add_ln44' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc82.split, void %VITIS_LOOP_54_7.exitStub" [d3.cpp:44]   --->   Operation 23 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%add8117_load = load i64 %add8117" [d3.cpp:50]   --->   Operation 24 'load' 'add8117_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:46]   --->   Operation 25 'specpipeline' 'specpipeline_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [d3.cpp:44]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [d3.cpp:44]   --->   Operation 27 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i3 %i" [d3.cpp:44]   --->   Operation 28 'zext' 'zext_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.79ns)   --->   "%sub_ln47 = sub i4 9, i4 %zext_ln44" [d3.cpp:47]   --->   Operation 29 'sub' 'sub_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.57ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %arg1_r_reload_read, i32 %arg1_r_1_reload_read, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i3 %i" [d3.cpp:50]   --->   Operation 30 'mux' 'tmp_4' <Predicate = (!icmp_ln44)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %tmp_4" [d3.cpp:50]   --->   Operation 31 'zext' 'zext_ln50' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.75ns)   --->   "%tmp_5 = mux i31 @_ssdm_op_Mux.ap_auto.10i31.i4, i31 0, i31 0, i31 0, i31 0, i31 0, i31 %arg1_r_5_cast_read, i31 %arg1_r_6_cast_read, i31 %arg1_r_7_cast_read, i31 %arg1_r_8_cast_read, i31 %arg1_r_9_cast_read, i4 %sub_ln47" [d3.cpp:50]   --->   Operation 32 'mux' 'tmp_5' <Predicate = (!icmp_ln44)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_5, i1 0" [d3.cpp:50]   --->   Operation 33 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %shl_ln2" [d3.cpp:50]   --->   Operation 34 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : [1/1] (0.90ns)   --->   Input mux for Operation 35 '%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50'
ST_2 : Operation 35 [1/1] (2.51ns)   --->   "%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 35 'mul' 'mul_ln50' <Predicate = (!icmp_ln44)> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.08ns)   --->   "%add_ln50 = add i64 %mul_ln50, i64 %add8117_load" [d3.cpp:50]   --->   Operation 36 'add' 'add_ln50' <Predicate = (!icmp_ln44)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln44 = store i3 %add_ln44, i3 %i_2" [d3.cpp:44]   --->   Operation 37 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln44 = store i64 %add_ln50, i64 %add8117" [d3.cpp:44]   --->   Operation 38 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc82" [d3.cpp:44]   --->   Operation 39 'br' 'br_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%add8117_load_1 = load i64 %add8117"   --->   Operation 40 'load' 'add8117_load_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add8117_out, i64 %add8117_load_1"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_1_load_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_5_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_6_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_7_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_8_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_9_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add8117_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add8117                (alloca           ) [ 011]
i_2                    (alloca           ) [ 011]
arg1_r_9_cast_read     (read             ) [ 011]
arg1_r_8_cast_read     (read             ) [ 011]
arg1_r_7_cast_read     (read             ) [ 011]
arg1_r_6_cast_read     (read             ) [ 011]
arg1_r_5_cast_read     (read             ) [ 011]
arg1_r_4_reload_read   (read             ) [ 011]
arg1_r_3_reload_read   (read             ) [ 011]
arg1_r_2_reload_read   (read             ) [ 011]
arg1_r_1_reload_read   (read             ) [ 011]
arg1_r_reload_read     (read             ) [ 011]
arr_1_load_4_read      (read             ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i                      (load             ) [ 000]
icmp_ln44              (icmp             ) [ 011]
add_ln44               (add              ) [ 000]
br_ln44                (br               ) [ 000]
add8117_load           (load             ) [ 000]
specpipeline_ln46      (specpipeline     ) [ 000]
speclooptripcount_ln44 (speclooptripcount) [ 000]
specloopname_ln44      (specloopname     ) [ 000]
zext_ln44              (zext             ) [ 000]
sub_ln47               (sub              ) [ 000]
tmp_4                  (mux              ) [ 000]
zext_ln50              (zext             ) [ 000]
tmp_5                  (mux              ) [ 000]
shl_ln2                (bitconcatenate   ) [ 000]
zext_ln50_1            (zext             ) [ 000]
mul_ln50               (mul              ) [ 000]
add_ln50               (add              ) [ 000]
store_ln44             (store            ) [ 000]
store_ln44             (store            ) [ 000]
br_ln44                (br               ) [ 000]
add8117_load_1         (load             ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_1_load_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1_load_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_1_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_2_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_3_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_4_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_5_cast">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_5_cast"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_6_cast">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_6_cast"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_7_cast">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_7_cast"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_8_cast">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_8_cast"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_9_cast">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_9_cast"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="add8117_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add8117_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.5i32.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10i31.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="add8117_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add8117/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_2_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="arg1_r_9_cast_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="31" slack="0"/>
<pin id="76" dir="0" index="1" bw="31" slack="0"/>
<pin id="77" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_9_cast_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="arg1_r_8_cast_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="31" slack="0"/>
<pin id="82" dir="0" index="1" bw="31" slack="0"/>
<pin id="83" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_8_cast_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="arg1_r_7_cast_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="31" slack="0"/>
<pin id="88" dir="0" index="1" bw="31" slack="0"/>
<pin id="89" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_7_cast_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="arg1_r_6_cast_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="31" slack="0"/>
<pin id="94" dir="0" index="1" bw="31" slack="0"/>
<pin id="95" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_6_cast_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="arg1_r_5_cast_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="31" slack="0"/>
<pin id="100" dir="0" index="1" bw="31" slack="0"/>
<pin id="101" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_5_cast_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="arg1_r_4_reload_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="arg1_r_3_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="arg1_r_2_reload_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="arg1_r_1_reload_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_reload_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="arg1_r_reload_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_reload_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="arr_1_load_4_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_1_load_4_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln0_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="0" index="2" bw="64" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="mul_ln50_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln0_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="1"/>
<pin id="163" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln44_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln44_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add8117_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="1"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add8117_load/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln44_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sub_ln47_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="3" slack="0"/>
<pin id="186" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln47/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_4_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="0" index="2" bw="32" slack="1"/>
<pin id="193" dir="0" index="3" bw="32" slack="1"/>
<pin id="194" dir="0" index="4" bw="32" slack="1"/>
<pin id="195" dir="0" index="5" bw="32" slack="1"/>
<pin id="196" dir="0" index="6" bw="3" slack="0"/>
<pin id="197" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln50_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_5_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="31" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="0" index="3" bw="1" slack="0"/>
<pin id="210" dir="0" index="4" bw="1" slack="0"/>
<pin id="211" dir="0" index="5" bw="1" slack="0"/>
<pin id="212" dir="0" index="6" bw="31" slack="1"/>
<pin id="213" dir="0" index="7" bw="31" slack="1"/>
<pin id="214" dir="0" index="8" bw="31" slack="1"/>
<pin id="215" dir="0" index="9" bw="31" slack="1"/>
<pin id="216" dir="0" index="10" bw="31" slack="1"/>
<pin id="217" dir="0" index="11" bw="4" slack="0"/>
<pin id="218" dir="1" index="12" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="shl_ln2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="31" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln50_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln50_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="0"/>
<pin id="241" dir="0" index="1" bw="64" slack="0"/>
<pin id="242" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln44_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="0" index="1" bw="3" slack="1"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln44_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="1"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add8117_load_1_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="1"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add8117_load_1/2 "/>
</bind>
</comp>

<comp id="259" class="1005" name="add8117_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add8117 "/>
</bind>
</comp>

<comp id="267" class="1005" name="i_2_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="arg1_r_9_cast_read_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="31" slack="1"/>
<pin id="276" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_9_cast_read "/>
</bind>
</comp>

<comp id="279" class="1005" name="arg1_r_8_cast_read_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="1"/>
<pin id="281" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_8_cast_read "/>
</bind>
</comp>

<comp id="284" class="1005" name="arg1_r_7_cast_read_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="31" slack="1"/>
<pin id="286" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_7_cast_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="arg1_r_6_cast_read_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="31" slack="1"/>
<pin id="291" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_6_cast_read "/>
</bind>
</comp>

<comp id="294" class="1005" name="arg1_r_5_cast_read_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="31" slack="1"/>
<pin id="296" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_5_cast_read "/>
</bind>
</comp>

<comp id="299" class="1005" name="arg1_r_4_reload_read_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_4_reload_read "/>
</bind>
</comp>

<comp id="304" class="1005" name="arg1_r_3_reload_read_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_3_reload_read "/>
</bind>
</comp>

<comp id="309" class="1005" name="arg1_r_2_reload_read_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_reload_read "/>
</bind>
</comp>

<comp id="314" class="1005" name="arg1_r_1_reload_read_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_reload_read "/>
</bind>
</comp>

<comp id="319" class="1005" name="arg1_r_reload_read_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="64" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="134" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="161" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="161" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="179" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="161" pin="1"/><net_sink comp="189" pin=6"/></net>

<net id="203"><net_src comp="189" pin="7"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="219"><net_src comp="56" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="220"><net_src comp="58" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="222"><net_src comp="58" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="205" pin=4"/></net>

<net id="224"><net_src comp="58" pin="0"/><net_sink comp="205" pin=5"/></net>

<net id="225"><net_src comp="183" pin="2"/><net_sink comp="205" pin=11"/></net>

<net id="231"><net_src comp="60" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="205" pin="12"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="62" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="243"><net_src comp="147" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="176" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="170" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="239" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="262"><net_src comp="66" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="270"><net_src comp="70" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="277"><net_src comp="74" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="205" pin=10"/></net>

<net id="282"><net_src comp="80" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="205" pin=9"/></net>

<net id="287"><net_src comp="86" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="205" pin=8"/></net>

<net id="292"><net_src comp="92" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="205" pin=7"/></net>

<net id="297"><net_src comp="98" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="205" pin=6"/></net>

<net id="302"><net_src comp="104" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="189" pin=5"/></net>

<net id="307"><net_src comp="110" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="189" pin=4"/></net>

<net id="312"><net_src comp="116" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="189" pin=3"/></net>

<net id="317"><net_src comp="122" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="322"><net_src comp="128" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="189" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add8117_out | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arr_1_load_4 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_1_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_2_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_3_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_4_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_5_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_6_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_7_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_8_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_9_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln44 : 1
		add_ln44 : 1
		br_ln44 : 2
		zext_ln44 : 1
		sub_ln47 : 2
		tmp_4 : 1
		zext_ln50 : 2
		tmp_5 : 3
		shl_ln2 : 4
		zext_ln50_1 : 5
		mul_ln50 : 6
		add_ln50 : 7
		store_ln44 : 2
		store_ln44 : 8
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|    add   |          add_ln44_fu_170         |    0    |    0    |    10   |
|          |          add_ln50_fu_239         |    0    |    0    |    71   |
|----------|----------------------------------|---------|---------|---------|
|    mux   |           tmp_4_fu_189           |    0    |    0    |    26   |
|          |           tmp_5_fu_205           |    0    |    0    |    54   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |          mul_ln50_fu_147         |    4    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          sub_ln47_fu_183         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln44_fu_164         |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|          |   arg1_r_9_cast_read_read_fu_74  |    0    |    0    |    0    |
|          |   arg1_r_8_cast_read_read_fu_80  |    0    |    0    |    0    |
|          |   arg1_r_7_cast_read_read_fu_86  |    0    |    0    |    0    |
|          |   arg1_r_6_cast_read_read_fu_92  |    0    |    0    |    0    |
|          |   arg1_r_5_cast_read_read_fu_98  |    0    |    0    |    0    |
|   read   | arg1_r_4_reload_read_read_fu_104 |    0    |    0    |    0    |
|          | arg1_r_3_reload_read_read_fu_110 |    0    |    0    |    0    |
|          | arg1_r_2_reload_read_read_fu_116 |    0    |    0    |    0    |
|          | arg1_r_1_reload_read_read_fu_122 |    0    |    0    |    0    |
|          |  arg1_r_reload_read_read_fu_128  |    0    |    0    |    0    |
|          |   arr_1_load_4_read_read_fu_134  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_140      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln44_fu_179         |    0    |    0    |    0    |
|   zext   |         zext_ln50_fu_200         |    0    |    0    |    0    |
|          |        zext_ln50_1_fu_234        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|          shl_ln2_fu_226          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    4    |    0    |   203   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       add8117_reg_259      |   64   |
|arg1_r_1_reload_read_reg_314|   32   |
|arg1_r_2_reload_read_reg_309|   32   |
|arg1_r_3_reload_read_reg_304|   32   |
|arg1_r_4_reload_read_reg_299|   32   |
| arg1_r_5_cast_read_reg_294 |   31   |
| arg1_r_6_cast_read_reg_289 |   31   |
| arg1_r_7_cast_read_reg_284 |   31   |
| arg1_r_8_cast_read_reg_279 |   31   |
| arg1_r_9_cast_read_reg_274 |   31   |
| arg1_r_reload_read_reg_319 |   32   |
|         i_2_reg_267        |    3   |
+----------------------------+--------+
|            Total           |   382  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   203  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   382  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   382  |   203  |
+-----------+--------+--------+--------+
