<dec f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='226' type='443'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='226'>// sign- or zero-extend elements to i64 and sum, returning</doc>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='63263' u='r' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='63263' u='r' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1733' c='_ZNK4llvm17ARMTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='12435' u='r' c='_ZL19PerformADDVecReducePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='12439' u='r' c='_ZL19PerformADDVecReducePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='15080' u='r' c='_ZL27PerformVECREDUCE_ADDCombinePN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='15454' u='r' c='_ZNK4llvm17ARMTargetLowering23PerformIntrinsicCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
