Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : XC6SLX45-CSG324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : FSM

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/alexandra/Documentos/ProyectoDigital/FSM/FSM.v" into library work
Parsing module <FSM>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <FSM>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FSM>.
    Related source file is "/home/alexandra/Documentos/ProyectoDigital/FSM/FSM.v".
    Found 2-bit register for signal <STATE>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <STATE[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
-------------------

Optimizing unit <FSM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block FSM, actual ratio is 0.
FlipFlop STATE_FSM_FFd1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop STATE_FSM_FFd2 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3
#      INV                         : 1
#      LUT3                        : 1
#      LUT4                        : 1
# FlipFlops/Latches                : 4
#      FDR                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 4
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               2  out of  54576     0%  
 Number of Slice LUTs:                    3  out of  27288     0%  
    Number used as Logic:                 3  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      5
   Number with an unused Flip Flop:       3  out of      5    60%  
   Number with an unused LUT:             2  out of      5    40%  
   Number of fully used LUT-FF pairs:     0  out of      5     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    218     3%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.473ns (Maximum Frequency: 678.771MHz)
   Minimum input arrival time before clock: 2.354ns
   Maximum output required time after clock: 4.453ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 1.473ns (frequency: 678.771MHz)
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Delay:               1.473ns (Levels of Logic = 1)
  Source:            STATE_FSM_FFd1 (FF)
  Destination:       STATE_FSM_FFd2 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: STATE_FSM_FFd1 to STATE_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.721  STATE_FSM_FFd1 (STATE_FSM_FFd1)
     LUT4:I2->O            2   0.203   0.000  STATE_FSM_FFd1-In11 (STATE_FSM_FFd1-In1)
     FDR:D                     0.102          STATE_FSM_FFd1
    ----------------------------------------
    Total                      1.473ns (0.752ns logic, 0.721ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 10 / 8
-------------------------------------------------------------------------
Offset:              2.354ns (Levels of Logic = 2)
  Source:            COUNT32 (PAD)
  Destination:       STATE_FSM_FFd1 (FF)
  Destination Clock: CLK rising

  Data Path: COUNT32 to STATE_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.827  COUNT32_IBUF (COUNT32_IBUF)
     LUT4:I0->O            2   0.203   0.000  STATE_FSM_FFd1-In11 (STATE_FSM_FFd1-In1)
     FDR:D                     0.102          STATE_FSM_FFd1
    ----------------------------------------
    Total                      2.354ns (1.527ns logic, 0.827ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.453ns (Levels of Logic = 2)
  Source:            STATE_FSM_FFd2 (FF)
  Destination:       RESET_INT (PAD)
  Source Clock:      CLK rising

  Data Path: STATE_FSM_FFd2 to RESET_INT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.650  STATE_FSM_FFd2 (STATE_FSM_FFd2)
     INV:I->O              1   0.206   0.579  RESET_INT1_INV_0 (RESET_INT_OBUF)
     OBUF:I->O                 2.571          RESET_INT_OBUF (RESET_INT)
    ----------------------------------------
    Total                      4.453ns (3.224ns logic, 1.229ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.473|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.41 secs
 
--> 


Total memory usage is 380836 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

