<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1525" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1525{left:756px;bottom:69px;letter-spacing:0.09px;}
#t2_1525{left:802px;bottom:69px;letter-spacing:0.1px;}
#t3_1525{left:802px;bottom:1141px;letter-spacing:-0.18px;}
#t4_1525{left:69px;bottom:1088px;letter-spacing:-0.14px;}
#t5_1525{left:207px;bottom:1088px;}
#t6_1525{left:215px;bottom:1088px;letter-spacing:0.12px;}
#t7_1525{left:69px;bottom:1072px;letter-spacing:-0.14px;}
#t8_1525{left:207px;bottom:1072px;}
#t9_1525{left:215px;bottom:1073px;letter-spacing:0.1px;}
#ta_1525{left:69px;bottom:1057px;letter-spacing:-0.14px;}
#tb_1525{left:207px;bottom:1057px;}
#tc_1525{left:215px;bottom:1058px;letter-spacing:0.1px;}
#td_1525{left:69px;bottom:1042px;letter-spacing:-0.15px;word-spacing:0.01px;}
#te_1525{left:225px;bottom:1042px;}
#tf_1525{left:233px;bottom:1043px;letter-spacing:0.12px;}
#tg_1525{left:264px;bottom:1042px;}
#th_1525{left:272px;bottom:1043px;letter-spacing:0.12px;}
#ti_1525{left:303px;bottom:1042px;}
#tj_1525{left:311px;bottom:1043px;letter-spacing:0.12px;}
#tk_1525{left:69px;bottom:1027px;letter-spacing:-0.15px;}
#tl_1525{left:284px;bottom:1027px;}
#tm_1525{left:292px;bottom:1027px;letter-spacing:0.09px;}
#tn_1525{left:323px;bottom:1027px;}
#to_1525{left:331px;bottom:1027px;letter-spacing:0.09px;}
#tp_1525{left:362px;bottom:1027px;}
#tq_1525{left:370px;bottom:1027px;letter-spacing:0.09px;}
#tr_1525{left:401px;bottom:1027px;}
#ts_1525{left:409px;bottom:1027px;letter-spacing:0.09px;}
#tt_1525{left:69px;bottom:1011px;letter-spacing:-0.15px;}
#tu_1525{left:267px;bottom:1011px;}
#tv_1525{left:275px;bottom:1012px;letter-spacing:0.12px;}
#tw_1525{left:306px;bottom:1011px;}
#tx_1525{left:313px;bottom:1012px;letter-spacing:0.09px;}
#ty_1525{left:345px;bottom:1011px;}
#tz_1525{left:352px;bottom:1012px;letter-spacing:0.09px;}
#t10_1525{left:383px;bottom:1011px;}
#t11_1525{left:391px;bottom:1012px;letter-spacing:0.09px;}
#t12_1525{left:69px;bottom:996px;letter-spacing:-0.15px;}
#t13_1525{left:242px;bottom:996px;}
#t14_1525{left:250px;bottom:997px;letter-spacing:0.09px;}
#t15_1525{left:281px;bottom:996px;}
#t16_1525{left:288px;bottom:997px;letter-spacing:0.09px;}
#t17_1525{left:69px;bottom:981px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t18_1525{left:219px;bottom:981px;}
#t19_1525{left:226px;bottom:981px;letter-spacing:0.12px;}
#t1a_1525{left:258px;bottom:981px;}
#t1b_1525{left:265px;bottom:981px;letter-spacing:0.12px;}
#t1c_1525{left:69px;bottom:965px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1d_1525{left:201px;bottom:965px;}
#t1e_1525{left:209px;bottom:966px;letter-spacing:0.09px;}
#t1f_1525{left:240px;bottom:965px;}
#t1g_1525{left:248px;bottom:966px;letter-spacing:0.09px;}
#t1h_1525{left:69px;bottom:950px;letter-spacing:-0.11px;}
#t1i_1525{left:283px;bottom:950px;}
#t1j_1525{left:291px;bottom:951px;letter-spacing:0.12px;}
#t1k_1525{left:69px;bottom:935px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1l_1525{left:152px;bottom:935px;}
#t1m_1525{left:160px;bottom:936px;letter-spacing:0.12px;}
#t1n_1525{left:69px;bottom:920px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1o_1525{left:148px;bottom:920px;}
#t1p_1525{left:155px;bottom:920px;letter-spacing:0.09px;}
#t1q_1525{left:69px;bottom:904px;letter-spacing:-0.17px;}
#t1r_1525{left:110px;bottom:904px;}
#t1s_1525{left:117px;bottom:905px;letter-spacing:0.12px;}
#t1t_1525{left:87px;bottom:889px;letter-spacing:-0.11px;}
#t1u_1525{left:231px;bottom:889px;}
#t1v_1525{left:239px;bottom:890px;letter-spacing:0.12px;}
#t1w_1525{left:270px;bottom:889px;}
#t1x_1525{left:278px;bottom:890px;letter-spacing:0.12px;}
#t1y_1525{left:87px;bottom:874px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1z_1525{left:165px;bottom:874px;}
#t20_1525{left:172px;bottom:874px;letter-spacing:0.12px;}
#t21_1525{left:87px;bottom:859px;letter-spacing:-0.11px;}
#t22_1525{left:167px;bottom:859px;}
#t23_1525{left:175px;bottom:859px;letter-spacing:0.09px;}
#t24_1525{left:199px;bottom:859px;}
#t25_1525{left:207px;bottom:859px;letter-spacing:0.09px;}
#t26_1525{left:87px;bottom:843px;letter-spacing:-0.12px;}
#t27_1525{left:208px;bottom:843px;}
#t28_1525{left:215px;bottom:844px;letter-spacing:0.12px;}
#t29_1525{left:87px;bottom:828px;letter-spacing:-0.11px;}
#t2a_1525{left:183px;bottom:828px;}
#t2b_1525{left:190px;bottom:829px;letter-spacing:0.09px;}
#t2c_1525{left:87px;bottom:813px;letter-spacing:-0.11px;}
#t2d_1525{left:211px;bottom:813px;}
#t2e_1525{left:218px;bottom:813px;letter-spacing:0.09px;}
#t2f_1525{left:87px;bottom:797px;letter-spacing:-0.11px;}
#t2g_1525{left:210px;bottom:797px;}
#t2h_1525{left:218px;bottom:798px;letter-spacing:0.12px;}
#t2i_1525{left:87px;bottom:782px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2j_1525{left:209px;bottom:782px;}
#t2k_1525{left:217px;bottom:783px;letter-spacing:0.12px;}
#t2l_1525{left:87px;bottom:767px;letter-spacing:-0.15px;}
#t2m_1525{left:253px;bottom:767px;}
#t2n_1525{left:261px;bottom:768px;letter-spacing:0.09px;}
#t2o_1525{left:87px;bottom:752px;letter-spacing:-0.1px;}
#t2p_1525{left:173px;bottom:752px;}
#t2q_1525{left:180px;bottom:752px;letter-spacing:0.12px;}
#t2r_1525{left:87px;bottom:736px;letter-spacing:-0.11px;}
#t2s_1525{left:289px;bottom:736px;}
#t2t_1525{left:297px;bottom:737px;letter-spacing:0.12px;}
#t2u_1525{left:87px;bottom:721px;letter-spacing:-0.11px;}
#t2v_1525{left:174px;bottom:721px;}
#t2w_1525{left:181px;bottom:722px;letter-spacing:0.13px;}
#t2x_1525{left:87px;bottom:706px;letter-spacing:-0.11px;}
#t2y_1525{left:262px;bottom:706px;}
#t2z_1525{left:270px;bottom:706px;letter-spacing:0.09px;}
#t30_1525{left:87px;bottom:690px;letter-spacing:-0.11px;}
#t31_1525{left:190px;bottom:690px;}
#t32_1525{left:197px;bottom:691px;letter-spacing:0.12px;}
#t33_1525{left:87px;bottom:675px;letter-spacing:-0.12px;}
#t34_1525{left:267px;bottom:675px;}
#t35_1525{left:274px;bottom:676px;letter-spacing:0.09px;}
#t36_1525{left:87px;bottom:660px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t37_1525{left:290px;bottom:660px;}
#t38_1525{left:298px;bottom:661px;letter-spacing:0.09px;}
#t39_1525{left:87px;bottom:645px;letter-spacing:-0.12px;}
#t3a_1525{left:224px;bottom:645px;}
#t3b_1525{left:232px;bottom:645px;letter-spacing:0.12px;}
#t3c_1525{left:87px;bottom:629px;letter-spacing:-0.13px;}
#t3d_1525{left:224px;bottom:629px;}
#t3e_1525{left:231px;bottom:630px;letter-spacing:0.12px;}
#t3f_1525{left:87px;bottom:614px;letter-spacing:-0.12px;}
#t3g_1525{left:283px;bottom:614px;}
#t3h_1525{left:290px;bottom:615px;letter-spacing:0.12px;}
#t3i_1525{left:87px;bottom:599px;letter-spacing:-0.12px;}
#t3j_1525{left:257px;bottom:599px;}
#t3k_1525{left:265px;bottom:599px;letter-spacing:0.12px;}
#t3l_1525{left:87px;bottom:584px;letter-spacing:-0.13px;}
#t3m_1525{left:161px;bottom:584px;}
#t3n_1525{left:168px;bottom:584px;letter-spacing:0.12px;}
#t3o_1525{left:87px;bottom:568px;letter-spacing:-0.12px;}
#t3p_1525{left:220px;bottom:568px;}
#t3q_1525{left:228px;bottom:569px;letter-spacing:0.09px;}
#t3r_1525{left:87px;bottom:553px;letter-spacing:-0.13px;}
#t3s_1525{left:236px;bottom:553px;}
#t3t_1525{left:243px;bottom:554px;letter-spacing:0.09px;}
#t3u_1525{left:87px;bottom:538px;letter-spacing:-0.12px;}
#t3v_1525{left:294px;bottom:538px;}
#t3w_1525{left:301px;bottom:538px;letter-spacing:0.12px;}
#t3x_1525{left:87px;bottom:522px;letter-spacing:-0.11px;}
#t3y_1525{left:226px;bottom:522px;}
#t3z_1525{left:234px;bottom:523px;letter-spacing:0.09px;}
#t40_1525{left:265px;bottom:522px;}
#t41_1525{left:273px;bottom:523px;letter-spacing:0.09px;}
#t42_1525{left:69px;bottom:507px;letter-spacing:-0.11px;}
#t43_1525{left:87px;bottom:492px;letter-spacing:-0.12px;}
#t44_1525{left:69px;bottom:477px;letter-spacing:-0.12px;}
#t45_1525{left:87px;bottom:461px;letter-spacing:-0.11px;}
#t46_1525{left:151px;bottom:461px;}
#t47_1525{left:159px;bottom:462px;letter-spacing:0.08px;}
#t48_1525{left:87px;bottom:446px;letter-spacing:-0.12px;}
#t49_1525{left:262px;bottom:446px;}
#t4a_1525{left:270px;bottom:447px;letter-spacing:0.08px;}
#t4b_1525{left:87px;bottom:431px;letter-spacing:-0.1px;}
#t4c_1525{left:106px;bottom:417px;letter-spacing:0.1px;}
#t4d_1525{left:167px;bottom:416px;}
#t4e_1525{left:175px;bottom:417px;letter-spacing:0.12px;}
#t4f_1525{left:106px;bottom:403px;letter-spacing:0.1px;}
#t4g_1525{left:158px;bottom:403px;}
#t4h_1525{left:166px;bottom:403px;letter-spacing:0.12px;}
#t4i_1525{left:87px;bottom:388px;letter-spacing:-0.1px;}
#t4j_1525{left:143px;bottom:388px;}
#t4k_1525{left:151px;bottom:389px;letter-spacing:0.12px;}
#t4l_1525{left:87px;bottom:373px;letter-spacing:-0.13px;}
#t4m_1525{left:187px;bottom:373px;}
#t4n_1525{left:195px;bottom:373px;letter-spacing:0.08px;}
#t4o_1525{left:87px;bottom:357px;letter-spacing:-0.12px;}
#t4p_1525{left:156px;bottom:357px;}
#t4q_1525{left:164px;bottom:358px;letter-spacing:0.12px;}
#t4r_1525{left:87px;bottom:342px;letter-spacing:-0.13px;}
#t4s_1525{left:157px;bottom:342px;}
#t4t_1525{left:165px;bottom:343px;letter-spacing:0.13px;}
#t4u_1525{left:87px;bottom:327px;letter-spacing:-0.12px;}
#t4v_1525{left:202px;bottom:327px;}
#t4w_1525{left:210px;bottom:328px;letter-spacing:0.09px;}
#t4x_1525{left:69px;bottom:312px;letter-spacing:-0.11px;}
#t4y_1525{left:87px;bottom:296px;letter-spacing:-0.11px;}
#t4z_1525{left:290px;bottom:296px;}
#t50_1525{left:298px;bottom:297px;letter-spacing:0.09px;}
#t51_1525{left:87px;bottom:281px;letter-spacing:-0.11px;}
#t52_1525{left:279px;bottom:281px;}
#t53_1525{left:287px;bottom:282px;letter-spacing:0.12px;}
#t54_1525{left:69px;bottom:266px;letter-spacing:-0.13px;}
#t55_1525{left:186px;bottom:266px;}
#t56_1525{left:194px;bottom:266px;letter-spacing:0.13px;}
#t57_1525{left:69px;bottom:250px;letter-spacing:-0.12px;}
#t58_1525{left:87px;bottom:235px;letter-spacing:-0.1px;}
#t59_1525{left:178px;bottom:235px;}
#t5a_1525{left:186px;bottom:236px;letter-spacing:0.09px;}
#t5b_1525{left:217px;bottom:235px;}
#t5c_1525{left:224px;bottom:236px;letter-spacing:0.09px;}
#t5d_1525{left:87px;bottom:220px;letter-spacing:-0.11px;}
#t5e_1525{left:223px;bottom:220px;}
#t5f_1525{left:231px;bottom:221px;letter-spacing:0.12px;}
#t5g_1525{left:87px;bottom:205px;letter-spacing:-0.1px;}
#t5h_1525{left:159px;bottom:205px;}
#t5i_1525{left:166px;bottom:205px;letter-spacing:0.09px;}
#t5j_1525{left:87px;bottom:189px;letter-spacing:-0.12px;}
#t5k_1525{left:238px;bottom:189px;}
#t5l_1525{left:246px;bottom:190px;letter-spacing:0.08px;}
#t5m_1525{left:87px;bottom:174px;letter-spacing:-0.13px;}
#t5n_1525{left:142px;bottom:174px;}
#t5o_1525{left:149px;bottom:175px;letter-spacing:0.08px;}
#t5p_1525{left:87px;bottom:159px;letter-spacing:-0.12px;}
#t5q_1525{left:172px;bottom:159px;}
#t5r_1525{left:180px;bottom:159px;letter-spacing:0.12px;}
#t5s_1525{left:87px;bottom:144px;letter-spacing:-0.11px;}
#t5t_1525{left:234px;bottom:144px;}
#t5u_1525{left:242px;bottom:144px;letter-spacing:0.09px;}
#t5v_1525{left:69px;bottom:128px;letter-spacing:-0.11px;}
#t5w_1525{left:87px;bottom:113px;letter-spacing:-0.11px;}
#t5x_1525{left:242px;bottom:113px;}
#t5y_1525{left:250px;bottom:114px;letter-spacing:0.09px;}
#t5z_1525{left:490px;bottom:1088px;letter-spacing:-0.12px;}
#t60_1525{left:601px;bottom:1088px;}
#t61_1525{left:608px;bottom:1088px;letter-spacing:0.12px;}
#t62_1525{left:490px;bottom:1072px;letter-spacing:-0.12px;}
#t63_1525{left:666px;bottom:1072px;}
#t64_1525{left:674px;bottom:1073px;letter-spacing:0.12px;}
#t65_1525{left:490px;bottom:1057px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t66_1525{left:600px;bottom:1057px;}
#t67_1525{left:607px;bottom:1058px;letter-spacing:0.12px;}
#t68_1525{left:490px;bottom:1042px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t69_1525{left:599px;bottom:1042px;}
#t6a_1525{left:607px;bottom:1043px;letter-spacing:0.12px;}
#t6b_1525{left:490px;bottom:1027px;letter-spacing:-0.12px;}
#t6c_1525{left:685px;bottom:1027px;}
#t6d_1525{left:693px;bottom:1027px;letter-spacing:0.09px;}
#t6e_1525{left:490px;bottom:1011px;letter-spacing:-0.13px;}
#t6f_1525{left:655px;bottom:1011px;}
#t6g_1525{left:662px;bottom:1012px;letter-spacing:0.12px;}
#t6h_1525{left:490px;bottom:996px;letter-spacing:-0.12px;}
#t6i_1525{left:508px;bottom:981px;letter-spacing:-0.14px;}
#t6j_1525{left:472px;bottom:965px;letter-spacing:-0.12px;}
#t6k_1525{left:578px;bottom:965px;}
#t6l_1525{left:586px;bottom:966px;letter-spacing:0.12px;}
#t6m_1525{left:490px;bottom:950px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6n_1525{left:674px;bottom:950px;}
#t6o_1525{left:681px;bottom:951px;letter-spacing:0.12px;}
#t6p_1525{left:472px;bottom:935px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6q_1525{left:562px;bottom:935px;}
#t6r_1525{left:570px;bottom:936px;letter-spacing:0.09px;}
#t6s_1525{left:594px;bottom:935px;}
#t6t_1525{left:602px;bottom:936px;letter-spacing:0.09px;}
#t6u_1525{left:626px;bottom:935px;}
#t6v_1525{left:634px;bottom:936px;letter-spacing:0.09px;}
#t6w_1525{left:472px;bottom:895px;}
#t6x_1525{left:472px;bottom:878px;letter-spacing:-0.11px;}
#t6y_1525{left:681px;bottom:878px;}
#t6z_1525{left:689px;bottom:879px;letter-spacing:0.09px;}
#t70_1525{left:472px;bottom:863px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t71_1525{left:490px;bottom:848px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t72_1525{left:607px;bottom:848px;}
#t73_1525{left:614px;bottom:848px;letter-spacing:0.09px;}
#t74_1525{left:639px;bottom:848px;}
#t75_1525{left:647px;bottom:848px;letter-spacing:0.09px;}
#t76_1525{left:671px;bottom:848px;}
#t77_1525{left:679px;bottom:848px;letter-spacing:0.09px;}
#t78_1525{left:703px;bottom:848px;}
#t79_1525{left:711px;bottom:848px;letter-spacing:0.09px;}
#t7a_1525{left:735px;bottom:848px;}
#t7b_1525{left:743px;bottom:848px;letter-spacing:0.09px;}
#t7c_1525{left:767px;bottom:848px;}
#t7d_1525{left:775px;bottom:848px;letter-spacing:0.09px;}
#t7e_1525{left:472px;bottom:833px;letter-spacing:-0.12px;}
#t7f_1525{left:562px;bottom:833px;}
#t7g_1525{left:569px;bottom:833px;letter-spacing:0.13px;}
#t7h_1525{left:472px;bottom:817px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#t7i_1525{left:472px;bottom:802px;letter-spacing:-0.12px;}
#t7j_1525{left:549px;bottom:802px;}
#t7k_1525{left:557px;bottom:803px;letter-spacing:0.12px;}
#t7l_1525{left:581px;bottom:802px;}
#t7m_1525{left:589px;bottom:803px;letter-spacing:0.12px;}
#t7n_1525{left:490px;bottom:787px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7o_1525{left:570px;bottom:787px;}
#t7p_1525{left:577px;bottom:787px;letter-spacing:0.13px;}
#t7q_1525{left:490px;bottom:771px;letter-spacing:-0.1px;}
#t7r_1525{left:652px;bottom:771px;}
#t7s_1525{left:660px;bottom:772px;letter-spacing:0.09px;}
#t7t_1525{left:490px;bottom:756px;letter-spacing:-0.12px;}
#t7u_1525{left:583px;bottom:756px;}
#t7v_1525{left:591px;bottom:757px;letter-spacing:0.12px;}
#t7w_1525{left:490px;bottom:741px;letter-spacing:-0.12px;}
#t7x_1525{left:620px;bottom:741px;}
#t7y_1525{left:628px;bottom:742px;letter-spacing:0.13px;}
#t7z_1525{left:490px;bottom:726px;letter-spacing:-0.14px;}
#t80_1525{left:537px;bottom:726px;}
#t81_1525{left:545px;bottom:726px;letter-spacing:0.09px;}
#t82_1525{left:490px;bottom:710px;letter-spacing:-0.12px;}
#t83_1525{left:713px;bottom:710px;}
#t84_1525{left:721px;bottom:711px;letter-spacing:0.12px;}
#t85_1525{left:490px;bottom:695px;letter-spacing:-0.12px;}
#t86_1525{left:618px;bottom:695px;}
#t87_1525{left:626px;bottom:696px;letter-spacing:0.12px;}
#t88_1525{left:490px;bottom:680px;letter-spacing:-0.13px;}
#t89_1525{left:528px;bottom:680px;}
#t8a_1525{left:535px;bottom:680px;letter-spacing:0.08px;}
#t8b_1525{left:472px;bottom:664px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t8c_1525{left:523px;bottom:664px;}
#t8d_1525{left:531px;bottom:665px;letter-spacing:0.13px;}
#t8e_1525{left:549px;bottom:664px;}
#t8f_1525{left:556px;bottom:665px;letter-spacing:0.12px;}
#t8g_1525{left:472px;bottom:649px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t8h_1525{left:588px;bottom:649px;}
#t8i_1525{left:596px;bottom:650px;letter-spacing:0.12px;}
#t8j_1525{left:472px;bottom:634px;letter-spacing:-0.13px;}
#t8k_1525{left:490px;bottom:619px;letter-spacing:-0.12px;}
#t8l_1525{left:546px;bottom:619px;}
#t8m_1525{left:553px;bottom:619px;letter-spacing:0.12px;}
#t8n_1525{left:490px;bottom:603px;letter-spacing:-0.11px;}
#t8o_1525{left:600px;bottom:603px;}
#t8p_1525{left:607px;bottom:604px;letter-spacing:0.09px;}
#t8q_1525{left:490px;bottom:588px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8r_1525{left:570px;bottom:588px;}
#t8s_1525{left:577px;bottom:589px;letter-spacing:0.12px;}
#t8t_1525{left:472px;bottom:573px;letter-spacing:-0.11px;}
#t8u_1525{left:595px;bottom:573px;}
#t8v_1525{left:602px;bottom:573px;letter-spacing:0.12px;}
#t8w_1525{left:490px;bottom:558px;letter-spacing:-0.12px;}
#t8x_1525{left:603px;bottom:558px;}
#t8y_1525{left:611px;bottom:558px;letter-spacing:0.12px;}
#t8z_1525{left:472px;bottom:542px;letter-spacing:-0.12px;}
#t90_1525{left:607px;bottom:542px;}
#t91_1525{left:615px;bottom:543px;letter-spacing:0.1px;}
#t92_1525{left:472px;bottom:527px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t93_1525{left:472px;bottom:512px;letter-spacing:-0.12px;}
#t94_1525{left:490px;bottom:496px;letter-spacing:-0.12px;}
#t95_1525{left:534px;bottom:496px;}
#t96_1525{left:542px;bottom:497px;letter-spacing:0.1px;}
#t97_1525{left:490px;bottom:481px;letter-spacing:-0.11px;}
#t98_1525{left:674px;bottom:481px;}
#t99_1525{left:682px;bottom:482px;letter-spacing:0.1px;}
#t9a_1525{left:490px;bottom:466px;letter-spacing:-0.11px;}
#t9b_1525{left:715px;bottom:466px;}
#t9c_1525{left:723px;bottom:467px;letter-spacing:0.12px;}
#t9d_1525{left:472px;bottom:451px;letter-spacing:-0.12px;}
#t9e_1525{left:606px;bottom:451px;}
#t9f_1525{left:613px;bottom:451px;letter-spacing:0.1px;}
#t9g_1525{left:472px;bottom:435px;letter-spacing:-0.11px;}
#t9h_1525{left:589px;bottom:435px;}
#t9i_1525{left:596px;bottom:436px;letter-spacing:0.12px;}
#t9j_1525{left:472px;bottom:420px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9k_1525{left:563px;bottom:420px;}
#t9l_1525{left:571px;bottom:421px;letter-spacing:0.08px;}
#t9m_1525{left:472px;bottom:405px;letter-spacing:-0.12px;}
#t9n_1525{left:490px;bottom:389px;letter-spacing:-0.11px;}
#t9o_1525{left:595px;bottom:389px;}
#t9p_1525{left:602px;bottom:390px;letter-spacing:0.13px;}
#t9q_1525{left:490px;bottom:374px;letter-spacing:-0.13px;}
#t9r_1525{left:561px;bottom:374px;}
#t9s_1525{left:568px;bottom:375px;letter-spacing:0.13px;}
#t9t_1525{left:490px;bottom:359px;letter-spacing:-0.13px;}
#t9u_1525{left:554px;bottom:359px;}
#t9v_1525{left:561px;bottom:360px;letter-spacing:0.08px;}
#t9w_1525{left:490px;bottom:344px;letter-spacing:-0.12px;}
#t9x_1525{left:681px;bottom:344px;}
#t9y_1525{left:688px;bottom:344px;letter-spacing:0.08px;}
#t9z_1525{left:490px;bottom:328px;letter-spacing:-0.11px;}
#ta0_1525{left:508px;bottom:315px;letter-spacing:0.1px;}
#ta1_1525{left:556px;bottom:314px;}
#ta2_1525{left:564px;bottom:315px;letter-spacing:0.08px;}
#ta3_1525{left:490px;bottom:299px;letter-spacing:-0.11px;}
#ta4_1525{left:567px;bottom:299px;}
#ta5_1525{left:574px;bottom:300px;letter-spacing:0.08px;}
#ta6_1525{left:490px;bottom:284px;letter-spacing:-0.13px;}
#ta7_1525{left:621px;bottom:284px;}
#ta8_1525{left:629px;bottom:285px;letter-spacing:0.13px;}
#ta9_1525{left:472px;bottom:269px;letter-spacing:-0.12px;word-spacing:0.01px;}
#taa_1525{left:490px;bottom:254px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tab_1525{left:584px;bottom:254px;}
#tac_1525{left:592px;bottom:254px;letter-spacing:0.12px;}
#tad_1525{left:616px;bottom:254px;}
#tae_1525{left:624px;bottom:254px;letter-spacing:0.09px;}
#taf_1525{left:648px;bottom:254px;}
#tag_1525{left:656px;bottom:254px;letter-spacing:0.09px;}
#tah_1525{left:681px;bottom:254px;}
#tai_1525{left:688px;bottom:254px;letter-spacing:0.09px;}
#taj_1525{left:472px;bottom:238px;letter-spacing:-0.12px;}
#tak_1525{left:675px;bottom:238px;}
#tal_1525{left:683px;bottom:239px;letter-spacing:0.08px;}
#tam_1525{left:472px;bottom:223px;letter-spacing:-0.12px;}
#tan_1525{left:665px;bottom:223px;}
#tao_1525{left:673px;bottom:224px;letter-spacing:0.12px;}
#tap_1525{left:472px;bottom:208px;letter-spacing:-0.12px;}
#taq_1525{left:672px;bottom:208px;}
#tar_1525{left:680px;bottom:208px;letter-spacing:0.12px;}
#tas_1525{left:472px;bottom:192px;letter-spacing:-0.12px;}
#tat_1525{left:490px;bottom:177px;letter-spacing:-0.12px;}
#tau_1525{left:619px;bottom:177px;}
#tav_1525{left:627px;bottom:178px;letter-spacing:0.09px;}
#taw_1525{left:651px;bottom:177px;}
#tax_1525{left:659px;bottom:178px;letter-spacing:0.1px;}
#tay_1525{left:472px;bottom:162px;letter-spacing:-0.12px;}
#taz_1525{left:490px;bottom:147px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb0_1525{left:607px;bottom:147px;}
#tb1_1525{left:614px;bottom:147px;letter-spacing:0.09px;}
#tb2_1525{left:639px;bottom:147px;}
#tb3_1525{left:647px;bottom:147px;letter-spacing:0.09px;}
#tb4_1525{left:671px;bottom:147px;}
#tb5_1525{left:679px;bottom:147px;letter-spacing:0.09px;}
#tb6_1525{left:710px;bottom:147px;}
#tb7_1525{left:717px;bottom:147px;letter-spacing:0.09px;}
#tb8_1525{left:749px;bottom:147px;}
#tb9_1525{left:756px;bottom:147px;letter-spacing:0.09px;}
#tba_1525{left:788px;bottom:147px;}
#tbb_1525{left:795px;bottom:147px;letter-spacing:0.09px;}
#tbc_1525{left:826px;bottom:147px;}
#tbd_1525{left:508px;bottom:132px;letter-spacing:0.09px;}
#tbe_1525{left:540px;bottom:131px;}
#tbf_1525{left:547px;bottom:132px;letter-spacing:0.09px;}
#tbg_1525{left:578px;bottom:131px;}
#tbh_1525{left:586px;bottom:132px;letter-spacing:0.09px;}
#tbi_1525{left:472px;bottom:116px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tbj_1525{left:515px;bottom:116px;}
#tbk_1525{left:523px;bottom:117px;letter-spacing:0.12px;}

.s1_1525{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1525{font-size:14px;font-family:Verdana-Bold_3e7;color:#0860A8;}
.s3_1525{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_1525{font-size:14px;font-family:Arial_3ed;color:#000;}
.s5_1525{font-size:12px;font-family:Arial_3ed;color:#000;}
.s6_1525{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1525" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1525Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1525" style="-webkit-user-select: none;"><object width="935" height="1210" data="1525/1525.svg" type="image/svg+xml" id="pdf1525" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1525" class="t s1_1525">Vol. 3D </span><span id="t2_1525" class="t s1_1525">INDEX-13 </span>
<span id="t3_1525" class="t s2_1525">INDEX </span>
<span id="t4_1525" class="t s3_1525">MSR_IFSB_IBUSQ1 MSR</span><span id="t5_1525" class="t s4_1525">, </span><span id="t6_1525" class="t s5_1525">20-126 </span>
<span id="t7_1525" class="t s3_1525">MSR_IFSB_ISNPQ0 MSR</span><span id="t8_1525" class="t s4_1525">, </span><span id="t9_1525" class="t s5_1525">20-126 </span>
<span id="ta_1525" class="t s3_1525">MSR_IFSB_ISNPQ1 MSR</span><span id="tb_1525" class="t s4_1525">, </span><span id="tc_1525" class="t s5_1525">20-126 </span>
<span id="td_1525" class="t s3_1525">MSR_LASTBRANCH_n MSR</span><span id="te_1525" class="t s4_1525">, </span><span id="tf_1525" class="t s5_1525">18-19</span><span id="tg_1525" class="t s4_1525">, </span><span id="th_1525" class="t s5_1525">18-36</span><span id="ti_1525" class="t s4_1525">, </span><span id="tj_1525" class="t s5_1525">18-37 </span>
<span id="tk_1525" class="t s3_1525">MSR_LASTBRANCH_n_FROM_IP MSR</span><span id="tl_1525" class="t s4_1525">, </span><span id="tm_1525" class="t s5_1525">18-18</span><span id="tn_1525" class="t s4_1525">, </span><span id="to_1525" class="t s5_1525">18-19</span><span id="tp_1525" class="t s4_1525">, </span><span id="tq_1525" class="t s5_1525">18-36</span><span id="tr_1525" class="t s4_1525">, </span><span id="ts_1525" class="t s5_1525">18-37 </span>
<span id="tt_1525" class="t s3_1525">MSR_LASTBRANCH_n_TO_IP MSR</span><span id="tu_1525" class="t s4_1525">, </span><span id="tv_1525" class="t s5_1525">18-18</span><span id="tw_1525" class="t s4_1525">, </span><span id="tx_1525" class="t s5_1525">18-19</span><span id="ty_1525" class="t s4_1525">, </span><span id="tz_1525" class="t s5_1525">18-36</span><span id="t10_1525" class="t s4_1525">, </span><span id="t11_1525" class="t s5_1525">18-37 </span>
<span id="t12_1525" class="t s3_1525">MSR_LASTBRANCH_TOS MSR</span><span id="t13_1525" class="t s4_1525">, </span><span id="t14_1525" class="t s5_1525">18-36</span><span id="t15_1525" class="t s4_1525">, </span><span id="t16_1525" class="t s5_1525">18-37 </span>
<span id="t17_1525" class="t s3_1525">MSR_LER_FROM_LIP MSR</span><span id="t18_1525" class="t s4_1525">, </span><span id="t19_1525" class="t s5_1525">18-37</span><span id="t1a_1525" class="t s4_1525">, </span><span id="t1b_1525" class="t s5_1525">18-39 </span>
<span id="t1c_1525" class="t s3_1525">MSR_LER_TO_LIP MSR</span><span id="t1d_1525" class="t s4_1525">, </span><span id="t1e_1525" class="t s5_1525">18-37</span><span id="t1f_1525" class="t s4_1525">, </span><span id="t1g_1525" class="t s5_1525">18-39 </span>
<span id="t1h_1525" class="t s3_1525">MTRR feature flag, CPUID instruction</span><span id="t1i_1525" class="t s4_1525">, </span><span id="t1j_1525" class="t s5_1525">12-21 </span>
<span id="t1k_1525" class="t s3_1525">MTRRcap MSR</span><span id="t1l_1525" class="t s4_1525">, </span><span id="t1m_1525" class="t s5_1525">12-21 </span>
<span id="t1n_1525" class="t s3_1525">MTRRfix MSR</span><span id="t1o_1525" class="t s4_1525">, </span><span id="t1p_1525" class="t s5_1525">12-23 </span>
<span id="t1q_1525" class="t s3_1525">MTRRs</span><span id="t1r_1525" class="t s4_1525">, </span><span id="t1s_1525" class="t s5_1525">9-16 </span>
<span id="t1t_1525" class="t s3_1525">base &amp; mask calculations</span><span id="t1u_1525" class="t s4_1525">, </span><span id="t1v_1525" class="t s5_1525">12-26</span><span id="t1w_1525" class="t s4_1525">, </span><span id="t1x_1525" class="t s5_1525">12-27 </span>
<span id="t1y_1525" class="t s3_1525">cache control</span><span id="t1z_1525" class="t s4_1525">, </span><span id="t20_1525" class="t s5_1525">12-13 </span>
<span id="t21_1525" class="t s3_1525">description of</span><span id="t22_1525" class="t s4_1525">, </span><span id="t23_1525" class="t s5_1525">10-8</span><span id="t24_1525" class="t s4_1525">, </span><span id="t25_1525" class="t s5_1525">12-20 </span>
<span id="t26_1525" class="t s3_1525">dual-core processors</span><span id="t27_1525" class="t s4_1525">, </span><span id="t28_1525" class="t s5_1525">9-33 </span>
<span id="t29_1525" class="t s3_1525">enabling caching</span><span id="t2a_1525" class="t s4_1525">, </span><span id="t2b_1525" class="t s5_1525">10-7 </span>
<span id="t2c_1525" class="t s3_1525">feature identification</span><span id="t2d_1525" class="t s4_1525">, </span><span id="t2e_1525" class="t s5_1525">12-21 </span>
<span id="t2f_1525" class="t s3_1525">fixed-range registers</span><span id="t2g_1525" class="t s4_1525">, </span><span id="t2h_1525" class="t s5_1525">12-23 </span>
<span id="t2i_1525" class="t s3_1525">IA32_MTRRCAP MSR</span><span id="t2j_1525" class="t s4_1525">, </span><span id="t2k_1525" class="t s5_1525">12-21 </span>
<span id="t2l_1525" class="t s3_1525">IA32_MTRR_DEF_TYPE MSR</span><span id="t2m_1525" class="t s4_1525">, </span><span id="t2n_1525" class="t s5_1525">12-22 </span>
<span id="t2o_1525" class="t s3_1525">initialization of</span><span id="t2p_1525" class="t s4_1525">, </span><span id="t2q_1525" class="t s5_1525">12-29 </span>
<span id="t2r_1525" class="t s3_1525">introduction of in IA-32 processors</span><span id="t2s_1525" class="t s4_1525">, </span><span id="t2t_1525" class="t s5_1525">23-36 </span>
<span id="t2u_1525" class="t s3_1525">introduction to</span><span id="t2v_1525" class="t s4_1525">, </span><span id="t2w_1525" class="t s5_1525">2-6 </span>
<span id="t2x_1525" class="t s3_1525">large page size considerations</span><span id="t2y_1525" class="t s4_1525">, </span><span id="t2z_1525" class="t s5_1525">12-33 </span>
<span id="t30_1525" class="t s3_1525">logical processors</span><span id="t31_1525" class="t s4_1525">, </span><span id="t32_1525" class="t s5_1525">9-33 </span>
<span id="t33_1525" class="t s3_1525">mapping physical memory with</span><span id="t34_1525" class="t s4_1525">, </span><span id="t35_1525" class="t s5_1525">12-21 </span>
<span id="t36_1525" class="t s3_1525">memory types and their properties</span><span id="t37_1525" class="t s4_1525">, </span><span id="t38_1525" class="t s5_1525">12-21 </span>
<span id="t39_1525" class="t s3_1525">MemTypeGet() function</span><span id="t3a_1525" class="t s4_1525">, </span><span id="t3b_1525" class="t s5_1525">12-29 </span>
<span id="t3c_1525" class="t s3_1525">MemTypeSet() function</span><span id="t3d_1525" class="t s4_1525">, </span><span id="t3e_1525" class="t s5_1525">12-31 </span>
<span id="t3f_1525" class="t s3_1525">multiple-processor considerations</span><span id="t3g_1525" class="t s4_1525">, </span><span id="t3h_1525" class="t s5_1525">12-32 </span>
<span id="t3i_1525" class="t s3_1525">precedence of cache controls</span><span id="t3j_1525" class="t s4_1525">, </span><span id="t3k_1525" class="t s5_1525">12-13 </span>
<span id="t3l_1525" class="t s3_1525">precedences</span><span id="t3m_1525" class="t s4_1525">, </span><span id="t3n_1525" class="t s5_1525">12-28 </span>
<span id="t3o_1525" class="t s3_1525">programming interface</span><span id="t3p_1525" class="t s4_1525">, </span><span id="t3q_1525" class="t s5_1525">12-29 </span>
<span id="t3r_1525" class="t s3_1525">remapping memory types</span><span id="t3s_1525" class="t s4_1525">, </span><span id="t3t_1525" class="t s5_1525">12-29 </span>
<span id="t3u_1525" class="t s3_1525">state of following a hardware reset</span><span id="t3v_1525" class="t s4_1525">, </span><span id="t3w_1525" class="t s5_1525">12-20 </span>
<span id="t3x_1525" class="t s3_1525">variable-range registers</span><span id="t3y_1525" class="t s4_1525">, </span><span id="t3z_1525" class="t s5_1525">12-23</span><span id="t40_1525" class="t s4_1525">, </span><span id="t41_1525" class="t s5_1525">12-25 </span>
<span id="t42_1525" class="t s3_1525">Multi-core technology </span>
<span id="t43_1525" class="t s3_1525">See multi-threading support </span>
<span id="t44_1525" class="t s3_1525">Multiple-processor management </span>
<span id="t45_1525" class="t s3_1525">bus locking</span><span id="t46_1525" class="t s4_1525">, </span><span id="t47_1525" class="t s5_1525">9-3 </span>
<span id="t48_1525" class="t s3_1525">guaranteed atomic operations</span><span id="t49_1525" class="t s4_1525">, </span><span id="t4a_1525" class="t s5_1525">9-2 </span>
<span id="t4b_1525" class="t s3_1525">initialization </span>
<span id="t4c_1525" class="t s1_1525">MP protocol</span><span id="t4d_1525" class="t s4_1525">, </span><span id="t4e_1525" class="t s5_1525">9-19 </span>
<span id="t4f_1525" class="t s1_1525">procedure</span><span id="t4g_1525" class="t s4_1525">, </span><span id="t4h_1525" class="t s5_1525">9-56 </span>
<span id="t4i_1525" class="t s3_1525">local APIC</span><span id="t4j_1525" class="t s4_1525">, </span><span id="t4k_1525" class="t s5_1525">11-1 </span>
<span id="t4l_1525" class="t s3_1525">memory ordering</span><span id="t4m_1525" class="t s4_1525">, </span><span id="t4n_1525" class="t s5_1525">9-6 </span>
<span id="t4o_1525" class="t s3_1525">MP protocol</span><span id="t4p_1525" class="t s4_1525">, </span><span id="t4q_1525" class="t s5_1525">9-19 </span>
<span id="t4r_1525" class="t s3_1525">overview of</span><span id="t4s_1525" class="t s4_1525">, </span><span id="t4t_1525" class="t s5_1525">9-1 </span>
<span id="t4u_1525" class="t s3_1525">SMM considerations</span><span id="t4v_1525" class="t s4_1525">, </span><span id="t4w_1525" class="t s5_1525">32-16 </span>
<span id="t4x_1525" class="t s3_1525">Multiple-processor system </span>
<span id="t4y_1525" class="t s3_1525">local APIC and I/O APICs, Pentium 4</span><span id="t4z_1525" class="t s4_1525">, </span><span id="t50_1525" class="t s5_1525">11-3 </span>
<span id="t51_1525" class="t s3_1525">local APIC and I/O APIC, P6 family</span><span id="t52_1525" class="t s4_1525">, </span><span id="t53_1525" class="t s5_1525">11-3 </span>
<span id="t54_1525" class="t s3_1525">Multisegment model</span><span id="t55_1525" class="t s4_1525">, </span><span id="t56_1525" class="t s5_1525">3-4 </span>
<span id="t57_1525" class="t s3_1525">Multitasking </span>
<span id="t58_1525" class="t s3_1525">initialization for</span><span id="t59_1525" class="t s4_1525">, </span><span id="t5a_1525" class="t s5_1525">10-10</span><span id="t5b_1525" class="t s4_1525">, </span><span id="t5c_1525" class="t s5_1525">10-11 </span>
<span id="t5d_1525" class="t s3_1525">initializing IA-32e mode</span><span id="t5e_1525" class="t s4_1525">, </span><span id="t5f_1525" class="t s5_1525">10-11 </span>
<span id="t5g_1525" class="t s3_1525">linking tasks</span><span id="t5h_1525" class="t s4_1525">, </span><span id="t5i_1525" class="t s5_1525">8-15 </span>
<span id="t5j_1525" class="t s3_1525">mechanism, description of</span><span id="t5k_1525" class="t s4_1525">, </span><span id="t5l_1525" class="t s5_1525">8-2 </span>
<span id="t5m_1525" class="t s3_1525">overview</span><span id="t5n_1525" class="t s4_1525">, </span><span id="t5o_1525" class="t s5_1525">8-1 </span>
<span id="t5p_1525" class="t s3_1525">setting up TSS</span><span id="t5q_1525" class="t s4_1525">, </span><span id="t5r_1525" class="t s5_1525">10-10 </span>
<span id="t5s_1525" class="t s3_1525">setting up TSS descriptor</span><span id="t5t_1525" class="t s4_1525">, </span><span id="t5u_1525" class="t s5_1525">10-10 </span>
<span id="t5v_1525" class="t s3_1525">Multi-threading support </span>
<span id="t5w_1525" class="t s3_1525">executing multiple threads</span><span id="t5x_1525" class="t s4_1525">, </span><span id="t5y_1525" class="t s5_1525">9-27 </span>
<span id="t5z_1525" class="t s3_1525">handling interrupts</span><span id="t60_1525" class="t s4_1525">, </span><span id="t61_1525" class="t s5_1525">9-27 </span>
<span id="t62_1525" class="t s3_1525">logical processors per package</span><span id="t63_1525" class="t s4_1525">, </span><span id="t64_1525" class="t s5_1525">9-25 </span>
<span id="t65_1525" class="t s3_1525">mapping resources</span><span id="t66_1525" class="t s4_1525">, </span><span id="t67_1525" class="t s5_1525">9-34 </span>
<span id="t68_1525" class="t s3_1525">microcode updates</span><span id="t69_1525" class="t s4_1525">, </span><span id="t6a_1525" class="t s5_1525">9-33 </span>
<span id="t6b_1525" class="t s3_1525">performance monitoring counters</span><span id="t6c_1525" class="t s4_1525">, </span><span id="t6d_1525" class="t s5_1525">9-33 </span>
<span id="t6e_1525" class="t s3_1525">programming considerations</span><span id="t6f_1525" class="t s4_1525">, </span><span id="t6g_1525" class="t s5_1525">9-34 </span>
<span id="t6h_1525" class="t s3_1525">See also: Hyper-Threading Technology and dual-core </span>
<span id="t6i_1525" class="t s3_1525">technology </span>
<span id="t6j_1525" class="t s3_1525">MWAIT instruction</span><span id="t6k_1525" class="t s4_1525">, </span><span id="t6l_1525" class="t s5_1525">26-3 </span>
<span id="t6m_1525" class="t s3_1525">power management extensions</span><span id="t6n_1525" class="t s4_1525">, </span><span id="t6o_1525" class="t s5_1525">15-35 </span>
<span id="t6p_1525" class="t s3_1525">MXCSR register</span><span id="t6q_1525" class="t s4_1525">, </span><span id="t6r_1525" class="t s5_1525">6-53</span><span id="t6s_1525" class="t s4_1525">, </span><span id="t6t_1525" class="t s5_1525">10-8</span><span id="t6u_1525" class="t s4_1525">, </span><span id="t6v_1525" class="t s5_1525">14-6 </span>
<span id="t6w_1525" class="t s6_1525">N </span>
<span id="t6x_1525" class="t s3_1525">NaN, compatibility, IA-32 processors</span><span id="t6y_1525" class="t s4_1525">, </span><span id="t6z_1525" class="t s5_1525">23-9 </span>
<span id="t70_1525" class="t s3_1525">NE (numeric error) flag </span>
<span id="t71_1525" class="t s3_1525">CR0 control register</span><span id="t72_1525" class="t s4_1525">, </span><span id="t73_1525" class="t s5_1525">2-15</span><span id="t74_1525" class="t s4_1525">, </span><span id="t75_1525" class="t s5_1525">6-48</span><span id="t76_1525" class="t s4_1525">, </span><span id="t77_1525" class="t s5_1525">10-6</span><span id="t78_1525" class="t s4_1525">, </span><span id="t79_1525" class="t s5_1525">10-7</span><span id="t7a_1525" class="t s4_1525">, </span><span id="t7b_1525" class="t s5_1525">23-8</span><span id="t7c_1525" class="t s4_1525">, </span><span id="t7d_1525" class="t s5_1525">23-18 </span>
<span id="t7e_1525" class="t s3_1525">NEG instruction</span><span id="t7f_1525" class="t s4_1525">, </span><span id="t7g_1525" class="t s5_1525">9-4 </span>
<span id="t7h_1525" class="t s3_1525">NetBurst microarchitecture (see Intel NetBurst microarchitecture) </span>
<span id="t7i_1525" class="t s3_1525">NMI interrupt</span><span id="t7j_1525" class="t s4_1525">, </span><span id="t7k_1525" class="t s5_1525">2-26</span><span id="t7l_1525" class="t s4_1525">, </span><span id="t7m_1525" class="t s5_1525">11-3 </span>
<span id="t7n_1525" class="t s3_1525">description of</span><span id="t7o_1525" class="t s4_1525">, </span><span id="t7p_1525" class="t s5_1525">6-2 </span>
<span id="t7q_1525" class="t s3_1525">handling during initialization</span><span id="t7r_1525" class="t s4_1525">, </span><span id="t7s_1525" class="t s5_1525">10-9 </span>
<span id="t7t_1525" class="t s3_1525">handling in SMM</span><span id="t7u_1525" class="t s4_1525">, </span><span id="t7v_1525" class="t s5_1525">32-11 </span>
<span id="t7w_1525" class="t s3_1525">handling multiple NMIs</span><span id="t7x_1525" class="t s4_1525">, </span><span id="t7y_1525" class="t s5_1525">6-6 </span>
<span id="t7z_1525" class="t s3_1525">masking</span><span id="t80_1525" class="t s4_1525">, </span><span id="t81_1525" class="t s5_1525">23-27 </span>
<span id="t82_1525" class="t s3_1525">receiving when processor is shutdown</span><span id="t83_1525" class="t s4_1525">, </span><span id="t84_1525" class="t s5_1525">6-34 </span>
<span id="t85_1525" class="t s3_1525">reference information</span><span id="t86_1525" class="t s4_1525">, </span><span id="t87_1525" class="t s5_1525">6-27 </span>
<span id="t88_1525" class="t s3_1525">vector</span><span id="t89_1525" class="t s4_1525">, </span><span id="t8a_1525" class="t s5_1525">6-2 </span>
<span id="t8b_1525" class="t s3_1525">NMI# pin</span><span id="t8c_1525" class="t s4_1525">, </span><span id="t8d_1525" class="t s5_1525">6-2</span><span id="t8e_1525" class="t s4_1525">, </span><span id="t8f_1525" class="t s5_1525">6-27 </span>
<span id="t8g_1525" class="t s3_1525">Nominal CPI method</span><span id="t8h_1525" class="t s4_1525">, </span><span id="t8i_1525" class="t s5_1525">20-139 </span>
<span id="t8j_1525" class="t s3_1525">Nonconforming code segments </span>
<span id="t8k_1525" class="t s3_1525">accessing</span><span id="t8l_1525" class="t s4_1525">, </span><span id="t8m_1525" class="t s5_1525">5-11 </span>
<span id="t8n_1525" class="t s3_1525">C (conforming) flag</span><span id="t8o_1525" class="t s4_1525">, </span><span id="t8p_1525" class="t s5_1525">5-11 </span>
<span id="t8q_1525" class="t s3_1525">description of</span><span id="t8r_1525" class="t s4_1525">, </span><span id="t8s_1525" class="t s5_1525">3-13 </span>
<span id="t8t_1525" class="t s3_1525">Non-halted clockticks</span><span id="t8u_1525" class="t s4_1525">, </span><span id="t8v_1525" class="t s5_1525">20-139 </span>
<span id="t8w_1525" class="t s3_1525">setting up counters</span><span id="t8x_1525" class="t s4_1525">, </span><span id="t8y_1525" class="t s5_1525">20-139 </span>
<span id="t8z_1525" class="t s3_1525">Non-Halted CPI method</span><span id="t90_1525" class="t s4_1525">, </span><span id="t91_1525" class="t s5_1525">20-139 </span>
<span id="t92_1525" class="t s3_1525">Nonmaskable interrupt (see NMI) </span>
<span id="t93_1525" class="t s3_1525">Non-precise event-based sampling </span>
<span id="t94_1525" class="t s3_1525">defined</span><span id="t95_1525" class="t s4_1525">, </span><span id="t96_1525" class="t s5_1525">20-107 </span>
<span id="t97_1525" class="t s3_1525">used for at-retirement counting</span><span id="t98_1525" class="t s4_1525">, </span><span id="t99_1525" class="t s5_1525">20-117 </span>
<span id="t9a_1525" class="t s3_1525">writing an interrupt service routine for</span><span id="t9b_1525" class="t s4_1525">, </span><span id="t9c_1525" class="t s5_1525">18-26 </span>
<span id="t9d_1525" class="t s3_1525">Non-retirement events</span><span id="t9e_1525" class="t s4_1525">, </span><span id="t9f_1525" class="t s5_1525">20-106 </span>
<span id="t9g_1525" class="t s3_1525">Non-sleep clockticks</span><span id="t9h_1525" class="t s4_1525">, </span><span id="t9i_1525" class="t s5_1525">20-139 </span>
<span id="t9j_1525" class="t s3_1525">NOT instruction</span><span id="t9k_1525" class="t s4_1525">, </span><span id="t9l_1525" class="t s5_1525">9-4 </span>
<span id="t9m_1525" class="t s3_1525">Notation </span>
<span id="t9n_1525" class="t s3_1525">bit and byte order</span><span id="t9o_1525" class="t s4_1525">, </span><span id="t9p_1525" class="t s5_1525">1-7 </span>
<span id="t9q_1525" class="t s3_1525">conventions</span><span id="t9r_1525" class="t s4_1525">, </span><span id="t9s_1525" class="t s5_1525">1-7 </span>
<span id="t9t_1525" class="t s3_1525">exceptions</span><span id="t9u_1525" class="t s4_1525">, </span><span id="t9v_1525" class="t s5_1525">1-9 </span>
<span id="t9w_1525" class="t s3_1525">hexadecimal and binary numbers</span><span id="t9x_1525" class="t s4_1525">, </span><span id="t9y_1525" class="t s5_1525">1-8 </span>
<span id="t9z_1525" class="t s3_1525">Instructions </span>
<span id="ta0_1525" class="t s1_1525">operands</span><span id="ta1_1525" class="t s4_1525">, </span><span id="ta2_1525" class="t s5_1525">1-8 </span>
<span id="ta3_1525" class="t s3_1525">reserved bits</span><span id="ta4_1525" class="t s4_1525">, </span><span id="ta5_1525" class="t s5_1525">1-7 </span>
<span id="ta6_1525" class="t s3_1525">segmented addressing</span><span id="ta7_1525" class="t s4_1525">, </span><span id="ta8_1525" class="t s5_1525">1-8 </span>
<span id="ta9_1525" class="t s3_1525">NT (nested task) flag </span>
<span id="taa_1525" class="t s3_1525">EFLAGS register</span><span id="tab_1525" class="t s4_1525">, </span><span id="tac_1525" class="t s5_1525">2-10</span><span id="tad_1525" class="t s4_1525">, </span><span id="tae_1525" class="t s5_1525">8-10</span><span id="taf_1525" class="t s4_1525">, </span><span id="tag_1525" class="t s5_1525">8-11</span><span id="tah_1525" class="t s4_1525">, </span><span id="tai_1525" class="t s5_1525">8-15 </span>
<span id="taj_1525" class="t s3_1525">Null segment selector, checking for</span><span id="tak_1525" class="t s4_1525">, </span><span id="tal_1525" class="t s5_1525">5-6 </span>
<span id="tam_1525" class="t s3_1525">Numeric overflow exception (#O)</span><span id="tan_1525" class="t s4_1525">, </span><span id="tao_1525" class="t s5_1525">23-10 </span>
<span id="tap_1525" class="t s3_1525">Numeric underflow exception (#U)</span><span id="taq_1525" class="t s4_1525">, </span><span id="tar_1525" class="t s5_1525">23-10 </span>
<span id="tas_1525" class="t s3_1525">NV (invert) flag, PerfEvtSel0 MSR </span>
<span id="tat_1525" class="t s3_1525">(P6 family processors)</span><span id="tau_1525" class="t s4_1525">, </span><span id="tav_1525" class="t s5_1525">20-5</span><span id="taw_1525" class="t s4_1525">, </span><span id="tax_1525" class="t s5_1525">20-135 </span>
<span id="tay_1525" class="t s3_1525">NW (not write-through) flag </span>
<span id="taz_1525" class="t s3_1525">CR0 control register</span><span id="tb0_1525" class="t s4_1525">, </span><span id="tb1_1525" class="t s5_1525">2-15</span><span id="tb2_1525" class="t s4_1525">, </span><span id="tb3_1525" class="t s5_1525">10-7</span><span id="tb4_1525" class="t s4_1525">, </span><span id="tb5_1525" class="t s5_1525">12-12</span><span id="tb6_1525" class="t s4_1525">, </span><span id="tb7_1525" class="t s5_1525">12-13</span><span id="tb8_1525" class="t s4_1525">, </span><span id="tb9_1525" class="t s5_1525">12-16</span><span id="tba_1525" class="t s4_1525">, </span><span id="tbb_1525" class="t s5_1525">12-32</span><span id="tbc_1525" class="t s4_1525">, </span>
<span id="tbd_1525" class="t s5_1525">23-18</span><span id="tbe_1525" class="t s4_1525">, </span><span id="tbf_1525" class="t s5_1525">23-19</span><span id="tbg_1525" class="t s4_1525">, </span><span id="tbh_1525" class="t s5_1525">23-30 </span>
<span id="tbi_1525" class="t s3_1525">NXE bit</span><span id="tbj_1525" class="t s4_1525">, </span><span id="tbk_1525" class="t s5_1525">5-30 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
