// Seed: 476694896
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign module_1.type_11 = 0;
endmodule : SymbolIdentifier
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    output supply1 id_3,
    input wire id_4,
    input wire id_5,
    output tri1 id_6,
    input wire id_7,
    input wor id_8,
    input uwire id_9,
    input tri1 id_10,
    output supply1 id_11,
    output wor id_12,
    input wor id_13,
    input supply0 id_14,
    input tri id_15,
    input tri0 id_16,
    output tri0 id_17,
    input uwire id_18
);
  id_20(
      id_9, id_15, 1
  );
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
endmodule
