{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696196578114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696196578114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  1 15:42:58 2023 " "Processing started: Sun Oct  1 15:42:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696196578114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696196578114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696196578114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696196578205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696196578205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ArchAlu " "Found design unit 1: ALU-ArchAlu" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696196583900 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696196583900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696196583900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LeftShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LeftShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShifter-LeftShifterArch " "Found design unit 1: LeftShifter-LeftShifterArch" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/LeftShifter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696196583901 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShifter " "Found entity 1: LeftShifter" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/LeftShifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696196583901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696196583901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RightShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RightShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RightShifter-RightShifterArch " "Found design unit 1: RightShifter-RightShifterArch" {  } { { "RightShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/RightShifter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696196583901 ""} { "Info" "ISGN_ENTITY_NAME" "1 RightShifter " "Found entity 1: RightShifter" {  } { { "RightShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/RightShifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696196583901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696196583901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-AdderArch " "Found design unit 1: FullAdder-AdderArch" {  } { { "FullAdder.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/FullAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696196583901 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696196583901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696196583901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ArithmeticShiftRight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ArithmeticShiftRight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticShiftRight-ASRArch " "Found design unit 1: ArithmeticShiftRight-ASRArch" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ArithmeticShiftRight.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696196583902 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticShiftRight " "Found entity 1: ArithmeticShiftRight" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ArithmeticShiftRight.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696196583902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696196583902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-ArchMultiplier " "Found design unit 1: Multiplier-ArchMultiplier" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/Multiplier.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696196583902 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/Multiplier.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696196583902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696196583902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696196583928 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output ALU.vhd(9) " "VHDL Signal Declaration warning at ALU.vhd(9): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696196583929 "|ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "shifterAmount ALU.vhd(64) " "VHDL Signal Declaration warning at ALU.vhd(64): used explicit default value for signal \"shifterAmount\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1696196583929 "|ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logicResult ALU.vhd(70) " "Verilog HDL or VHDL warning at ALU.vhd(70): object \"logicResult\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696196583929 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp2Result ALU.vhd(143) " "VHDL Process Statement warning at ALU.vhd(143): signal \"comp2Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696196583930 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "arithShifterRightResult ALU.vhd(160) " "VHDL Process Statement warning at ALU.vhd(160): signal \"arithShifterRightResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696196583930 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adderResult ALU.vhd(166) " "VHDL Process Statement warning at ALU.vhd(166): signal \"adderResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696196583931 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "substractionResult ALU.vhd(168) " "VHDL Process Statement warning at ALU.vhd(168): signal \"substractionResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696196583931 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplierResult ALU.vhd(170) " "VHDL Process Statement warning at ALU.vhd(170): signal \"multiplierResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696196583931 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RightShifter RightShifter:RightShift " "Elaborating entity \"RightShifter\" for hierarchy \"RightShifter:RightShift\"" {  } { { "ALU.vhd" "RightShift" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696196583935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShifter LeftShifter:LeftShift " "Elaborating entity \"LeftShifter\" for hierarchy \"LeftShifter:LeftShift\"" {  } { { "ALU.vhd" "LeftShift" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696196583935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticShiftRight ArithmeticShiftRight:ArithShifter " "Elaborating entity \"ArithmeticShiftRight\" for hierarchy \"ArithmeticShiftRight:ArithShifter\"" {  } { { "ALU.vhd" "ArithShifter" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696196583936 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ArithmeticShiftRight.vhd(17) " "VHDL Process Statement warning at ArithmeticShiftRight.vhd(17): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ArithmeticShiftRight.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696196583936 "|ALU|ArithmeticShiftRight:ArithShifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FullAdder:Adder " "Elaborating entity \"FullAdder\" for hierarchy \"FullAdder:Adder\"" {  } { { "ALU.vhd" "Adder" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696196583936 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HalfAdder FullAdder.vhd(18) " "VHDL Process Statement warning at FullAdder.vhd(18): inferring latch(es) for signal or variable \"HalfAdder\", which holds its previous value in one or more paths through the process" {  } { { "FullAdder.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/FullAdder.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1696196583936 "|ALU|FullAdder:Adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Multiplier:Multi " "Elaborating entity \"Multiplier\" for hierarchy \"Multiplier:Multi\"" {  } { { "ALU.vhd" "Multi" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696196583937 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "product Multiplier.vhd(33) " "VHDL Process Statement warning at Multiplier.vhd(33): signal \"product\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/Multiplier.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696196583937 "|ALU|Multiplier:Multi"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output\[0\] GND " "Pin \"output\[0\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696196584129 "|ALU|output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[1\] GND " "Pin \"output\[1\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696196584129 "|ALU|output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[2\] GND " "Pin \"output\[2\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696196584129 "|ALU|output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[3\] GND " "Pin \"output\[3\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696196584129 "|ALU|output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[4\] GND " "Pin \"output\[4\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696196584129 "|ALU|output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[5\] GND " "Pin \"output\[5\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696196584129 "|ALU|output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[6\] GND " "Pin \"output\[6\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696196584129 "|ALU|output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[7\] GND " "Pin \"output\[7\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696196584129 "|ALU|output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[8\] GND " "Pin \"output\[8\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696196584129 "|ALU|output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[9\] GND " "Pin \"output\[9\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696196584129 "|ALU|output[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696196584129 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696196584174 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696196584174 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selectorOperation\[0\] " "No output dependent on input pin \"selectorOperation\[0\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|selectorOperation[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selectorOperation\[1\] " "No output dependent on input pin \"selectorOperation\[1\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|selectorOperation[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selectorOperation\[2\] " "No output dependent on input pin \"selectorOperation\[2\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|selectorOperation[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selectorOption\[0\] " "No output dependent on input pin \"selectorOption\[0\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|selectorOption[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selectorOption\[1\] " "No output dependent on input pin \"selectorOption\[1\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|selectorOption[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selectorOption\[2\] " "No output dependent on input pin \"selectorOption\[2\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|selectorOption[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selectorOption\[3\] " "No output dependent on input pin \"selectorOption\[3\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|selectorOption[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputA\[0\] " "No output dependent on input pin \"inputA\[0\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputA\[1\] " "No output dependent on input pin \"inputA\[1\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputA\[2\] " "No output dependent on input pin \"inputA\[2\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputA\[3\] " "No output dependent on input pin \"inputA\[3\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputA\[4\] " "No output dependent on input pin \"inputA\[4\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputA\[5\] " "No output dependent on input pin \"inputA\[5\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputA\[6\] " "No output dependent on input pin \"inputA\[6\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputA\[7\] " "No output dependent on input pin \"inputA\[7\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputA\[8\] " "No output dependent on input pin \"inputA\[8\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputA[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputA\[9\] " "No output dependent on input pin \"inputA\[9\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputA[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputB\[0\] " "No output dependent on input pin \"inputB\[0\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputB\[1\] " "No output dependent on input pin \"inputB\[1\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputB\[2\] " "No output dependent on input pin \"inputB\[2\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputB\[3\] " "No output dependent on input pin \"inputB\[3\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputB[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputB\[4\] " "No output dependent on input pin \"inputB\[4\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputB[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputB\[5\] " "No output dependent on input pin \"inputB\[5\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputB[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputB\[6\] " "No output dependent on input pin \"inputB\[6\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputB[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputB\[7\] " "No output dependent on input pin \"inputB\[7\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputB[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputB\[8\] " "No output dependent on input pin \"inputB\[8\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputB[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputB\[9\] " "No output dependent on input pin \"inputB\[9\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|inputB[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/ALU/ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696196584191 "|ALU|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696196584191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696196584191 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696196584191 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696196584191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696196584195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  1 15:43:04 2023 " "Processing ended: Sun Oct  1 15:43:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696196584195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696196584195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696196584195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696196584195 ""}
