* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jun 12 2025 17:26:34

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : U400_ADDRESS_DECODE.N_146_0
T_7_7_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g1_2
T_7_8_wire_logic_cluster/lc_4/in_3

End 

Net : U400_SDRAM_RAM_CYCLE_START
T_5_5_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g3_6
T_6_6_wire_logic_cluster/lc_2/in_3

T_5_5_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g2_6
T_4_5_wire_logic_cluster/lc_1/in_3

T_5_5_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g0_6
T_6_5_wire_logic_cluster/lc_7/in_3

T_5_5_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g3_6
T_6_6_wire_logic_cluster/lc_3/in_0

T_5_5_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g0_6
T_6_5_wire_logic_cluster/lc_4/in_0

T_5_5_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g2_6
T_4_5_wire_logic_cluster/lc_6/in_0

T_5_5_wire_logic_cluster/lc_6/out
T_6_4_lc_trk_g2_6
T_6_4_wire_logic_cluster/lc_7/in_3

End 

Net : U400_ADDRESS_DECODE.N_147_0_cascade_
T_7_8_wire_logic_cluster/lc_4/ltout
T_7_8_wire_logic_cluster/lc_5/in_2

End 

Net : U400_ADDRESS_DECODE.m145_nsZ0Z_1
T_6_6_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g3_2
T_7_7_wire_logic_cluster/lc_2/in_3

End 

Net : N_43
T_7_8_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g1_5
T_7_7_wire_logic_cluster/lc_5/in_3

End 

Net : N_73_0
T_4_6_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g1_5
T_5_6_wire_logic_cluster/lc_7/in_3

T_4_6_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_7/in_3

End 

Net : U400_ADDRESS_DECODE.m71_amZ0Z_1
T_4_5_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g0_2
T_4_6_wire_logic_cluster/lc_3/in_3

End 

Net : U400_ADDRESS_DECODE.N_185_cascade_
T_4_5_wire_logic_cluster/lc_1/ltout
T_4_5_wire_logic_cluster/lc_2/in_2

End 

Net : U400_ADDRESS_DECODE.m71_amZ0_cascade_
T_4_6_wire_logic_cluster/lc_3/ltout
T_4_6_wire_logic_cluster/lc_4/in_2

End 

Net : U400_ADDRESS_DECODE.N_72_0_cascade_
T_4_6_wire_logic_cluster/lc_4/ltout
T_4_6_wire_logic_cluster/lc_5/in_2

End 

Net : N_44_0
T_5_6_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g0_2
T_4_7_wire_logic_cluster/lc_7/in_1

End 

Net : U400_ADDRESS_DECODE.m43_bmZ0_cascade_
T_5_6_wire_logic_cluster/lc_1/ltout
T_5_6_wire_logic_cluster/lc_2/in_2

End 

Net : U400_ADDRESS_DECODE.N_185
T_4_5_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g2_1
T_5_6_wire_logic_cluster/lc_0/in_3

T_4_5_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g1_1
T_4_6_wire_logic_cluster/lc_3/in_1

T_4_5_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g1_1
T_4_4_wire_logic_cluster/lc_7/in_3

End 

Net : U400_ADDRESS_DECODE.N_185_mux_cascade_
T_5_6_wire_logic_cluster/lc_0/ltout
T_5_6_wire_logic_cluster/lc_1/in_2

End 

Net : U400_SDRAM_SDRAM_COUNTERe_0_i
T_4_4_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_47
T_6_7_sp4_h_l_10
T_7_7_lc_trk_g2_2
T_7_7_wire_logic_cluster/lc_2/cen

T_4_4_wire_logic_cluster/lc_7/out
T_4_2_sp4_v_t_43
T_4_3_lc_trk_g3_3
T_4_3_wire_logic_cluster/lc_4/cen

T_4_4_wire_logic_cluster/lc_7/out
T_4_2_sp4_v_t_43
T_4_3_lc_trk_g3_3
T_4_3_wire_logic_cluster/lc_4/cen

T_4_4_wire_logic_cluster/lc_7/out
T_5_2_sp4_v_t_42
T_5_3_lc_trk_g2_2
T_5_3_wire_logic_cluster/lc_1/cen

T_4_4_wire_logic_cluster/lc_7/out
T_5_2_sp4_v_t_42
T_5_3_lc_trk_g2_2
T_5_3_wire_logic_cluster/lc_1/cen

T_4_4_wire_logic_cluster/lc_7/out
T_5_2_sp4_v_t_42
T_5_3_lc_trk_g2_2
T_5_3_wire_logic_cluster/lc_1/cen

T_4_4_wire_logic_cluster/lc_7/out
T_5_2_sp4_v_t_42
T_5_3_lc_trk_g2_2
T_5_3_wire_logic_cluster/lc_1/cen

T_4_4_wire_logic_cluster/lc_7/out
T_5_2_sp4_v_t_42
T_5_3_lc_trk_g2_2
T_5_3_wire_logic_cluster/lc_1/cen

End 

Net : N_96_0_cascade_
T_5_6_wire_logic_cluster/lc_6/ltout
T_5_6_wire_logic_cluster/lc_7/in_2

End 

Net : U400_ADDRESS_DECODE.m94_amZ0Z_1
T_6_5_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g0_7
T_6_6_wire_logic_cluster/lc_0/in_3

End 

Net : U400_ADDRESS_DECODE.m94_amZ0_cascade_
T_6_6_wire_logic_cluster/lc_0/ltout
T_6_6_wire_logic_cluster/lc_1/in_2

End 

Net : U400_ADDRESS_DECODE.N_95_0
T_6_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g3_1
T_5_6_wire_logic_cluster/lc_6/in_0

End 

Net : U400_ADDRESS_DECODE.m20_amZ0_cascade_
T_6_6_wire_logic_cluster/lc_3/ltout
T_6_6_wire_logic_cluster/lc_4/in_2

End 

Net : N_23_0
T_6_8_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g3_2
T_5_8_wire_logic_cluster/lc_6/in_3

T_6_8_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g0_2
T_6_9_wire_logic_cluster/lc_1/in_3

End 

Net : U400_ADDRESS_DECODE.N_21_0
T_6_6_wire_logic_cluster/lc_4/out
T_6_5_sp4_v_t_40
T_6_8_lc_trk_g1_0
T_6_8_wire_logic_cluster/lc_2/in_3

End 

Net : N_73_0_cascade_
T_4_6_wire_logic_cluster/lc_5/ltout
T_4_6_wire_logic_cluster/lc_6/in_2

End 

Net : U400_SDRAM_un1_SDRAM_COUNTER59_2_0
T_6_6_wire_logic_cluster/lc_7/out
T_7_6_lc_trk_g1_7
T_7_6_wire_logic_cluster/lc_0/in_0

T_6_6_wire_logic_cluster/lc_7/out
T_7_6_lc_trk_g1_7
T_7_6_wire_logic_cluster/lc_1/in_3

End 

Net : U400_ADDRESS_DECODE.N_179_mux
T_6_5_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_7/in_3

T_6_5_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g2_4
T_5_4_wire_logic_cluster/lc_5/in_3

End 

Net : U400_SDRAM_SDRAM_CMD_5_sqmuxa
T_5_4_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g2_5
T_4_4_wire_logic_cluster/lc_6/in_1

T_5_4_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g3_5
T_4_3_wire_logic_cluster/lc_3/in_3

T_5_4_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g3_5
T_4_3_wire_logic_cluster/lc_7/in_3

End 

Net : U400_SDRAM_SDRAM_CMD_1_sqmuxa_1
T_6_5_wire_logic_cluster/lc_5/out
T_6_4_sp4_v_t_42
T_6_7_lc_trk_g0_2
T_6_7_wire_logic_cluster/lc_5/in_3

T_6_5_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g2_5
T_7_6_wire_logic_cluster/lc_2/in_3

End 

Net : U400_ADDRESS_DECODE.N_179_mux_cascade_
T_6_5_wire_logic_cluster/lc_4/ltout
T_6_5_wire_logic_cluster/lc_5/in_2

End 

Net : U400_ADDRESS_DECODE.N_15_0
T_5_5_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g2_0
T_6_6_wire_logic_cluster/lc_2/in_0

T_5_5_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g2_0
T_6_6_wire_logic_cluster/lc_3/in_1

T_5_5_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g0_0
T_5_4_wire_logic_cluster/lc_3/in_1

End 

Net : U400_SDRAM.SDRAM_COUNTERZ0Z_6
T_5_3_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g1_6
T_5_4_wire_logic_cluster/lc_1/in_0

T_5_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g1_6
T_5_3_wire_logic_cluster/lc_6/in_1

End 

Net : N_60
T_5_4_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g1_1
T_5_5_wire_logic_cluster/lc_0/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g2_1
T_6_5_wire_logic_cluster/lc_0/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g1_1
T_5_5_wire_logic_cluster/lc_1/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g2_1
T_5_4_wire_logic_cluster/lc_0/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g2_1
T_6_5_wire_logic_cluster/lc_1/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_6_2_sp4_v_t_46
T_6_6_lc_trk_g0_3
T_6_6_wire_logic_cluster/lc_6/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g0_1
T_6_4_wire_logic_cluster/lc_2/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g1_1
T_4_5_wire_logic_cluster/lc_4/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_47
T_5_6_sp4_v_t_36
T_4_7_lc_trk_g2_4
T_4_7_wire_logic_cluster/lc_4/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g2_1
T_5_4_wire_logic_cluster/lc_6/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_47
T_5_6_lc_trk_g0_2
T_5_6_wire_logic_cluster/lc_3/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_5_4_sp4_h_l_7
T_8_4_sp4_v_t_37
T_7_7_lc_trk_g2_5
T_7_7_wire_logic_cluster/lc_2/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g1_1
T_4_5_wire_logic_cluster/lc_3/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_47
T_5_6_sp4_v_t_36
T_5_7_lc_trk_g2_4
T_5_7_wire_logic_cluster/lc_1/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_6_2_sp4_v_t_46
T_6_6_lc_trk_g0_3
T_6_6_wire_logic_cluster/lc_5/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_47
T_5_6_sp4_v_t_36
T_5_7_lc_trk_g2_4
T_5_7_wire_logic_cluster/lc_2/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_47
T_4_6_lc_trk_g2_2
T_4_6_wire_logic_cluster/lc_0/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_47
T_5_6_lc_trk_g0_2
T_5_6_wire_logic_cluster/lc_4/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_47
T_2_6_sp4_h_l_10
T_4_6_lc_trk_g2_7
T_4_6_wire_logic_cluster/lc_3/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_6_2_sp4_v_t_46
T_6_6_lc_trk_g0_3
T_6_6_wire_logic_cluster/lc_0/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_47
T_5_6_sp4_v_t_36
T_5_7_lc_trk_g2_4
T_5_7_wire_logic_cluster/lc_5/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g1_1
T_5_5_wire_logic_cluster/lc_3/in_3

End 

Net : U400_SDRAM.SDRAM_COUNTERZ0Z_5
T_5_3_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g1_5
T_5_4_wire_logic_cluster/lc_1/in_1

T_5_3_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g1_5
T_5_3_wire_logic_cluster/lc_5/in_1

End 

Net : U400_SDRAM.SDRAM_COUNTERZ0Z_7
T_5_3_wire_logic_cluster/lc_7/out
T_5_4_lc_trk_g0_7
T_5_4_input_2_1
T_5_4_wire_logic_cluster/lc_1/in_2

T_5_3_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g2_7
T_5_3_wire_logic_cluster/lc_7/in_0

End 

Net : U400_SDRAM.un1_REFRESH_COUNTERlt7_0_cascade_
T_2_5_wire_logic_cluster/lc_1/ltout
T_2_5_wire_logic_cluster/lc_2/in_2

End 

Net : U400_SDRAM_SDRAM_CMD11
T_2_5_wire_logic_cluster/lc_2/out
T_3_2_sp4_v_t_45
T_4_6_sp4_h_l_8
T_6_6_lc_trk_g2_5
T_6_6_wire_logic_cluster/lc_2/in_1

T_2_5_wire_logic_cluster/lc_2/out
T_2_5_sp4_h_l_9
T_6_5_sp4_h_l_9
T_6_5_lc_trk_g0_4
T_6_5_wire_logic_cluster/lc_7/in_1

T_2_5_wire_logic_cluster/lc_2/out
T_2_5_sp4_h_l_9
T_4_5_lc_trk_g2_4
T_4_5_wire_logic_cluster/lc_1/in_1

T_2_5_wire_logic_cluster/lc_2/out
T_3_2_sp4_v_t_45
T_4_6_sp4_h_l_8
T_6_6_lc_trk_g3_5
T_6_6_wire_logic_cluster/lc_3/in_3

T_2_5_wire_logic_cluster/lc_2/out
T_2_5_sp4_h_l_9
T_6_5_sp4_h_l_9
T_6_5_lc_trk_g0_4
T_6_5_input_2_4
T_6_5_wire_logic_cluster/lc_4/in_2

T_2_5_wire_logic_cluster/lc_2/out
T_2_5_sp4_h_l_9
T_5_5_sp4_v_t_44
T_5_7_lc_trk_g3_1
T_5_7_wire_logic_cluster/lc_3/in_3

T_2_5_wire_logic_cluster/lc_2/out
T_2_5_sp4_h_l_9
T_4_5_lc_trk_g3_4
T_4_5_wire_logic_cluster/lc_6/in_3

End 

Net : U400_SDRAM.REFRESH_COUNTERZ0Z_3
T_2_4_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g0_2
T_2_5_wire_logic_cluster/lc_1/in_3

T_2_4_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g1_2
T_2_4_wire_logic_cluster/lc_2/in_1

End 

Net : U400_SDRAM.REFRESH_COUNTERZ0Z_5
T_2_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g1_4
T_2_5_wire_logic_cluster/lc_1/in_0

T_2_4_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g3_4
T_2_4_wire_logic_cluster/lc_4/in_1

End 

Net : U400_SDRAM.REFRESH_COUNTERZ0Z_4
T_2_4_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_1/in_1

T_2_4_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_3/in_1

End 

Net : U400_SDRAM.SDRAM_COUNTERZ0Z_4
T_5_3_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g0_4
T_5_4_wire_logic_cluster/lc_1/in_3

T_5_3_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g3_4
T_5_3_wire_logic_cluster/lc_4/in_1

End 

Net : N_13_0
T_6_5_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g0_0
T_6_6_input_2_2
T_6_6_wire_logic_cluster/lc_2/in_2

T_6_5_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g1_0
T_6_6_input_2_3
T_6_6_wire_logic_cluster/lc_3/in_2

T_6_5_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g1_0
T_6_4_wire_logic_cluster/lc_4/in_3

End 

Net : U400_ADDRESS_DECODE.N_6_0
T_5_5_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g0_1
T_4_6_wire_logic_cluster/lc_1/in_0

T_5_5_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g3_1
T_6_6_wire_logic_cluster/lc_5/in_3

T_5_5_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g0_1
T_4_6_input_2_3
T_4_6_wire_logic_cluster/lc_3/in_2

End 

Net : N_85_0
T_4_5_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g0_7
T_4_4_wire_logic_cluster/lc_6/in_3

End 

Net : U400_ADDRESS_DECODE.N_47_0
T_4_6_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g0_1
T_4_5_wire_logic_cluster/lc_5/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g2_1
T_5_7_wire_logic_cluster/lc_4/in_3

T_4_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g1_1
T_5_6_wire_logic_cluster/lc_5/in_3

End 

Net : U400_ADDRESS_DECODE.m84_bmZ0
T_4_5_wire_logic_cluster/lc_5/out
T_4_5_lc_trk_g1_5
T_4_5_wire_logic_cluster/lc_7/in_3

End 

Net : N_48
T_5_7_wire_logic_cluster/lc_0/out
T_6_7_lc_trk_g0_0
T_6_7_wire_logic_cluster/lc_7/in_1

End 

Net : U400_ADDRESS_DECODE.N_62_0
T_5_7_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g1_4
T_5_7_wire_logic_cluster/lc_0/in_3

End 

Net : U400_SDRAM_SDRAM_COUNTER_1
T_4_3_wire_logic_cluster/lc_3/out
T_4_3_sp4_h_l_11
T_7_3_sp4_v_t_46
T_6_5_lc_trk_g0_0
T_6_5_wire_logic_cluster/lc_0/in_0

T_4_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_39
T_5_5_lc_trk_g1_7
T_5_5_wire_logic_cluster/lc_1/in_1

T_4_3_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g2_3
T_5_4_wire_logic_cluster/lc_2/in_3

T_4_3_wire_logic_cluster/lc_3/out
T_4_3_sp4_h_l_11
T_7_3_sp4_v_t_41
T_6_4_lc_trk_g3_1
T_6_4_wire_logic_cluster/lc_2/in_0

T_4_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_39
T_6_6_sp4_h_l_8
T_6_6_lc_trk_g0_5
T_6_6_wire_logic_cluster/lc_6/in_1

T_4_3_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g2_3
T_5_4_wire_logic_cluster/lc_0/in_1

T_4_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_39
T_4_5_lc_trk_g2_7
T_4_5_wire_logic_cluster/lc_4/in_3

T_4_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_39
T_4_5_lc_trk_g2_7
T_4_5_input_2_3
T_4_5_wire_logic_cluster/lc_3/in_2

T_4_3_wire_logic_cluster/lc_3/out
T_4_3_sp4_h_l_11
T_7_3_sp4_v_t_46
T_6_5_lc_trk_g2_3
T_6_5_input_2_7
T_6_5_wire_logic_cluster/lc_7/in_2

T_4_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_39
T_5_6_lc_trk_g1_2
T_5_6_wire_logic_cluster/lc_3/in_0

T_4_3_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g2_3
T_5_4_wire_logic_cluster/lc_6/in_1

T_4_3_wire_logic_cluster/lc_3/out
T_4_2_sp12_v_t_22
T_4_7_lc_trk_g3_6
T_4_7_wire_logic_cluster/lc_4/in_3

T_4_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_39
T_4_5_lc_trk_g2_7
T_4_5_wire_logic_cluster/lc_2/in_1

T_4_3_wire_logic_cluster/lc_3/out
T_4_2_sp12_v_t_22
T_4_6_lc_trk_g2_1
T_4_6_wire_logic_cluster/lc_0/in_1

T_4_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_39
T_5_5_lc_trk_g1_7
T_5_5_wire_logic_cluster/lc_4/in_0

T_4_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_39
T_5_5_lc_trk_g0_7
T_5_5_input_2_3
T_5_5_wire_logic_cluster/lc_3/in_2

T_4_3_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g1_3
T_5_3_wire_logic_cluster/lc_1/in_1

End 

Net : U400_SDRAM.REFRESH_COUNTERZ0Z_8
T_2_4_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_wire_logic_cluster/lc_2/in_0

T_2_4_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g1_7
T_2_4_wire_logic_cluster/lc_7/in_1

End 

Net : U400_SDRAM_SDRAM_COUNTER_3
T_4_3_wire_logic_cluster/lc_7/out
T_4_1_sp4_v_t_43
T_5_5_sp4_h_l_0
T_5_5_lc_trk_g0_5
T_5_5_wire_logic_cluster/lc_0/in_3

T_4_3_wire_logic_cluster/lc_7/out
T_4_1_sp4_v_t_43
T_5_5_sp4_h_l_0
T_6_5_lc_trk_g3_0
T_6_5_wire_logic_cluster/lc_0/in_1

T_4_3_wire_logic_cluster/lc_7/out
T_4_1_sp4_v_t_43
T_5_5_sp4_h_l_0
T_6_5_lc_trk_g3_0
T_6_5_wire_logic_cluster/lc_2/in_1

T_4_3_wire_logic_cluster/lc_7/out
T_4_0_span4_vert_38
T_5_4_sp4_h_l_9
T_6_4_lc_trk_g2_1
T_6_4_wire_logic_cluster/lc_2/in_3

T_4_3_wire_logic_cluster/lc_7/out
T_4_0_span4_vert_38
T_5_4_sp4_h_l_9
T_6_4_lc_trk_g2_1
T_6_4_wire_logic_cluster/lc_3/in_0

T_4_3_wire_logic_cluster/lc_7/out
T_4_1_sp4_v_t_43
T_4_5_lc_trk_g1_6
T_4_5_wire_logic_cluster/lc_3/in_0

T_4_3_wire_logic_cluster/lc_7/out
T_4_1_sp4_v_t_43
T_5_5_sp4_h_l_0
T_6_5_lc_trk_g3_0
T_6_5_wire_logic_cluster/lc_7/in_0

T_4_3_wire_logic_cluster/lc_7/out
T_4_2_sp4_v_t_46
T_5_6_sp4_h_l_11
T_6_6_lc_trk_g3_3
T_6_6_wire_logic_cluster/lc_5/in_1

T_4_3_wire_logic_cluster/lc_7/out
T_4_1_sp4_v_t_43
T_4_5_lc_trk_g1_6
T_4_5_wire_logic_cluster/lc_2/in_3

T_4_3_wire_logic_cluster/lc_7/out
T_5_4_lc_trk_g3_7
T_5_4_wire_logic_cluster/lc_7/in_1

T_4_3_wire_logic_cluster/lc_7/out
T_4_2_sp4_v_t_46
T_5_6_sp4_h_l_5
T_5_6_lc_trk_g0_0
T_5_6_input_2_4
T_5_6_wire_logic_cluster/lc_4/in_2

T_4_3_wire_logic_cluster/lc_7/out
T_4_1_sp4_v_t_43
T_5_5_sp4_h_l_0
T_5_5_lc_trk_g0_5
T_5_5_wire_logic_cluster/lc_5/in_0

T_4_3_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_18
T_4_7_lc_trk_g2_6
T_4_7_wire_logic_cluster/lc_5/in_1

T_4_3_wire_logic_cluster/lc_7/out
T_3_3_sp4_h_l_6
T_6_3_sp4_v_t_43
T_5_7_lc_trk_g1_6
T_5_7_wire_logic_cluster/lc_2/in_3

T_4_3_wire_logic_cluster/lc_7/out
T_4_2_sp4_v_t_46
T_4_6_lc_trk_g0_3
T_4_6_wire_logic_cluster/lc_0/in_3

T_4_3_wire_logic_cluster/lc_7/out
T_4_1_sp4_v_t_43
T_5_5_sp4_h_l_0
T_5_5_lc_trk_g0_5
T_5_5_wire_logic_cluster/lc_3/in_0

T_4_3_wire_logic_cluster/lc_7/out
T_4_2_sp4_v_t_46
T_5_6_sp4_h_l_5
T_5_6_lc_trk_g0_0
T_5_6_wire_logic_cluster/lc_0/in_0

T_4_3_wire_logic_cluster/lc_7/out
T_4_2_sp4_v_t_46
T_5_6_sp4_h_l_11
T_6_6_lc_trk_g3_3
T_6_6_wire_logic_cluster/lc_0/in_0

T_4_3_wire_logic_cluster/lc_7/out
T_4_2_sp4_v_t_46
T_4_5_lc_trk_g0_6
T_4_5_wire_logic_cluster/lc_5/in_1

T_4_3_wire_logic_cluster/lc_7/out
T_3_3_sp4_h_l_6
T_6_3_sp4_v_t_43
T_5_7_lc_trk_g1_6
T_5_7_wire_logic_cluster/lc_5/in_0

T_4_3_wire_logic_cluster/lc_7/out
T_3_3_sp4_h_l_6
T_6_3_sp4_v_t_43
T_5_7_lc_trk_g1_6
T_5_7_wire_logic_cluster/lc_0/in_1

T_4_3_wire_logic_cluster/lc_7/out
T_3_3_sp4_h_l_6
T_5_3_lc_trk_g3_3
T_5_3_wire_logic_cluster/lc_3/in_1

T_4_3_wire_logic_cluster/lc_7/out
T_4_2_sp4_v_t_46
T_5_6_sp4_h_l_5
T_5_6_lc_trk_g0_0
T_5_6_wire_logic_cluster/lc_5/in_1

End 

Net : U400_SDRAM.REFRESH_COUNTERZ0Z_7
T_2_4_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g1_6
T_2_5_wire_logic_cluster/lc_2/in_1

T_2_4_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g1_6
T_2_4_wire_logic_cluster/lc_6/in_1

End 

Net : N_13_0_cascade_
T_6_5_wire_logic_cluster/lc_0/ltout
T_6_5_wire_logic_cluster/lc_1/in_2

End 

Net : U400_ADDRESS_DECODE.N_135_0
T_6_5_wire_logic_cluster/lc_1/out
T_5_5_sp4_h_l_10
T_8_5_sp4_v_t_47
T_7_8_lc_trk_g3_7
T_7_8_wire_logic_cluster/lc_3/in_3

T_6_5_wire_logic_cluster/lc_1/out
T_6_2_sp12_v_t_22
T_6_8_lc_trk_g3_5
T_6_8_wire_logic_cluster/lc_7/in_1

T_6_5_wire_logic_cluster/lc_1/out
T_6_2_sp12_v_t_22
T_6_8_lc_trk_g3_5
T_6_8_wire_logic_cluster/lc_3/in_1

End 

Net : U400_ADDRESS_DECODE.N_136_0
T_7_8_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g1_3
T_7_8_wire_logic_cluster/lc_5/in_3

End 

Net : U400_ADDRESS_DECODE.m84_amZ0_cascade_
T_4_5_wire_logic_cluster/lc_6/ltout
T_4_5_wire_logic_cluster/lc_7/in_2

End 

Net : U400_ADDRESS_DECODE.N_62_0_cascade_
T_5_7_wire_logic_cluster/lc_4/ltout
T_5_7_wire_logic_cluster/lc_5/in_2

End 

Net : N_142_0
T_5_7_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g0_6
T_6_7_wire_logic_cluster/lc_7/in_3

End 

Net : U400_ADDRESS_DECODE.m141_bmZ0_cascade_
T_5_7_wire_logic_cluster/lc_5/ltout
T_5_7_wire_logic_cluster/lc_6/in_2

End 

Net : U400_SDRAM.REFRESH_COUNTERZ0Z_6
T_2_4_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g0_5
T_2_5_wire_logic_cluster/lc_2/in_3

T_2_4_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g1_5
T_2_4_wire_logic_cluster/lc_5/in_1

End 

Net : U400_ADDRESS_DECODE.m41_bmZ0
T_5_4_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g2_0
T_5_4_wire_logic_cluster/lc_7/in_3

End 

Net : U400_ADDRESS_DECODE.N_42_0
T_5_4_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_46
T_5_6_lc_trk_g0_6
T_5_6_wire_logic_cluster/lc_1/in_3

End 

Net : U400_ADDRESS_DECODE.N_10_0
T_5_4_wire_logic_cluster/lc_2/out
T_6_5_lc_trk_g3_2
T_6_5_wire_logic_cluster/lc_2/in_3

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_1/in_1

T_5_4_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g0_2
T_6_4_wire_logic_cluster/lc_3/in_3

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_4/in_0

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_4_7_lc_trk_g1_1
T_4_7_wire_logic_cluster/lc_5/in_3

T_5_4_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g0_2
T_4_5_wire_logic_cluster/lc_5/in_3

T_5_4_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g0_2
T_5_5_wire_logic_cluster/lc_3/in_1

End 

Net : N_60_cascade_
T_5_4_wire_logic_cluster/lc_1/ltout
T_5_4_wire_logic_cluster/lc_2/in_2

End 

Net : N_65_0
T_6_5_wire_logic_cluster/lc_2/out
T_7_4_sp4_v_t_37
T_7_8_lc_trk_g0_0
T_7_8_wire_logic_cluster/lc_3/in_1

T_6_5_wire_logic_cluster/lc_2/out
T_7_4_sp4_v_t_37
T_7_8_lc_trk_g0_0
T_7_8_wire_logic_cluster/lc_4/in_0

T_6_5_wire_logic_cluster/lc_2/out
T_6_2_sp4_v_t_44
T_3_6_sp4_h_l_9
T_4_6_lc_trk_g3_1
T_4_6_wire_logic_cluster/lc_5/in_3

T_6_5_wire_logic_cluster/lc_2/out
T_6_4_sp4_v_t_36
T_6_8_lc_trk_g1_1
T_6_8_wire_logic_cluster/lc_7/in_3

T_6_5_wire_logic_cluster/lc_2/out
T_6_4_sp4_v_t_36
T_6_8_lc_trk_g1_1
T_6_8_wire_logic_cluster/lc_3/in_3

T_6_5_wire_logic_cluster/lc_2/out
T_6_0_span12_vert_12
T_7_7_sp12_h_l_0
T_8_7_lc_trk_g1_4
T_8_7_wire_logic_cluster/lc_4/in_3

End 

Net : U400_SDRAM_SDRAM_COUNTER_2
T_5_3_wire_logic_cluster/lc_2/out
T_6_2_sp4_v_t_37
T_5_5_lc_trk_g2_5
T_5_5_wire_logic_cluster/lc_0/in_1

T_5_3_wire_logic_cluster/lc_2/out
T_6_2_sp4_v_t_37
T_6_5_lc_trk_g1_5
T_6_5_input_2_0
T_6_5_wire_logic_cluster/lc_0/in_2

T_5_3_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g1_2
T_5_4_wire_logic_cluster/lc_2/in_1

T_5_3_wire_logic_cluster/lc_2/out
T_6_2_sp4_v_t_37
T_7_6_sp4_h_l_6
T_6_6_lc_trk_g0_6
T_6_6_wire_logic_cluster/lc_6/in_0

T_5_3_wire_logic_cluster/lc_2/out
T_5_3_sp4_h_l_9
T_4_3_sp4_v_t_44
T_4_5_lc_trk_g2_1
T_4_5_wire_logic_cluster/lc_4/in_1

T_5_3_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g0_2
T_5_4_wire_logic_cluster/lc_0/in_0

T_5_3_wire_logic_cluster/lc_2/out
T_6_2_sp4_v_t_37
T_6_5_lc_trk_g1_5
T_6_5_wire_logic_cluster/lc_1/in_3

T_5_3_wire_logic_cluster/lc_2/out
T_5_3_sp4_h_l_9
T_4_3_sp4_v_t_44
T_4_5_lc_trk_g3_1
T_4_5_wire_logic_cluster/lc_3/in_1

T_5_3_wire_logic_cluster/lc_2/out
T_6_2_sp4_v_t_37
T_3_6_sp4_h_l_0
T_4_6_lc_trk_g2_0
T_4_6_wire_logic_cluster/lc_1/in_3

T_5_3_wire_logic_cluster/lc_2/out
T_5_3_sp4_h_l_9
T_4_3_sp4_v_t_44
T_5_7_sp4_h_l_9
T_7_7_lc_trk_g2_4
T_7_7_wire_logic_cluster/lc_2/in_0

T_5_3_wire_logic_cluster/lc_2/out
T_5_3_sp4_h_l_9
T_4_3_sp4_v_t_44
T_4_5_lc_trk_g3_1
T_4_5_wire_logic_cluster/lc_2/in_0

T_5_3_wire_logic_cluster/lc_2/out
T_5_3_sp4_h_l_9
T_4_3_sp4_v_t_44
T_4_7_lc_trk_g0_1
T_4_7_wire_logic_cluster/lc_4/in_1

T_5_3_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g2_2
T_6_4_input_2_2
T_6_4_wire_logic_cluster/lc_2/in_2

T_5_3_wire_logic_cluster/lc_2/out
T_6_2_sp4_v_t_37
T_5_6_lc_trk_g1_0
T_5_6_input_2_3
T_5_6_wire_logic_cluster/lc_3/in_2

T_5_3_wire_logic_cluster/lc_2/out
T_6_2_sp4_v_t_37
T_3_6_sp4_h_l_0
T_4_6_lc_trk_g2_0
T_4_6_input_2_0
T_4_6_wire_logic_cluster/lc_0/in_2

T_5_3_wire_logic_cluster/lc_2/out
T_5_1_sp12_v_t_23
T_5_7_lc_trk_g3_4
T_5_7_wire_logic_cluster/lc_1/in_0

T_5_3_wire_logic_cluster/lc_2/out
T_6_2_sp4_v_t_37
T_5_5_lc_trk_g2_5
T_5_5_wire_logic_cluster/lc_4/in_3

T_5_3_wire_logic_cluster/lc_2/out
T_5_1_sp12_v_t_23
T_5_7_lc_trk_g3_4
T_5_7_wire_logic_cluster/lc_2/in_1

T_5_3_wire_logic_cluster/lc_2/out
T_6_2_sp4_v_t_37
T_3_6_sp4_h_l_0
T_5_6_lc_trk_g3_5
T_5_6_input_2_0
T_5_6_wire_logic_cluster/lc_0/in_2

T_5_3_wire_logic_cluster/lc_2/out
T_6_2_sp4_v_t_37
T_7_6_sp4_h_l_6
T_6_6_lc_trk_g0_6
T_6_6_input_2_0
T_6_6_wire_logic_cluster/lc_0/in_2

T_5_3_wire_logic_cluster/lc_2/out
T_6_2_sp4_v_t_37
T_5_6_lc_trk_g1_0
T_5_6_wire_logic_cluster/lc_4/in_3

T_5_3_wire_logic_cluster/lc_2/out
T_5_3_sp4_h_l_9
T_4_3_sp4_v_t_44
T_5_7_sp4_h_l_9
T_5_7_lc_trk_g0_4
T_5_7_wire_logic_cluster/lc_5/in_1

T_5_3_wire_logic_cluster/lc_2/out
T_5_3_sp4_h_l_9
T_5_3_lc_trk_g1_4
T_5_3_wire_logic_cluster/lc_2/in_1

End 

Net : U400_ADDRESS_DECODE.m94_bmZ0
T_6_6_wire_logic_cluster/lc_5/out
T_6_6_lc_trk_g1_5
T_6_6_wire_logic_cluster/lc_1/in_3

End 

Net : U400_ADDRESS_DECODE.m20_bmZ0
T_6_6_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g1_6
T_6_6_wire_logic_cluster/lc_4/in_3

End 

Net : U400_SDRAM_WRITE_CYCLE
T_6_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_42
T_6_2_sp4_v_t_42
T_5_4_lc_trk_g1_7
T_5_4_input_2_0
T_5_4_wire_logic_cluster/lc_0/in_2

T_6_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_42
T_6_2_sp4_v_t_42
T_6_6_lc_trk_g1_7
T_6_6_input_2_6
T_6_6_wire_logic_cluster/lc_6/in_2

T_6_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_42
T_6_2_sp4_v_t_42
T_5_4_lc_trk_g1_7
T_5_4_input_2_6
T_5_4_wire_logic_cluster/lc_6/in_2

T_6_7_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_39
T_3_5_sp4_h_l_8
T_4_5_lc_trk_g2_0
T_4_5_input_2_4
T_4_5_wire_logic_cluster/lc_4/in_2

T_6_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_42
T_6_2_sp4_v_t_42
T_5_6_lc_trk_g1_7
T_5_6_wire_logic_cluster/lc_3/in_1

T_6_7_wire_logic_cluster/lc_5/out
T_5_7_sp4_h_l_2
T_4_7_lc_trk_g1_2
T_4_7_wire_logic_cluster/lc_5/in_0

T_6_7_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_39
T_3_5_sp4_h_l_8
T_5_5_lc_trk_g3_5
T_5_5_wire_logic_cluster/lc_5/in_3

T_6_7_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g2_5
T_5_7_input_2_1
T_5_7_wire_logic_cluster/lc_1/in_2

T_6_7_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g2_5
T_5_7_wire_logic_cluster/lc_4/in_1

T_6_7_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g3_5
T_6_7_wire_logic_cluster/lc_5/in_1

End 

Net : U400_ADDRESS_DECODE.N_47_0_cascade_
T_4_6_wire_logic_cluster/lc_1/ltout
T_4_6_wire_logic_cluster/lc_2/in_2

End 

Net : N_57_0
T_4_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g0_7
T_4_6_wire_logic_cluster/lc_6/in_3

End 

Net : U400_ADDRESS_DECODE.m56_amZ0
T_4_6_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g3_2
T_4_6_wire_logic_cluster/lc_7/in_0

End 

Net : U400_ADDRESS_DECODE.N_8_0
T_6_4_wire_logic_cluster/lc_2/out
T_6_1_sp4_v_t_44
T_6_5_sp4_v_t_37
T_5_7_lc_trk_g0_0
T_5_7_wire_logic_cluster/lc_3/in_1

T_6_4_wire_logic_cluster/lc_2/out
T_6_5_lc_trk_g1_2
T_6_5_wire_logic_cluster/lc_4/in_3

T_6_4_wire_logic_cluster/lc_2/out
T_4_4_sp4_h_l_1
T_4_4_lc_trk_g0_4
T_4_4_wire_logic_cluster/lc_7/in_1

T_6_4_wire_logic_cluster/lc_2/out
T_6_1_sp4_v_t_44
T_3_5_sp4_h_l_2
T_4_5_lc_trk_g3_2
T_4_5_wire_logic_cluster/lc_6/in_1

End 

Net : U400_ADDRESS_DECODE.N_20_0
T_4_5_wire_logic_cluster/lc_4/out
T_3_5_sp4_h_l_0
T_7_5_sp4_h_l_3
T_6_5_sp4_v_t_38
T_6_6_lc_trk_g2_6
T_6_6_wire_logic_cluster/lc_7/in_1

T_4_5_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g3_4
T_5_4_wire_logic_cluster/lc_3/in_0

End 

Net : N_190_mux
T_5_7_wire_logic_cluster/lc_3/out
T_6_6_sp4_v_t_39
T_6_9_lc_trk_g0_7
T_6_9_wire_logic_cluster/lc_1/in_0

T_5_7_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_6/in_0

End 

Net : U400_ADDRESS_DECODE.N_7_0_cascade_
T_4_7_wire_logic_cluster/lc_4/ltout
T_4_7_wire_logic_cluster/lc_5/in_2

End 

Net : U400_ADDRESS_DECODE.m63_nsZ0Z_1
T_4_7_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g1_5
T_5_7_wire_logic_cluster/lc_0/in_0

End 

Net : N_100_0_i
T_5_4_wire_logic_cluster/lc_4/out
T_5_3_sp4_v_t_40
T_6_7_sp4_h_l_11
T_7_7_lc_trk_g3_3
T_7_7_wire_logic_cluster/lc_5/in_1

T_5_4_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g0_4
T_5_3_wire_logic_cluster/lc_2/in_0

T_5_4_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g0_4
T_5_3_wire_logic_cluster/lc_4/in_0

T_5_4_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g0_4
T_5_3_wire_logic_cluster/lc_6/in_0

T_5_4_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g2_4
T_4_3_wire_logic_cluster/lc_3/in_1

T_5_4_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g2_4
T_4_3_wire_logic_cluster/lc_7/in_1

T_5_4_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g0_4
T_5_3_wire_logic_cluster/lc_7/in_1

T_5_4_wire_logic_cluster/lc_4/out
T_5_2_sp4_v_t_37
T_5_3_lc_trk_g2_5
T_5_3_wire_logic_cluster/lc_5/in_0

End 

Net : U400_ADDRESS_DECODE.N_98_0_cascade_
T_5_4_wire_logic_cluster/lc_3/ltout
T_5_4_wire_logic_cluster/lc_4/in_2

End 

Net : U400_ADDRESS_DECODE.N_8_0_cascade_
T_6_4_wire_logic_cluster/lc_2/ltout
T_6_4_wire_logic_cluster/lc_3/in_2

End 

Net : U400_ADDRESS_DECODE.N_12_0
T_6_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g3_3
T_5_4_wire_logic_cluster/lc_4/in_0

T_6_4_wire_logic_cluster/lc_3/out
T_6_3_sp12_v_t_22
T_6_8_lc_trk_g3_6
T_6_8_wire_logic_cluster/lc_2/in_1

End 

Net : U400_ADDRESS_DECODE.m41_amZ0_cascade_
T_5_4_wire_logic_cluster/lc_6/ltout
T_5_4_wire_logic_cluster/lc_7/in_2

End 

Net : U400_SDRAM_SDRAM_CONFIGURED
T_8_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_0
T_3_7_sp4_h_l_3
T_6_3_sp4_v_t_38
T_5_4_lc_trk_g2_6
T_5_4_wire_logic_cluster/lc_6/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_9_7_sp4_h_l_8
T_5_7_sp4_h_l_8
T_4_3_sp4_v_t_36
T_4_4_lc_trk_g3_4
T_4_4_wire_logic_cluster/lc_7/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_0
T_6_3_sp4_v_t_40
T_6_4_lc_trk_g2_0
T_6_4_input_2_4
T_6_4_wire_logic_cluster/lc_4/in_2

T_8_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_0
T_6_3_sp4_v_t_40
T_5_4_lc_trk_g3_0
T_5_4_wire_logic_cluster/lc_4/in_3

T_8_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_0
T_3_7_sp4_h_l_3
T_6_3_sp4_v_t_38
T_6_5_lc_trk_g3_3
T_6_5_wire_logic_cluster/lc_5/in_3

T_8_7_wire_logic_cluster/lc_4/out
T_9_7_sp4_h_l_8
T_5_7_sp4_h_l_8
T_5_7_lc_trk_g0_5
T_5_7_wire_logic_cluster/lc_3/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_0
T_3_7_sp4_h_l_3
T_6_3_sp4_v_t_44
T_6_6_lc_trk_g1_4
T_6_6_wire_logic_cluster/lc_7/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_0
T_6_3_sp4_v_t_40
T_5_6_lc_trk_g3_0
T_5_6_wire_logic_cluster/lc_2/in_1

T_8_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_0
T_3_7_sp4_h_l_3
T_6_3_sp4_v_t_38
T_5_4_lc_trk_g2_6
T_5_4_wire_logic_cluster/lc_5/in_1

T_8_7_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g1_4
T_7_8_wire_logic_cluster/lc_3/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_9_7_sp4_h_l_8
T_5_7_sp4_h_l_8
T_4_3_sp4_v_t_36
T_4_6_lc_trk_g0_4
T_4_6_wire_logic_cluster/lc_5/in_1

T_8_7_wire_logic_cluster/lc_4/out
T_9_7_sp4_h_l_8
T_5_7_sp4_h_l_8
T_4_3_sp4_v_t_36
T_4_6_lc_trk_g0_4
T_4_6_wire_logic_cluster/lc_7/in_3

T_8_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_0
T_6_7_sp4_v_t_37
T_6_8_lc_trk_g2_5
T_6_8_wire_logic_cluster/lc_7/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_0
T_6_7_sp4_v_t_37
T_6_8_lc_trk_g2_5
T_6_8_wire_logic_cluster/lc_3/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_0
T_6_7_sp4_v_t_43
T_6_8_lc_trk_g3_3
T_6_8_wire_logic_cluster/lc_2/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_9_7_sp4_h_l_8
T_5_7_sp4_h_l_8
T_4_3_sp4_v_t_36
T_4_4_lc_trk_g2_4
T_4_4_wire_logic_cluster/lc_6/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g1_4
T_7_8_wire_logic_cluster/lc_4/in_1

T_8_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_0
T_6_3_sp4_v_t_40
T_5_6_lc_trk_g3_0
T_5_6_wire_logic_cluster/lc_6/in_3

T_8_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_0
T_6_7_lc_trk_g1_0
T_6_7_input_2_7
T_6_7_wire_logic_cluster/lc_7/in_2

T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g3_4
T_8_7_wire_logic_cluster/lc_4/in_1

End 

Net : U400_ADDRESS_DECODE.N_33_0
T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g2_3
T_5_6_wire_logic_cluster/lc_0/in_1

End 

Net : U400_ADDRESS_DECODE.m141_amZ0
T_5_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g3_2
T_5_7_wire_logic_cluster/lc_6/in_3

End 

Net : U400_ADDRESS_DECODE.N_139_0_cascade_
T_5_7_wire_logic_cluster/lc_1/ltout
T_5_7_wire_logic_cluster/lc_2/in_2

End 

Net : U400_ADDRESS_DECODE.N_46_0
T_4_5_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g1_3
T_4_6_wire_logic_cluster/lc_2/in_0

End 

Net : U400_SDRAM.N_252_0_0_en
T_7_5_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g0_6
T_8_5_wire_logic_cluster/lc_1/in_3

End 

Net : U400_SDRAM.N_252_0_0_cascade_
T_7_5_wire_logic_cluster/lc_5/ltout
T_7_5_wire_logic_cluster/lc_6/in_2

End 

Net : U400_SDRAM_TACK
T_6_7_wire_logic_cluster/lc_7/out
T_7_4_sp4_v_t_39
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_5/in_3

T_6_7_wire_logic_cluster/lc_7/out
T_7_4_sp4_v_t_39
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_4/in_0

T_6_7_wire_logic_cluster/lc_7/out
T_7_4_sp4_v_t_39
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_2/in_0

T_6_7_wire_logic_cluster/lc_7/out
T_7_4_sp4_v_t_39
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_0/in_0

T_6_7_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g2_7
T_6_7_wire_logic_cluster/lc_7/in_0

End 

Net : U400_SDRAM_SDRAM_COUNTER_0
T_7_7_wire_logic_cluster/lc_5/out
T_7_3_sp4_v_t_47
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_1/in_1

T_7_7_wire_logic_cluster/lc_5/out
T_7_3_sp4_v_t_47
T_4_3_sp4_h_l_10
T_5_3_lc_trk_g3_2
T_5_3_wire_logic_cluster/lc_0/in_1

T_7_7_wire_logic_cluster/lc_5/out
T_7_3_sp4_v_t_47
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_2/in_0

T_7_7_wire_logic_cluster/lc_5/out
T_7_3_sp4_v_t_47
T_6_4_lc_trk_g3_7
T_6_4_wire_logic_cluster/lc_3/in_1

T_7_7_wire_logic_cluster/lc_5/out
T_7_6_sp4_v_t_42
T_4_6_sp4_h_l_7
T_5_6_lc_trk_g2_7
T_5_6_wire_logic_cluster/lc_4/in_1

T_7_7_wire_logic_cluster/lc_5/out
T_6_7_sp4_h_l_2
T_5_3_sp4_v_t_42
T_5_4_lc_trk_g2_2
T_5_4_wire_logic_cluster/lc_3/in_3

T_7_7_wire_logic_cluster/lc_5/out
T_7_3_sp4_v_t_47
T_7_7_lc_trk_g0_2
T_7_7_input_2_2
T_7_7_wire_logic_cluster/lc_2/in_2

T_7_7_wire_logic_cluster/lc_5/out
T_7_6_sp4_v_t_42
T_4_6_sp4_h_l_7
T_4_6_lc_trk_g1_2
T_4_6_wire_logic_cluster/lc_2/in_3

T_7_7_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_39
T_4_5_sp4_h_l_8
T_5_5_lc_trk_g2_0
T_5_5_wire_logic_cluster/lc_5/in_1

T_7_7_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_39
T_6_6_lc_trk_g2_7
T_6_6_wire_logic_cluster/lc_4/in_1

T_7_7_wire_logic_cluster/lc_5/out
T_7_3_sp4_v_t_47
T_6_4_lc_trk_g3_7
T_6_4_wire_logic_cluster/lc_4/in_0

T_7_7_wire_logic_cluster/lc_5/out
T_7_6_sp4_v_t_42
T_4_6_sp4_h_l_7
T_5_6_lc_trk_g2_7
T_5_6_wire_logic_cluster/lc_1/in_0

T_7_7_wire_logic_cluster/lc_5/out
T_7_6_sp4_v_t_42
T_4_6_sp4_h_l_7
T_4_6_lc_trk_g1_2
T_4_6_wire_logic_cluster/lc_4/in_1

T_7_7_wire_logic_cluster/lc_5/out
T_6_7_sp4_h_l_2
T_5_3_sp4_v_t_42
T_5_4_lc_trk_g3_2
T_5_4_wire_logic_cluster/lc_5/in_0

T_7_7_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_39
T_6_6_lc_trk_g2_7
T_6_6_wire_logic_cluster/lc_1/in_0

T_7_7_wire_logic_cluster/lc_5/out
T_7_3_sp4_v_t_47
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_5/in_1

T_7_7_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_39
T_4_5_sp4_h_l_8
T_4_5_lc_trk_g0_5
T_4_5_wire_logic_cluster/lc_7/in_0

T_7_7_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_39
T_6_6_lc_trk_g2_7
T_6_6_input_2_7
T_6_6_wire_logic_cluster/lc_7/in_2

T_7_7_wire_logic_cluster/lc_5/out
T_6_7_sp4_h_l_2
T_5_7_lc_trk_g0_2
T_5_7_input_2_0
T_5_7_wire_logic_cluster/lc_0/in_2

T_7_7_wire_logic_cluster/lc_5/out
T_7_6_sp4_v_t_42
T_4_6_sp4_h_l_7
T_5_6_lc_trk_g2_7
T_5_6_input_2_5
T_5_6_wire_logic_cluster/lc_5/in_2

T_7_7_wire_logic_cluster/lc_5/out
T_6_7_sp4_h_l_2
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_6/in_0

T_7_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g0_5
T_7_7_wire_logic_cluster/lc_5/in_0

T_7_7_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g1_5
T_7_6_wire_logic_cluster/lc_1/in_1

T_7_7_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g0_5
T_7_6_wire_logic_cluster/lc_0/in_3

End 

Net : N_138_0
T_6_8_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g1_3
T_6_9_wire_logic_cluster/lc_1/in_1

End 

Net : N_137_0
T_6_8_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g2_7
T_5_8_wire_logic_cluster/lc_6/in_1

End 

Net : U400_SDRAM.SDRAM_CONFIGURED_RNIJKCAZ0Z2
T_6_4_wire_logic_cluster/lc_4/out
T_4_4_sp4_h_l_5
T_0_4_span4_horz_12
T_3_0_span4_vert_36
T_2_3_lc_trk_g2_4
T_2_3_wire_logic_cluster/lc_5/s_r

T_6_4_wire_logic_cluster/lc_4/out
T_4_4_sp4_h_l_5
T_0_4_span4_horz_12
T_2_4_lc_trk_g2_4
T_2_4_wire_logic_cluster/lc_5/s_r

T_6_4_wire_logic_cluster/lc_4/out
T_4_4_sp4_h_l_5
T_0_4_span4_horz_12
T_2_4_lc_trk_g2_4
T_2_4_wire_logic_cluster/lc_5/s_r

T_6_4_wire_logic_cluster/lc_4/out
T_4_4_sp4_h_l_5
T_0_4_span4_horz_12
T_2_4_lc_trk_g2_4
T_2_4_wire_logic_cluster/lc_5/s_r

T_6_4_wire_logic_cluster/lc_4/out
T_4_4_sp4_h_l_5
T_0_4_span4_horz_12
T_2_4_lc_trk_g2_4
T_2_4_wire_logic_cluster/lc_5/s_r

T_6_4_wire_logic_cluster/lc_4/out
T_4_4_sp4_h_l_5
T_0_4_span4_horz_12
T_2_4_lc_trk_g2_4
T_2_4_wire_logic_cluster/lc_5/s_r

T_6_4_wire_logic_cluster/lc_4/out
T_4_4_sp4_h_l_5
T_0_4_span4_horz_12
T_2_4_lc_trk_g2_4
T_2_4_wire_logic_cluster/lc_5/s_r

T_6_4_wire_logic_cluster/lc_4/out
T_4_4_sp4_h_l_5
T_0_4_span4_horz_12
T_2_4_lc_trk_g2_4
T_2_4_wire_logic_cluster/lc_5/s_r

T_6_4_wire_logic_cluster/lc_4/out
T_4_4_sp4_h_l_5
T_0_4_span4_horz_16
T_1_4_lc_trk_g3_5
T_1_4_wire_logic_cluster/lc_5/s_r

End 

Net : U400_ADDRESS_DECODE.N_88_0_cascade_
T_5_6_wire_logic_cluster/lc_5/ltout
T_5_6_wire_logic_cluster/lc_6/in_2

End 

Net : U400_ADDRESS_DECODE.m71_bmZ0
T_4_6_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g1_0
T_4_6_wire_logic_cluster/lc_4/in_3

End 

Net : U400_SDRAM_RAM_CYCLE_START_2_0
T_6_4_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g1_0
T_5_5_wire_logic_cluster/lc_6/in_3

End 

Net : U400_SDRAM_RAM_CYCLE
T_4_4_wire_logic_cluster/lc_6/out
T_3_4_sp12_h_l_0
T_6_4_lc_trk_g0_0
T_6_4_wire_logic_cluster/lc_0/in_0

T_4_4_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g2_6
T_4_4_input_2_6
T_4_4_wire_logic_cluster/lc_6/in_2

End 

Net : U400_SDRAM_BURST
T_7_6_wire_logic_cluster/lc_2/out
T_7_3_sp4_v_t_44
T_7_4_lc_trk_g2_4
T_7_4_wire_logic_cluster/lc_5/in_3

T_7_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g0_2
T_8_6_wire_logic_cluster/lc_3/in_3

T_7_6_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g1_2
T_7_5_wire_logic_cluster/lc_6/in_3

T_7_6_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g1_2
T_7_5_wire_logic_cluster/lc_7/in_0

T_7_6_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g3_2
T_7_6_wire_logic_cluster/lc_2/in_1

End 

Net : U400_SDRAM_TA_OUT_5_0
T_7_4_wire_logic_cluster/lc_5/out
T_8_5_lc_trk_g2_5
T_8_5_wire_logic_cluster/lc_6/in_1

End 

Net : U400_ADDRESS_DECODE.m133Z0Z_0
T_5_3_wire_logic_cluster/lc_0/out
T_5_0_span12_vert_20
T_5_7_lc_trk_g3_0
T_5_7_input_2_3
T_5_7_wire_logic_cluster/lc_3/in_2

T_5_3_wire_logic_cluster/lc_0/out
T_4_4_lc_trk_g1_0
T_4_4_input_2_7
T_4_4_wire_logic_cluster/lc_7/in_2

End 

Net : U400_ADDRESS_DECODE.m43_amZ0
T_5_6_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g1_4
T_5_6_wire_logic_cluster/lc_2/in_3

End 

Net : U400_SDRAM.N_252_0_0
T_7_5_wire_logic_cluster/lc_5/out
T_8_5_lc_trk_g1_5
T_8_5_wire_logic_cluster/lc_1/in_1

End 

Net : U400_SDRAM_N_252_0
T_7_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g1_4
T_8_5_wire_logic_cluster/lc_6/in_3

End 

Net : U400_SDRAM.MA19
T_8_14_wire_logic_cluster/lc_5/out
T_8_12_sp4_v_t_39
T_5_12_sp4_h_l_2
T_4_12_lc_trk_g1_2
T_4_12_wire_logic_cluster/lc_7/in_0

T_8_14_wire_logic_cluster/lc_5/out
T_8_12_sp4_v_t_39
T_5_12_sp4_h_l_2
T_4_12_lc_trk_g1_2
T_4_12_wire_logic_cluster/lc_4/in_3

T_8_14_wire_logic_cluster/lc_5/out
T_9_13_sp4_v_t_43
T_9_16_lc_trk_g0_3
T_9_16_wire_logic_cluster/lc_1/in_0

T_8_14_wire_logic_cluster/lc_5/out
T_0_14_span12_horz_2
T_4_14_lc_trk_g1_2
T_4_14_wire_logic_cluster/lc_0/in_3

T_8_14_wire_logic_cluster/lc_5/out
T_9_13_sp4_v_t_43
T_9_16_lc_trk_g0_3
T_9_16_wire_logic_cluster/lc_2/in_3

T_8_14_wire_logic_cluster/lc_5/out
T_9_13_sp4_v_t_43
T_9_16_lc_trk_g0_3
T_9_16_wire_logic_cluster/lc_0/in_3

T_8_14_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g2_5
T_9_15_wire_logic_cluster/lc_3/in_0

T_8_14_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g2_5
T_9_15_wire_logic_cluster/lc_7/in_0

T_8_14_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g2_5
T_9_15_wire_logic_cluster/lc_2/in_3

End 

Net : U400_SDRAM.SDRAM_CMDZ0Z_2
T_4_6_wire_logic_cluster/lc_6/out
T_4_5_sp4_v_t_44
T_4_9_sp4_v_t_40
T_5_13_sp4_h_l_5
T_8_13_sp4_v_t_40
T_8_14_lc_trk_g3_0
T_8_14_wire_logic_cluster/lc_5/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_4_5_sp4_v_t_44
T_4_9_sp4_v_t_40
T_5_13_sp4_h_l_5
T_8_13_sp4_v_t_40
T_8_14_lc_trk_g3_0
T_8_14_wire_logic_cluster/lc_3/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_45
T_5_9_sp4_v_t_41
T_6_13_sp4_h_l_10
T_9_13_sp4_v_t_47
T_9_14_lc_trk_g3_7
T_9_14_wire_logic_cluster/lc_6/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_45
T_5_9_sp4_v_t_41
T_6_13_sp4_h_l_10
T_9_13_sp4_v_t_47
T_9_14_lc_trk_g3_7
T_9_14_wire_logic_cluster/lc_5/in_3

T_4_6_wire_logic_cluster/lc_6/out
T_4_5_sp4_v_t_44
T_4_9_sp4_v_t_40
T_5_13_sp4_h_l_5
T_8_13_sp4_v_t_47
T_7_14_lc_trk_g3_7
T_7_14_wire_logic_cluster/lc_7/in_1

T_4_6_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_45
T_5_9_sp4_v_t_41
T_6_13_sp4_h_l_10
T_9_13_sp4_v_t_47
T_9_16_lc_trk_g0_7
T_9_16_wire_logic_cluster/lc_2/in_1

T_4_6_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_45
T_5_9_sp4_v_t_41
T_6_13_sp4_h_l_10
T_9_13_sp4_v_t_47
T_9_16_lc_trk_g0_7
T_9_16_wire_logic_cluster/lc_0/in_1

T_4_6_wire_logic_cluster/lc_6/out
T_4_5_sp4_v_t_44
T_4_9_sp4_v_t_40
T_5_13_sp4_h_l_5
T_8_13_sp4_v_t_47
T_7_14_lc_trk_g3_7
T_7_14_input_2_0
T_7_14_wire_logic_cluster/lc_0/in_2

T_4_6_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_45
T_5_9_sp4_v_t_41
T_6_13_sp4_h_l_10
T_9_13_sp4_v_t_47
T_9_15_lc_trk_g2_2
T_9_15_wire_logic_cluster/lc_7/in_3

T_4_6_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_45
T_5_9_sp4_v_t_41
T_6_13_sp4_h_l_10
T_9_13_sp4_v_t_47
T_9_16_lc_trk_g1_7
T_9_16_wire_logic_cluster/lc_1/in_3

T_4_6_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_45
T_5_9_sp4_v_t_41
T_5_13_sp4_v_t_41
T_5_14_lc_trk_g3_1
T_5_14_wire_logic_cluster/lc_2/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_45
T_5_9_sp4_v_t_41
T_5_13_sp4_v_t_41
T_5_14_lc_trk_g3_1
T_5_14_wire_logic_cluster/lc_6/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_4_5_sp4_v_t_44
T_4_9_sp4_v_t_40
T_4_13_sp4_v_t_40
T_4_14_lc_trk_g3_0
T_4_14_wire_logic_cluster/lc_0/in_1

T_4_6_wire_logic_cluster/lc_6/out
T_4_5_sp4_v_t_44
T_4_9_sp4_v_t_40
T_4_12_lc_trk_g1_0
T_4_12_wire_logic_cluster/lc_4/in_1

T_4_6_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_45
T_5_9_sp4_v_t_41
T_4_12_lc_trk_g3_1
T_4_12_wire_logic_cluster/lc_7/in_1

T_4_6_wire_logic_cluster/lc_6/out
T_4_5_sp4_v_t_44
T_5_9_sp4_h_l_3
T_6_9_lc_trk_g3_3
T_6_9_wire_logic_cluster/lc_3/in_1

T_4_6_wire_logic_cluster/lc_6/out
T_4_6_sp4_h_l_1
T_3_6_sp4_v_t_36
T_2_10_lc_trk_g1_1
T_2_10_wire_logic_cluster/lc_3/in_3

T_4_6_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_45
T_5_8_lc_trk_g0_5
T_5_8_wire_logic_cluster/lc_7/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g1_6
T_4_6_wire_logic_cluster/lc_6/in_1

End 

Net : U400_SDRAM.un1_MA20_0_i_0
T_8_14_wire_logic_cluster/lc_3/out
T_6_14_sp4_h_l_3
T_5_10_sp4_v_t_38
T_4_12_lc_trk_g1_3
T_4_12_wire_logic_cluster/lc_5/cen

T_8_14_wire_logic_cluster/lc_3/out
T_6_14_sp4_h_l_3
T_5_10_sp4_v_t_38
T_4_12_lc_trk_g1_3
T_4_12_wire_logic_cluster/lc_5/cen

T_8_14_wire_logic_cluster/lc_3/out
T_6_14_sp4_h_l_3
T_2_14_sp4_h_l_6
T_4_14_lc_trk_g3_3
T_4_14_wire_logic_cluster/lc_0/cen

T_8_14_wire_logic_cluster/lc_3/out
T_6_14_sp4_h_l_3
T_9_14_sp4_v_t_38
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_0/cen

T_8_14_wire_logic_cluster/lc_3/out
T_6_14_sp4_h_l_3
T_9_14_sp4_v_t_38
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_0/cen

T_8_14_wire_logic_cluster/lc_3/out
T_6_14_sp4_h_l_3
T_9_14_sp4_v_t_38
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_0/cen

T_8_14_wire_logic_cluster/lc_3/out
T_6_14_sp4_h_l_3
T_5_14_lc_trk_g1_3
T_5_14_wire_logic_cluster/lc_0/cen

T_8_14_wire_logic_cluster/lc_3/out
T_6_14_sp4_h_l_3
T_5_14_lc_trk_g1_3
T_5_14_wire_logic_cluster/lc_0/cen

T_8_14_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_0/cen

T_8_14_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_0/cen

T_8_14_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g3_3
T_9_15_wire_logic_cluster/lc_1/cen

T_8_14_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g3_3
T_9_15_wire_logic_cluster/lc_1/cen

T_8_14_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g3_3
T_9_15_wire_logic_cluster/lc_1/cen

End 

Net : U400_ADDRESS_DECODE.m87_nsZ0Z_1
T_5_5_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g0_3
T_5_6_wire_logic_cluster/lc_5/in_0

End 

Net : U400_SDRAM.SDRAM_CMDZ0Z_0
T_4_7_wire_logic_cluster/lc_7/out
T_4_6_sp4_v_t_46
T_5_10_sp4_h_l_11
T_8_10_sp4_v_t_41
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_5/in_3

T_4_7_wire_logic_cluster/lc_7/out
T_4_6_sp4_v_t_46
T_5_10_sp4_h_l_11
T_8_10_sp4_v_t_41
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_3/in_3

T_4_7_wire_logic_cluster/lc_7/out
T_4_6_sp4_v_t_46
T_5_10_sp4_h_l_11
T_8_10_sp4_v_t_41
T_9_14_sp4_h_l_10
T_9_14_lc_trk_g0_7
T_9_14_wire_logic_cluster/lc_5/in_0

T_4_7_wire_logic_cluster/lc_7/out
T_4_6_sp4_v_t_46
T_5_10_sp4_h_l_11
T_8_10_sp4_v_t_41
T_9_14_sp4_h_l_10
T_9_14_lc_trk_g0_7
T_9_14_wire_logic_cluster/lc_6/in_3

T_4_7_wire_logic_cluster/lc_7/out
T_4_6_sp4_v_t_46
T_5_10_sp4_h_l_11
T_8_10_sp4_v_t_41
T_5_14_sp4_h_l_9
T_5_14_lc_trk_g1_4
T_5_14_wire_logic_cluster/lc_2/in_3

T_4_7_wire_logic_cluster/lc_7/out
T_4_6_sp4_v_t_46
T_5_10_sp4_h_l_11
T_8_10_sp4_v_t_41
T_5_14_sp4_h_l_9
T_5_14_lc_trk_g1_4
T_5_14_wire_logic_cluster/lc_6/in_3

T_4_7_wire_logic_cluster/lc_7/out
T_4_6_sp4_v_t_46
T_5_10_sp4_h_l_11
T_8_10_sp4_v_t_41
T_7_14_lc_trk_g1_4
T_7_14_wire_logic_cluster/lc_7/in_0

T_4_7_wire_logic_cluster/lc_7/out
T_4_6_sp4_v_t_46
T_5_10_sp4_h_l_11
T_8_10_sp4_v_t_41
T_7_14_lc_trk_g1_4
T_7_14_wire_logic_cluster/lc_0/in_3

T_4_7_wire_logic_cluster/lc_7/out
T_4_5_sp4_v_t_43
T_5_9_sp4_h_l_6
T_6_9_lc_trk_g2_6
T_6_9_wire_logic_cluster/lc_3/in_3

T_4_7_wire_logic_cluster/lc_7/out
T_4_5_sp4_v_t_43
T_0_9_span4_horz_6
T_2_9_lc_trk_g2_6
T_2_9_wire_logic_cluster/lc_5/in_3

T_4_7_wire_logic_cluster/lc_7/out
T_4_7_lc_trk_g2_7
T_4_7_wire_logic_cluster/lc_7/in_0

T_4_7_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g3_7
T_5_8_wire_logic_cluster/lc_7/in_3

End 

Net : U400_SDRAM.SDRAM_CMDZ0Z_1
T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_8_6_sp4_v_t_38
T_8_10_sp4_v_t_38
T_8_14_lc_trk_g1_3
T_8_14_wire_logic_cluster/lc_5/in_1

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_8_6_sp4_v_t_38
T_8_10_sp4_v_t_38
T_8_14_lc_trk_g1_3
T_8_14_wire_logic_cluster/lc_3/in_1

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_8_6_sp4_v_t_38
T_8_10_sp4_v_t_38
T_9_14_sp4_h_l_9
T_9_14_lc_trk_g1_4
T_9_14_wire_logic_cluster/lc_6/in_1

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_8_6_sp4_v_t_38
T_8_10_sp4_v_t_38
T_9_14_sp4_h_l_9
T_9_14_lc_trk_g1_4
T_9_14_input_2_5
T_9_14_wire_logic_cluster/lc_5/in_2

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_8_6_sp4_v_t_38
T_8_10_sp4_v_t_38
T_5_14_sp4_h_l_8
T_5_14_lc_trk_g0_5
T_5_14_wire_logic_cluster/lc_2/in_1

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_8_6_sp4_v_t_38
T_8_10_sp4_v_t_38
T_5_14_sp4_h_l_8
T_5_14_lc_trk_g0_5
T_5_14_wire_logic_cluster/lc_6/in_1

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_8_6_sp4_v_t_38
T_8_10_sp4_v_t_38
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_0/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_8_6_sp4_v_t_38
T_8_10_sp4_v_t_38
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_7/out
T_5_5_sp4_v_t_46
T_2_9_sp4_h_l_11
T_2_9_lc_trk_g1_6
T_2_9_wire_logic_cluster/lc_2/in_3

T_5_6_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_47
T_6_9_lc_trk_g1_2
T_6_9_wire_logic_cluster/lc_3/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_5_sp4_v_t_46
T_5_8_lc_trk_g0_6
T_5_8_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g3_7
T_5_6_wire_logic_cluster/lc_7/in_1

End 

Net : U400_ADDRESS_DECODE.m56_bmZ0
T_5_5_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g1_5
T_4_6_wire_logic_cluster/lc_7/in_1

End 

Net : U400_ADDRESS_DECODE.m54Z0Z_0_cascade_
T_5_5_wire_logic_cluster/lc_4/ltout
T_5_5_wire_logic_cluster/lc_5/in_2

End 

Net : U400_ADDRESS_DECODE.N_114_0
T_8_6_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g3_3
T_7_5_wire_logic_cluster/lc_3/in_3

End 

Net : U400_SDRAM.SDRAM_COUNTER_s_3
T_5_3_wire_logic_cluster/lc_3/out
T_4_3_lc_trk_g2_3
T_4_3_wire_logic_cluster/lc_7/in_0

End 

Net : U400_SDRAM.SDRAM_COUNTER_cry_2
T_5_3_wire_logic_cluster/lc_2/cout
T_5_3_wire_logic_cluster/lc_3/in_3

Net : U400_SDRAM.MA_5_iv_0_1
T_9_14_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g1_6
T_9_15_wire_logic_cluster/lc_2/in_1

End 

Net : U400_SDRAM.MA_5_iv_0_5
T_9_14_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_3/in_3

End 

Net : U400_ADDRESS_DECODE.N_177_mux_cascade_
T_7_5_wire_logic_cluster/lc_2/ltout
T_7_5_wire_logic_cluster/lc_3/in_2

End 

Net : U400_SDRAM.SDRAM_COUNTER_cry_0
T_5_3_wire_logic_cluster/lc_0/cout
T_5_3_wire_logic_cluster/lc_1/in_3

Net : U400_SDRAM.SDRAM_COUNTER_s_1
T_5_3_wire_logic_cluster/lc_1/out
T_4_3_lc_trk_g2_1
T_4_3_wire_logic_cluster/lc_3/in_0

End 

Net : U400_SDRAM.SDRAM_COUNTER_cry_6
T_5_3_wire_logic_cluster/lc_6/cout
T_5_3_wire_logic_cluster/lc_7/in_3

End 

Net : U400_ADDRESS_DECODE.m165_nsZ0Z_1
T_6_4_wire_logic_cluster/lc_7/out
T_6_4_lc_trk_g2_7
T_6_4_wire_logic_cluster/lc_0/in_3

End 

Net : U400_SDRAM.SDRAM_COUNTER_cry_5
T_5_3_wire_logic_cluster/lc_5/cout
T_5_3_wire_logic_cluster/lc_6/in_3

Net : U400_SDRAM.SDRAM_COUNTER_cry_4
T_5_3_wire_logic_cluster/lc_4/cout
T_5_3_wire_logic_cluster/lc_5/in_3

Net : U400_SDRAM.SDRAM_COUNTER_cry_3
T_5_3_wire_logic_cluster/lc_3/cout
T_5_3_wire_logic_cluster/lc_4/in_3

Net : U400_SDRAM_TA_COUNTER_1
T_7_5_wire_logic_cluster/lc_0/out
T_7_4_lc_trk_g1_0
T_7_4_wire_logic_cluster/lc_4/in_3

T_7_5_wire_logic_cluster/lc_0/out
T_7_4_lc_trk_g1_0
T_7_4_wire_logic_cluster/lc_5/in_0

T_7_5_wire_logic_cluster/lc_0/out
T_7_5_lc_trk_g2_0
T_7_5_wire_logic_cluster/lc_1/in_3

End 

Net : N_174
T_7_4_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g1_4
T_7_5_wire_logic_cluster/lc_2/in_3

T_7_4_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_6/in_0

End 

Net : U400_SDRAM_TA_COUNTER_4
T_7_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g2_1
T_7_4_wire_logic_cluster/lc_4/in_1

T_7_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g2_1
T_7_4_input_2_5
T_7_4_wire_logic_cluster/lc_5/in_2

T_7_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g2_1
T_7_4_wire_logic_cluster/lc_2/in_3

End 

Net : U400_SDRAM_TA_COUNTER_0
T_7_5_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_5/in_1

T_7_5_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g1_3
T_7_5_input_2_4
T_7_5_wire_logic_cluster/lc_4/in_2

T_7_5_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g1_3
T_7_5_input_2_0
T_7_5_wire_logic_cluster/lc_0/in_2

End 

Net : U400_SDRAM.SDRAM_COUNTER_cry_1
T_5_3_wire_logic_cluster/lc_1/cout
T_5_3_wire_logic_cluster/lc_2/in_3

Net : U400_SDRAM.REFRESH_COUNTERZ0Z_1
T_2_3_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g0_7
T_2_4_wire_logic_cluster/lc_0/in_1

T_2_3_wire_logic_cluster/lc_7/out
T_2_3_lc_trk_g1_7
T_2_3_wire_logic_cluster/lc_7/in_3

End 

Net : U400_SDRAM.un3_REFRESH_COUNTER_cry_7
T_2_4_wire_logic_cluster/lc_6/cout
T_2_4_wire_logic_cluster/lc_7/in_3

End 

Net : U400_SDRAM.REFRESH_COUNTERZ0Z_0
T_1_4_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g0_6
T_2_4_input_2_0
T_2_4_wire_logic_cluster/lc_0/in_2

T_1_4_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g2_6
T_2_3_wire_logic_cluster/lc_7/in_1

T_1_4_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g3_6
T_1_4_wire_logic_cluster/lc_6/in_3

End 

Net : U400_SDRAM.un3_REFRESH_COUNTER_cry_6
T_2_4_wire_logic_cluster/lc_5/cout
T_2_4_wire_logic_cluster/lc_6/in_3

Net : U400_SDRAM.REFRESH_COUNTERZ0Z_2
T_2_4_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g3_1
T_2_4_wire_logic_cluster/lc_1/in_1

End 

Net : U400_SDRAM_TA_COUNTER_5
T_7_4_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g0_2
T_7_5_wire_logic_cluster/lc_6/in_0

T_7_4_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g0_2
T_7_5_wire_logic_cluster/lc_3/in_1

End 

Net : U400_SDRAM.un3_REFRESH_COUNTER_cry_5
T_2_4_wire_logic_cluster/lc_4/cout
T_2_4_wire_logic_cluster/lc_5/in_3

Net : U400_SDRAM_TA_COUNTER_2
T_7_5_wire_logic_cluster/lc_1/out
T_7_5_lc_trk_g2_1
T_7_5_wire_logic_cluster/lc_6/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_7_5_lc_trk_g2_1
T_7_5_wire_logic_cluster/lc_3/in_0

T_7_5_wire_logic_cluster/lc_1/out
T_7_5_lc_trk_g2_1
T_7_5_input_2_7
T_7_5_wire_logic_cluster/lc_7/in_2

End 

Net : U400_SDRAM.un3_REFRESH_COUNTER_cry_4
T_2_4_wire_logic_cluster/lc_3/cout
T_2_4_wire_logic_cluster/lc_4/in_3

Net : U400_SDRAM.un3_REFRESH_COUNTER_cry_3
T_2_4_wire_logic_cluster/lc_2/cout
T_2_4_wire_logic_cluster/lc_3/in_3

Net : U400_SDRAM.un3_REFRESH_COUNTER_cry_2
T_2_4_wire_logic_cluster/lc_1/cout
T_2_4_wire_logic_cluster/lc_2/in_3

Net : U400_SDRAM.un3_REFRESH_COUNTER_cry_1
T_2_4_wire_logic_cluster/lc_0/cout
T_2_4_wire_logic_cluster/lc_1/in_3

Net : U400_SDRAM_TA_COUNTER_3
T_7_5_wire_logic_cluster/lc_7/out
T_7_5_lc_trk_g2_7
T_7_5_wire_logic_cluster/lc_2/in_1

T_7_5_wire_logic_cluster/lc_7/out
T_7_4_lc_trk_g1_7
T_7_4_wire_logic_cluster/lc_1/in_3

End 

Net : TA_EN_i
T_8_5_wire_logic_cluster/lc_1/out
T_8_5_lc_trk_g0_1
T_8_5_wire_logic_cluster/lc_1/in_0

T_8_5_wire_logic_cluster/lc_1/out
T_8_5_sp4_h_l_7
T_11_5_sp4_v_t_42
T_11_6_lc_trk_g2_2
T_11_6_wire_logic_cluster/lc_3/in_3

End 

Net : BANK0_c
T_7_6_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g0_1
T_7_6_wire_logic_cluster/lc_1/in_0

T_7_6_wire_logic_cluster/lc_1/out
T_7_4_sp4_v_t_47
T_7_8_sp4_v_t_36
T_4_12_sp4_h_l_1
T_0_12_span4_horz_20
T_0_12_lc_trk_g0_4
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : BANK1_c
T_7_6_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g1_0
T_7_6_wire_logic_cluster/lc_0/in_1

T_7_6_wire_logic_cluster/lc_0/out
T_7_4_sp4_v_t_45
T_7_8_sp4_v_t_46
T_4_12_sp4_h_l_11
T_0_12_span4_horz_15
T_0_12_lc_trk_g0_7
T_0_12_wire_io_cluster/io_1/D_OUT_0

End 

Net : U400_SDRAM.CS1_ENZ0
T_6_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g2_1
T_6_9_input_2_3
T_6_9_wire_logic_cluster/lc_3/in_2

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g2_1
T_6_9_input_2_1
T_6_9_wire_logic_cluster/lc_1/in_2

End 

Net : U400_SDRAM.CS0_ENZ0
T_5_8_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g1_6
T_5_8_input_2_7
T_5_8_wire_logic_cluster/lc_7/in_2

T_5_8_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g2_6
T_5_8_input_2_6
T_5_8_wire_logic_cluster/lc_6/in_2

End 

Net : TA_OUT
T_8_5_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g2_6
T_8_5_input_2_6
T_8_5_wire_logic_cluster/lc_6/in_2

T_8_5_wire_logic_cluster/lc_6/out
T_9_2_sp4_v_t_37
T_10_6_sp4_h_l_6
T_13_6_lc_trk_g0_3
T_13_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : RnW_c
T_13_3_wire_io_cluster/io_1/D_IN_0
T_7_3_sp12_h_l_0
T_6_3_sp12_v_t_23
T_6_7_lc_trk_g3_0
T_6_7_wire_logic_cluster/lc_5/in_0

End 

Net : SIZ_c_0
T_13_8_wire_io_cluster/io_0/D_IN_0
T_5_8_sp12_h_l_0
T_7_8_lc_trk_g0_7
T_7_8_wire_logic_cluster/lc_2/in_1

T_13_8_wire_io_cluster/io_0/D_IN_0
T_11_8_sp4_h_l_0
T_10_4_sp4_v_t_40
T_9_5_lc_trk_g3_0
T_9_5_wire_logic_cluster/lc_4/in_3

T_13_8_wire_io_cluster/io_0/D_IN_0
T_11_8_sp4_h_l_0
T_10_4_sp4_v_t_40
T_9_5_lc_trk_g3_0
T_9_5_wire_logic_cluster/lc_7/in_0

T_13_8_wire_io_cluster/io_0/D_IN_0
T_5_8_sp12_h_l_0
T_8_8_sp4_h_l_5
T_7_4_sp4_v_t_40
T_7_6_lc_trk_g3_5
T_7_6_input_2_2
T_7_6_wire_logic_cluster/lc_2/in_2

End 

Net : SIZ_c_1
T_13_7_wire_io_cluster/io_1/D_IN_0
T_11_7_sp4_h_l_4
T_10_3_sp4_v_t_41
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_4/in_0

T_13_7_wire_io_cluster/io_1/D_IN_0
T_11_7_sp4_h_l_4
T_10_3_sp4_v_t_41
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_7/in_3

T_13_7_wire_io_cluster/io_1/D_IN_0
T_13_7_span4_horz_4
T_9_7_sp4_h_l_7
T_8_7_sp4_v_t_42
T_7_8_lc_trk_g3_2
T_7_8_wire_logic_cluster/lc_2/in_3

T_13_7_wire_io_cluster/io_1/D_IN_0
T_13_7_span4_horz_4
T_9_7_sp4_h_l_7
T_8_7_sp4_v_t_42
T_8_3_sp4_v_t_47
T_7_6_lc_trk_g3_7
T_7_6_wire_logic_cluster/lc_2/in_0

End 

Net : TSn_c
T_13_7_wire_io_cluster/io_0/D_IN_0
T_12_7_sp4_h_l_5
T_8_7_sp4_h_l_1
T_7_3_sp4_v_t_43
T_6_4_lc_trk_g3_3
T_6_4_wire_logic_cluster/lc_7/in_1

T_13_7_wire_io_cluster/io_0/D_IN_0
T_12_7_sp4_h_l_5
T_8_7_sp4_h_l_1
T_7_3_sp4_v_t_43
T_6_4_lc_trk_g3_3
T_6_4_input_2_0
T_6_4_wire_logic_cluster/lc_0/in_2

End 

Net : U400_ADDRESS_DECODE.N_122_0
T_9_5_wire_logic_cluster/lc_4/out
T_9_4_lc_trk_g0_4
T_9_4_wire_logic_cluster/lc_1/in_3

T_9_5_wire_logic_cluster/lc_4/out
T_9_4_lc_trk_g0_4
T_9_4_input_2_4
T_9_4_wire_logic_cluster/lc_4/in_2

T_9_5_wire_logic_cluster/lc_4/out
T_9_4_lc_trk_g0_4
T_9_4_input_2_0
T_9_4_wire_logic_cluster/lc_0/in_2

T_9_5_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g3_4
T_8_4_wire_logic_cluster/lc_5/in_0

End 

Net : U400_ADDRESS_DECODE.N_170_mux
T_4_1_wire_logic_cluster/lc_5/out
T_3_1_sp4_h_l_2
T_6_1_sp4_v_t_39
T_6_4_lc_trk_g0_7
T_6_4_input_2_7
T_6_4_wire_logic_cluster/lc_7/in_2

T_4_1_wire_logic_cluster/lc_5/out
T_5_1_sp4_h_l_10
T_8_1_sp4_v_t_38
T_8_4_lc_trk_g0_6
T_8_4_wire_logic_cluster/lc_4/in_0

T_4_1_wire_logic_cluster/lc_5/out
T_3_1_sp4_h_l_2
T_6_1_sp4_v_t_39
T_7_5_sp4_h_l_2
T_9_5_lc_trk_g3_7
T_9_5_input_2_4
T_9_5_wire_logic_cluster/lc_4/in_2

T_4_1_wire_logic_cluster/lc_5/out
T_4_0_span12_vert_10
T_5_6_sp12_h_l_1
T_11_6_lc_trk_g0_6
T_11_6_wire_logic_cluster/lc_2/in_0

End 

Net : U400_ADDRESS_DECODE.N_186_mux
T_9_5_wire_logic_cluster/lc_7/out
T_9_4_lc_trk_g1_7
T_9_4_wire_logic_cluster/lc_1/in_1

T_9_5_wire_logic_cluster/lc_7/out
T_9_4_lc_trk_g1_7
T_9_4_wire_logic_cluster/lc_0/in_0

End 

Net : U400_ADDRESS_DECODE.N_4_0
T_8_4_wire_logic_cluster/lc_4/out
T_9_4_lc_trk_g1_4
T_9_4_wire_logic_cluster/lc_4/in_3

T_8_4_wire_logic_cluster/lc_4/out
T_0_4_span12_horz_0
T_6_4_lc_trk_g1_4
T_6_4_wire_logic_cluster/lc_0/in_1

T_8_4_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g3_4
T_9_5_input_2_7
T_9_5_wire_logic_cluster/lc_7/in_2

End 

Net : U400_ADDRESS_DECODE.N_4_0_cascade_
T_8_4_wire_logic_cluster/lc_4/ltout
T_8_4_wire_logic_cluster/lc_5/in_2

End 

Net : CS1n_c
T_6_9_wire_logic_cluster/lc_3/out
T_6_8_sp12_v_t_22
T_6_17_lc_trk_g1_6
T_6_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : A_c_0
T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span4_horz_4
T_5_13_sp4_h_l_4
T_8_9_sp4_v_t_47
T_8_5_sp4_v_t_36
T_8_1_sp4_v_t_36
T_8_4_lc_trk_g0_4
T_8_4_wire_logic_cluster/lc_5/in_3

T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span4_horz_4
T_5_13_sp4_h_l_4
T_8_9_sp4_v_t_47
T_8_5_sp4_v_t_36
T_9_5_sp4_h_l_6
T_9_5_lc_trk_g1_3
T_9_5_wire_logic_cluster/lc_7/in_1

T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span12_horz_4
T_10_1_sp12_v_t_23
T_10_3_sp4_v_t_43
T_9_4_lc_trk_g3_3
T_9_4_wire_logic_cluster/lc_4/in_0

End 

Net : U400_ADDRESS_DECODE.m2Z0Z_1
T_2_1_wire_logic_cluster/lc_3/out
T_2_1_sp4_h_l_11
T_4_1_lc_trk_g2_6
T_4_1_wire_logic_cluster/lc_5/in_3

End 

Net : A_c_1
T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span12_horz_8
T_8_1_sp12_v_t_23
T_8_4_lc_trk_g3_3
T_8_4_wire_logic_cluster/lc_5/in_1

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span12_horz_8
T_6_13_sp4_h_l_11
T_9_9_sp4_v_t_40
T_9_5_sp4_v_t_45
T_9_1_sp4_v_t_45
T_9_4_lc_trk_g0_5
T_9_4_wire_logic_cluster/lc_1/in_0

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span12_horz_8
T_6_13_sp4_h_l_11
T_9_9_sp4_v_t_40
T_9_5_sp4_v_t_45
T_9_1_sp4_v_t_45
T_9_4_lc_trk_g0_5
T_9_4_wire_logic_cluster/lc_4/in_1

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span12_horz_8
T_6_13_sp4_h_l_11
T_9_9_sp4_v_t_40
T_9_5_sp4_v_t_45
T_9_1_sp4_v_t_45
T_9_4_lc_trk_g0_5
T_9_4_wire_logic_cluster/lc_0/in_3

End 

Net : A_c_10
T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_8
T_10_15_sp4_v_t_45
T_9_16_lc_trk_g3_5
T_9_16_input_2_2
T_9_16_wire_logic_cluster/lc_2/in_2

End 

Net : A_c_11
T_13_15_wire_io_cluster/io_1/D_IN_0
T_10_15_sp4_h_l_9
T_9_15_lc_trk_g1_1
T_9_15_wire_logic_cluster/lc_2/in_0

End 

Net : A_c_12
T_10_17_wire_io_cluster/io_0/D_IN_0
T_9_16_lc_trk_g2_4
T_9_16_input_2_0
T_9_16_wire_logic_cluster/lc_0/in_2

End 

Net : A_c_13
T_13_11_wire_io_cluster/io_0/D_IN_0
T_11_11_sp4_h_l_8
T_10_11_sp4_v_t_39
T_9_15_lc_trk_g1_2
T_9_15_input_2_7
T_9_15_wire_logic_cluster/lc_7/in_2

End 

Net : A_c_14
T_11_17_wire_io_cluster/io_1/D_IN_0
T_11_16_sp4_v_t_44
T_8_16_sp4_h_l_9
T_9_16_lc_trk_g2_1
T_9_16_input_2_1
T_9_16_wire_logic_cluster/lc_1/in_2

End 

Net : A_c_15
T_10_17_wire_io_cluster/io_1/D_IN_0
T_10_14_sp4_v_t_36
T_9_15_lc_trk_g2_4
T_9_15_wire_logic_cluster/lc_3/in_1

End 

Net : A_c_16
T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_4
T_4_8_sp4_v_t_44
T_4_12_sp4_v_t_44
T_4_14_lc_trk_g3_1
T_4_14_input_2_0
T_4_14_wire_logic_cluster/lc_0/in_2

End 

Net : A_c_17
T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_0
T_4_8_sp4_v_t_40
T_4_12_lc_trk_g1_5
T_4_12_input_2_4
T_4_12_wire_logic_cluster/lc_4/in_2

End 

Net : A_c_18
T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_16
T_4_6_sp12_v_t_23
T_4_12_lc_trk_g3_4
T_4_12_input_2_7
T_4_12_wire_logic_cluster/lc_7/in_2

End 

Net : A_c_19
T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_12
T_6_6_sp12_v_t_23
T_6_12_sp4_v_t_39
T_5_14_lc_trk_g0_2
T_5_14_input_2_6
T_5_14_wire_logic_cluster/lc_6/in_2

End 

Net : A_c_2
T_12_17_wire_io_cluster/io_1/D_IN_0
T_12_16_sp4_v_t_44
T_9_16_sp4_h_l_3
T_9_16_lc_trk_g0_6
T_9_16_wire_logic_cluster/lc_2/in_0

End 

Net : A_c_20
T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_12
T_6_4_sp12_v_t_23
T_6_10_sp4_v_t_39
T_7_14_sp4_h_l_8
T_7_14_lc_trk_g0_5
T_7_14_wire_logic_cluster/lc_0/in_1

End 

Net : A_c_21
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_8
T_4_4_sp4_h_l_9
T_7_4_sp4_v_t_44
T_7_6_lc_trk_g2_1
T_7_6_input_2_1
T_7_6_wire_logic_cluster/lc_1/in_2

End 

Net : A_c_22
T_3_0_wire_io_cluster/io_0/D_IN_0
T_3_0_span4_vert_16
T_4_2_sp4_h_l_5
T_7_2_sp4_v_t_47
T_7_6_lc_trk_g0_2
T_7_6_input_2_0
T_7_6_wire_logic_cluster/lc_0/in_2

End 

Net : A_c_23
T_6_0_wire_io_cluster/io_0/D_IN_0
T_6_0_span12_vert_16
T_6_8_lc_trk_g2_3
T_6_8_input_2_7
T_6_8_wire_logic_cluster/lc_7/in_2

T_6_0_wire_io_cluster/io_0/D_IN_0
T_6_0_span12_vert_16
T_6_8_lc_trk_g2_3
T_6_8_input_2_3
T_6_8_wire_logic_cluster/lc_3/in_2

End 

Net : A_c_24
T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span12_horz_20
T_2_2_sp12_v_t_23
T_2_8_sp4_v_t_39
T_3_12_sp4_h_l_8
T_4_12_lc_trk_g2_0
T_4_12_wire_logic_cluster/lc_7/in_3

End 

Net : A_c_25
T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_8
T_7_5_sp12_v_t_23
T_7_14_lc_trk_g2_7
T_7_14_input_2_7
T_7_14_wire_logic_cluster/lc_7/in_2

End 

Net : A_c_26
T_3_0_wire_io_cluster/io_1/D_IN_0
T_3_0_span12_vert_20
T_4_11_sp12_h_l_0
T_3_11_sp4_h_l_1
T_6_11_sp4_v_t_36
T_5_14_lc_trk_g2_4
T_5_14_input_2_2
T_5_14_wire_logic_cluster/lc_2/in_2

End 

Net : A_c_27
T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_24
T_2_0_span4_vert_19
T_2_1_lc_trk_g1_3
T_2_1_wire_logic_cluster/lc_3/in_3

End 

Net : A_c_28
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_1_lc_trk_g1_0
T_4_1_input_2_5
T_4_1_wire_logic_cluster/lc_5/in_2

End 

Net : A_c_29
T_2_0_wire_io_cluster/io_0/D_IN_0
T_2_0_span4_vert_0
T_3_1_sp4_h_l_0
T_4_1_lc_trk_g2_0
T_4_1_wire_logic_cluster/lc_5/in_1

End 

Net : A_c_3
T_12_17_wire_io_cluster/io_0/D_IN_0
T_10_17_span4_horz_r_0
T_10_13_sp4_v_t_36
T_9_14_lc_trk_g2_4
T_9_14_input_2_6
T_9_14_wire_logic_cluster/lc_6/in_2

End 

Net : A_c_30
T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span4_vert_4
T_3_1_sp4_h_l_4
T_4_1_lc_trk_g3_4
T_4_1_wire_logic_cluster/lc_5/in_0

End 

Net : A_c_31
T_2_0_wire_io_cluster/io_1/D_IN_0
T_2_1_lc_trk_g0_2
T_2_1_wire_logic_cluster/lc_3/in_1

End 

Net : A_c_4
T_13_11_wire_io_cluster/io_1/D_IN_0
T_13_10_span4_vert_t_14
T_10_14_sp4_h_l_0
T_9_14_sp4_v_t_37
T_9_16_lc_trk_g2_0
T_9_16_wire_logic_cluster/lc_0/in_0

End 

Net : A_c_5
T_13_13_wire_io_cluster/io_0/D_IN_0
T_11_13_sp4_h_l_0
T_10_13_sp4_v_t_37
T_9_15_lc_trk_g0_0
T_9_15_wire_logic_cluster/lc_7/in_1

End 

Net : A_c_6
T_13_13_wire_io_cluster/io_1/D_IN_0
T_11_13_sp4_h_l_4
T_10_13_sp4_v_t_41
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_1/in_1

End 

Net : A_c_7
T_13_14_wire_io_cluster/io_0/D_IN_0
T_10_14_sp4_h_l_5
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/in_1

End 

Net : A_c_8
T_13_14_wire_io_cluster/io_1/D_IN_0
T_3_14_sp12_h_l_0
T_4_14_lc_trk_g0_4
T_4_14_wire_logic_cluster/lc_0/in_0

End 

Net : A_c_9
T_13_12_wire_io_cluster/io_0/D_IN_0
T_5_12_sp12_h_l_0
T_4_12_lc_trk_g0_0
T_4_12_wire_logic_cluster/lc_4/in_0

End 

Net : CASn_c
T_2_9_wire_logic_cluster/lc_2/out
T_0_9_span12_horz_8
T_0_9_lc_trk_g1_0
T_0_9_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLK40_c_g
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_14_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_14_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_14_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_15_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_16_wire_logic_cluster/lc_3/clk

End 

Net : CLK40_ibuf_gb_io_gb_input
T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_4_span4_horz_4
T_12_4_sp4_v_t_41
T_9_8_sp4_h_l_4
T_5_8_sp4_h_l_7
T_0_8_span4_horz_7
T_0_8_span4_vert_t_13
T_0_9_lc_trk_g0_5
T_0_9_wire_gbuf/in

End 

Net : CONSTANT_ONE_NET
T_6_8_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g3_4
T_7_7_input_2_5
T_7_7_wire_logic_cluster/lc_5/in_2

T_6_8_wire_logic_cluster/lc_4/out
T_6_7_sp4_v_t_40
T_3_11_sp4_h_l_10
T_0_11_span4_horz_25
T_0_11_span4_vert_t_12
T_0_14_lc_trk_g1_4
T_0_14_wire_io_cluster/io_1/D_OUT_0

End 

Net : CS0n_c
T_5_8_wire_logic_cluster/lc_7/out
T_4_8_sp4_h_l_6
T_0_8_span4_horz_19
T_0_8_span4_vert_t_15
T_0_10_lc_trk_g0_3
T_0_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : MA_c_0
T_9_16_wire_logic_cluster/lc_2/out
T_8_17_lc_trk_g1_2
T_8_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : MA_c_1
T_9_15_wire_logic_cluster/lc_2/out
T_9_14_sp4_v_t_36
T_9_17_lc_trk_g0_4
T_9_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : MA_c_10
T_7_14_wire_logic_cluster/lc_0/out
T_8_12_sp4_v_t_44
T_8_16_sp4_v_t_40
T_8_17_lc_trk_g0_0
T_8_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : MA_c_11
T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_7_17_lc_trk_g1_3
T_7_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : MA_c_12
T_5_14_wire_logic_cluster/lc_2/out
T_6_13_sp4_v_t_37
T_6_17_lc_trk_g0_0
T_6_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : MA_c_2
T_9_16_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g1_0
T_9_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : MA_c_3
T_9_15_wire_logic_cluster/lc_7/out
T_9_15_sp4_h_l_3
T_5_15_sp4_h_l_11
T_0_15_span4_horz_7
T_0_15_span4_vert_t_13
T_1_17_lc_trk_g0_5
T_1_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : MA_c_4
T_9_16_wire_logic_cluster/lc_1/out
T_9_13_sp4_v_t_42
T_5_17_span4_horz_r_1
T_1_17_span4_horz_r_1
T_2_17_lc_trk_g0_5
T_2_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : MA_c_5
T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_5_15_sp4_h_l_7
T_4_15_sp4_v_t_36
T_0_13_span4_vert_t_12
T_3_17_lc_trk_g1_4
T_3_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : MA_c_6
T_4_14_wire_logic_cluster/lc_0/out
T_4_10_sp12_v_t_23
T_4_17_lc_trk_g1_3
T_4_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : MA_c_7
T_4_12_wire_logic_cluster/lc_4/out
T_4_11_sp4_v_t_40
T_4_15_sp4_v_t_45
T_4_17_lc_trk_g1_0
T_4_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : MA_c_8
T_4_12_wire_logic_cluster/lc_7/out
T_5_11_sp4_v_t_47
T_5_15_sp4_v_t_47
T_5_17_lc_trk_g0_2
T_5_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : MA_c_9
T_5_14_wire_logic_cluster/lc_6/out
T_5_13_sp4_v_t_44
T_5_17_lc_trk_g0_1
T_5_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_124_0
T_8_4_wire_logic_cluster/lc_5/out
T_8_4_sp12_h_l_1
T_7_0_span12_vert_6
T_7_0_lc_trk_g1_6
T_7_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_127_0
T_9_4_wire_logic_cluster/lc_1/out
T_9_0_span12_vert_9
T_9_0_lc_trk_g0_1
T_9_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_128_0
T_9_4_wire_logic_cluster/lc_4/out
T_10_0_span4_vert_44
T_10_0_lc_trk_g0_4
T_10_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_129_0
T_9_4_wire_logic_cluster/lc_0/out
T_10_0_span4_vert_36
T_10_0_lc_trk_g1_4
T_10_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_14_i
T_7_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g0_2
T_7_8_wire_logic_cluster/lc_5/in_1

T_7_8_wire_logic_cluster/lc_2/out
T_7_7_sp4_v_t_36
T_7_3_sp4_v_t_36
T_4_3_sp4_h_l_1
T_4_3_lc_trk_g1_4
T_4_3_input_2_3
T_4_3_wire_logic_cluster/lc_3/in_2

T_7_8_wire_logic_cluster/lc_2/out
T_7_7_sp4_v_t_36
T_7_3_sp4_v_t_36
T_4_3_sp4_h_l_1
T_4_3_lc_trk_g1_4
T_4_3_input_2_7
T_4_3_wire_logic_cluster/lc_7/in_2

End 

Net : N_304_i
T_11_6_wire_logic_cluster/lc_3/out
T_11_6_sp4_h_l_11
T_13_6_lc_trk_g1_3
T_13_6_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_4_0_i
T_11_6_wire_logic_cluster/lc_2/out
T_11_6_sp4_h_l_9
T_13_6_lc_trk_g1_1
T_13_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : RASn_c
T_2_10_wire_logic_cluster/lc_3/out
T_0_10_span12_horz_10
T_0_10_lc_trk_g0_2
T_0_10_wire_io_cluster/io_0/D_OUT_0

End 

Net : RESETn_c
T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_9_span4_horz_0
T_12_5_sp4_v_t_40
T_11_6_lc_trk_g3_0
T_11_6_wire_logic_cluster/lc_2/in_3

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_9_span4_horz_0
T_9_9_sp4_h_l_0
T_8_5_sp4_v_t_40
T_7_8_lc_trk_g3_0
T_7_8_wire_logic_cluster/lc_5/in_0

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_9_span4_horz_0
T_9_9_sp4_h_l_0
T_8_5_sp4_v_t_40
T_8_6_lc_trk_g3_0
T_8_6_wire_logic_cluster/lc_3/in_0

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_9_span4_horz_0
T_12_5_sp4_v_t_40
T_9_5_sp4_h_l_5
T_9_5_lc_trk_g1_0
T_9_5_wire_logic_cluster/lc_4/in_1

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_8_span4_vert_t_12
T_11_8_sp4_h_l_1
T_7_8_sp4_h_l_4
T_6_8_lc_trk_g0_4
T_6_8_input_2_2
T_6_8_wire_logic_cluster/lc_2/in_2

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_8_span4_vert_t_12
T_11_8_sp4_h_l_1
T_7_8_sp4_h_l_4
T_3_8_sp4_h_l_7
T_4_8_lc_trk_g3_7
T_4_8_wire_logic_cluster/lc_7/in_3

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_9_span4_horz_0
T_12_5_sp4_v_t_40
T_9_5_sp4_h_l_5
T_5_5_sp4_h_l_1
T_7_5_lc_trk_g2_4
T_7_5_input_2_2
T_7_5_wire_logic_cluster/lc_2/in_2

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_9_span4_horz_0
T_12_5_sp4_v_t_40
T_9_5_sp4_h_l_5
T_8_1_sp4_v_t_47
T_8_4_lc_trk_g0_7
T_8_4_wire_logic_cluster/lc_4/in_3

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_9_span4_horz_0
T_12_5_sp4_v_t_40
T_9_5_sp4_h_l_5
T_5_5_sp4_h_l_1
T_7_5_lc_trk_g3_4
T_7_5_wire_logic_cluster/lc_0/in_3

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_9_span4_horz_0
T_12_5_sp4_v_t_40
T_9_5_sp4_h_l_5
T_5_5_sp4_h_l_1
T_7_5_lc_trk_g3_4
T_7_5_wire_logic_cluster/lc_1/in_0

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_9_span4_horz_0
T_12_5_sp4_v_t_40
T_9_5_sp4_h_l_5
T_5_5_sp4_h_l_1
T_7_5_lc_trk_g2_4
T_7_5_wire_logic_cluster/lc_7/in_3

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_9_span4_horz_0
T_12_5_sp4_v_t_40
T_9_5_sp4_h_l_5
T_5_5_sp4_h_l_1
T_7_5_lc_trk_g3_4
T_7_5_wire_logic_cluster/lc_5/in_0

T_13_9_wire_io_cluster/io_0/D_IN_0
T_5_9_sp12_h_l_0
T_4_0_span12_vert_16
T_4_7_lc_trk_g3_4
T_4_7_input_2_7
T_4_7_wire_logic_cluster/lc_7/in_2

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_8_span4_vert_t_12
T_11_8_sp4_h_l_1
T_7_8_sp4_h_l_1
T_6_4_sp4_v_t_43
T_5_6_lc_trk_g1_6
T_5_6_wire_logic_cluster/lc_7/in_0

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_9_span4_horz_0
T_12_5_sp4_v_t_40
T_9_5_sp4_h_l_5
T_8_1_sp4_v_t_47
T_7_4_lc_trk_g3_7
T_7_4_wire_logic_cluster/lc_1/in_1

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_9_span4_horz_0
T_12_5_sp4_v_t_40
T_9_5_sp4_h_l_5
T_8_1_sp4_v_t_47
T_7_4_lc_trk_g3_7
T_7_4_wire_logic_cluster/lc_2/in_0

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_8_span4_vert_t_12
T_11_8_sp4_h_l_1
T_7_8_sp4_h_l_1
T_6_4_sp4_v_t_43
T_7_4_sp4_h_l_11
T_6_4_lc_trk_g0_3
T_6_4_wire_logic_cluster/lc_7/in_0

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_9_span4_horz_0
T_12_5_sp4_v_t_40
T_9_5_sp4_h_l_5
T_5_5_sp4_h_l_1
T_5_5_lc_trk_g0_4
T_5_5_wire_logic_cluster/lc_6/in_0

T_13_9_wire_io_cluster/io_0/D_IN_0
T_5_9_sp12_h_l_0
T_4_0_span12_vert_16
T_4_6_lc_trk_g3_7
T_4_6_wire_logic_cluster/lc_6/in_0

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_8_span4_vert_t_12
T_11_8_sp4_h_l_1
T_7_8_sp4_h_l_1
T_6_4_sp4_v_t_43
T_7_4_sp4_h_l_11
T_6_4_lc_trk_g0_3
T_6_4_wire_logic_cluster/lc_4/in_1

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_8_span4_vert_t_12
T_11_8_sp4_h_l_1
T_7_8_sp4_h_l_1
T_6_4_sp4_v_t_43
T_7_4_sp4_h_l_11
T_3_4_sp4_h_l_11
T_5_4_lc_trk_g3_6
T_5_4_wire_logic_cluster/lc_4/in_1

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_8_span4_vert_t_12
T_11_8_sp4_h_l_1
T_7_8_sp4_h_l_1
T_6_4_sp4_v_t_43
T_7_4_sp4_h_l_11
T_3_4_sp4_h_l_11
T_5_4_lc_trk_g3_6
T_5_4_input_2_5
T_5_4_wire_logic_cluster/lc_5/in_2

T_13_9_wire_io_cluster/io_0/D_IN_0
T_13_8_span4_vert_t_12
T_11_8_sp4_h_l_1
T_7_8_sp4_h_l_1
T_6_4_sp4_v_t_43
T_7_4_sp4_h_l_11
T_6_0_span4_vert_41
T_5_3_lc_trk_g3_1
T_5_3_wire_logic_cluster/lc_0/in_0

End 

Net : RESETn_c_i
T_4_8_wire_logic_cluster/lc_7/out
T_0_8_span12_horz_14
T_0_8_lc_trk_g1_6
T_0_8_wire_gbuf/in

End 

Net : RESETn_c_i_g
T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_14_glb2local_1
T_8_14_lc_trk_g0_5
T_8_14_input_2_3
T_8_14_wire_logic_cluster/lc_3/in_2

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_5/s_r

End 

Net : WEn_c
T_2_9_wire_logic_cluster/lc_5/out
T_0_9_span12_horz_14
T_0_9_lc_trk_g0_6
T_0_9_wire_io_cluster/io_0/D_OUT_0

End 

