// Seed: 2249072393
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3 = id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_3 = 32'd67,
    parameter id_6 = 32'd47
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire _id_1;
  wire ["" : id_6] id_7;
  wire [-1 'b0 : -1  <=  id_3] id_8;
  and primCall (id_2, id_4, id_7, id_10, id_5, id_9);
  wire id_9;
  logic [id_1 : id_6] id_10 = -1;
  module_0 modCall_1 (
      id_5,
      id_8
  );
  wire id_11;
  final $signed(90);
  ;
endmodule
