

================================================================
== Vitis HLS Report for 'PointwiseConv2d_1_12_10_s'
================================================================
* Date:           Tue Jul 23 11:39:13 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.360 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      171|      171|  1.710 us|  1.710 us|  171|  171|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                            |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_13_3_fu_30  |PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_13_3  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |grp_PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_15_4_fu_36  |PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_15_4  |      140|      140|  1.400 us|  1.400 us|  140|  140|       no|
        |grp_PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_23_6_fu_45  |PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_23_6  |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    10|    1716|    1523|    -|
|Memory           |        0|     -|      64|       5|    0|
|Multiplexer      |        -|     -|       -|     156|    -|
|Register         |        -|     -|      11|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    10|    1791|    1686|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |                          Instance                          |                      Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |grp_PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_13_3_fu_30  |PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_13_3  |        0|   0|     6|    48|    0|
    |grp_PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_15_4_fu_36  |PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_15_4  |        0|  10|  1669|  1342|    0|
    |grp_PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_23_6_fu_45  |PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_23_6  |        0|   0|    41|   133|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |Total                                                       |                                                  |        0|  10|  1716|  1523|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |                      Module                     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |out_buf_U  |PointwiseConv2d_1_12_10_s_out_buf_RAM_AUTO_1R1W  |        0|  64|   5|    0|    10|   32|     1|          320|
    +-----------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                                                 |        0|  64|   5|    0|    10|   32|     1|          320|
    +-----------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  43|          8|    1|          8|
    |ap_done           |   9|          2|    1|          2|
    |depth3_o79_read   |   9|          2|    1|          2|
    |out_buf_address0  |  20|          4|    4|         16|
    |out_buf_ce0       |  20|          4|    1|          4|
    |out_buf_ce1       |   9|          2|    1|          2|
    |out_buf_d0        |  14|          3|   32|         96|
    |out_buf_we0       |  14|          3|    1|          3|
    |out_buf_we1       |   9|          2|    1|          2|
    |point3_o80_write  |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 156|         32|   44|        137|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                  | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                |  7|   0|    7|          0|
    |ap_done_reg                                                              |  1|   0|    1|          0|
    |grp_PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_13_3_fu_30_ap_start_reg  |  1|   0|    1|          0|
    |grp_PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_15_4_fu_36_ap_start_reg  |  1|   0|    1|          0|
    |grp_PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_23_6_fu_45_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                    | 11|   0|   11|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>|  return value|
|depth3_o79_dout            |   in|   32|     ap_fifo|                  depth3_o79|       pointer|
|depth3_o79_num_data_valid  |   in|    2|     ap_fifo|                  depth3_o79|       pointer|
|depth3_o79_fifo_cap        |   in|    2|     ap_fifo|                  depth3_o79|       pointer|
|depth3_o79_empty_n         |   in|    1|     ap_fifo|                  depth3_o79|       pointer|
|depth3_o79_read            |  out|    1|     ap_fifo|                  depth3_o79|       pointer|
|weights_address0           |  out|    7|   ap_memory|                     weights|         array|
|weights_ce0                |  out|    1|   ap_memory|                     weights|         array|
|weights_q0                 |   in|   32|   ap_memory|                     weights|         array|
|weights_address1           |  out|    7|   ap_memory|                     weights|         array|
|weights_ce1                |  out|    1|   ap_memory|                     weights|         array|
|weights_q1                 |   in|   32|   ap_memory|                     weights|         array|
|point3_o80_din             |  out|   32|     ap_fifo|                  point3_o80|       pointer|
|point3_o80_num_data_valid  |   in|    2|     ap_fifo|                  point3_o80|       pointer|
|point3_o80_fifo_cap        |   in|    2|     ap_fifo|                  point3_o80|       pointer|
|point3_o80_full_n          |   in|    1|     ap_fifo|                  point3_o80|       pointer|
|point3_o80_write           |  out|    1|     ap_fifo|                  point3_o80|       pointer|
+---------------------------+-----+-----+------------+----------------------------+--------------+

