
---------- Begin Simulation Statistics ----------
final_tick                               597436689000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89078                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738532                       # Number of bytes of host memory used
host_op_rate                                    89374                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6886.08                       # Real time elapsed on the host
host_tick_rate                               86760082                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613397072                       # Number of instructions simulated
sim_ops                                     615435826                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.597437                       # Number of seconds simulated
sim_ticks                                597436689000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.168150                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               75000565                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            86041249                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6487374                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        117109496                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10188963                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10287621                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           98658                       # Number of indirect misses.
system.cpu0.branchPred.lookups              150475575                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1056474                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509411                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4591867                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138968670                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17885838                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532433                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       34612263                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561789649                       # Number of instructions committed
system.cpu0.commit.committedOps             562300336                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    996927620                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.564033                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.361414                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    733574545     73.58%     73.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    151966469     15.24%     88.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40299507      4.04%     92.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     37913230      3.80%     96.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9034637      0.91%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2955380      0.30%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1093087      0.11%     97.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2204927      0.22%     98.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17885838      1.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    996927620                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672167                       # Number of function calls committed.
system.cpu0.commit.int_insts                543435754                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174758923                       # Number of loads committed
system.cpu0.commit.membars                    1019968                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019974      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311043522     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175268326     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69814781     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562300336                       # Class of committed instruction
system.cpu0.commit.refs                     245083135                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561789649                       # Number of Instructions Simulated
system.cpu0.committedOps                    562300336                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.102925                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.102925                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            114331144                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1902120                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74514340                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             607730323                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               463050342                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                419912807                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4599217                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              6804604                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2264576                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  150475575                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                107694324                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    544238798                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1529430                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     619111340                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  68                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          378                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               12989566                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.127370                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         453424036                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          85189528                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.524048                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1004158086                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.617057                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.902036                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               567607971     56.53%     56.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               326409667     32.51%     89.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                56831053      5.66%     94.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                41753072      4.16%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7632385      0.76%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1830009      0.18%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   49139      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2041365      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3425      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1004158086                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      177243311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4646835                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               142328319                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.497795                       # Inst execution rate
system.cpu0.iew.exec_refs                   260197682                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  73060687                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               82989964                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            188099663                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512634                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1918196                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            74722542                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          596900656                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            187136995                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5427719                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            588095655                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                459887                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5649160                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4599217                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6708843                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       137789                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10045721                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        26127                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7640                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2363885                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13340740                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4398330                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7640                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       806679                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3840156                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                249350175                       # num instructions consuming a value
system.cpu0.iew.wb_count                    581975387                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.868699                       # average fanout of values written-back
system.cpu0.iew.wb_producers                216610162                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.492614                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     582033595                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               717132532                       # number of integer regfile reads
system.cpu0.int_regfile_writes              371577536                       # number of integer regfile writes
system.cpu0.ipc                              0.475528                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.475528                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1021060      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324173111     54.62%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4142141      0.70%     55.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018264      0.17%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           189663685     31.96%     87.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73505064     12.38%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             593523375                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1298628                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002188                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 194415     14.97%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                965304     74.33%     89.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               138907     10.70%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             593800891                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2192581079                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    581975337                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        631507763                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 595367937                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                593523375                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532719                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       34600316                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            77718                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           286                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15974783                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1004158086                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.591066                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.834039                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          578470508     57.61%     57.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          299628669     29.84%     87.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           96345082      9.59%     97.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21308698      2.12%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6535793      0.65%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             700399      0.07%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             707999      0.07%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             302217      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             158721      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1004158086                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.502389                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10494095                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2186942                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           188099663                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           74722542                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1055                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1181401397                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13474438                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               93745828                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357816113                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3676870                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               468541743                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8329877                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 3683                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            736643557                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             603342310                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          385890131                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                416327456                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8697166                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4599217                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             20850707                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                28074013                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       736643513                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         93135                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3204                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8341735                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3147                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1575941264                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1201066395                       # The number of ROB writes
system.cpu0.timesIdled                       15981401                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1022                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.385798                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2964416                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3555061                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           386449                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4940176                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            135741                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         139524                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3783                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5568897                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         9057                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509158                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           288466                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419233                       # Number of branches committed
system.cpu1.commit.bw_lim_events               542796                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528155                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2634794                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19242957                       # Number of instructions committed
system.cpu1.commit.committedOps              19752297                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    111828401                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.176630                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.840353                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    103738977     92.77%     92.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3999751      3.58%     96.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1364074      1.22%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1261095      1.13%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       289847      0.26%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       102677      0.09%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       478316      0.43%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        50868      0.05%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       542796      0.49%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    111828401                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227414                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18551848                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320029                       # Number of loads committed
system.cpu1.commit.membars                    1018387                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018387      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11645208     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829187     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259377      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19752297                       # Class of committed instruction
system.cpu1.commit.refs                       7088576                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19242957                       # Number of Instructions Simulated
system.cpu1.committedOps                     19752297                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.848807                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.848807                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             98802307                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               103543                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2832521                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23431005                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3635341                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8422865                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                288957                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               250858                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1198180                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5568897                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3335867                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    108315796                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                35022                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23919211                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 773880                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.049480                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3644901                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3100157                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.212524                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         112347650                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.217444                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.650578                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                97394385     86.69%     86.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8938600      7.96%     94.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3537797      3.15%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1774627      1.58%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  432179      0.38%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  258554      0.23%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   10981      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     386      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     141      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           112347650                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         200687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              310102                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4792137                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.191704                       # Inst execution rate
system.cpu1.iew.exec_refs                     7753611                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1845314                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               83185593                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5991894                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            509954                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           247989                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1911364                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22380867                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5908297                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           305951                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21575931                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                429152                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1653590                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                288957                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2647693                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20661                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          141788                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4322                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          483                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1356                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       671865                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       142817                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           483                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        95038                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        215064                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12317861                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21311780                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.847003                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10433271                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.189357                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21320178                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26893474                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14301534                       # number of integer regfile writes
system.cpu1.ipc                              0.170975                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.170975                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018604      4.66%      4.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13013465     59.47%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  50      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6498509     29.70%     93.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1351158      6.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21881882                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     616038                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028153                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138717     22.52%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                420798     68.31%     90.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                56521      9.17%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21479302                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         156765054                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21311768                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         25009744                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20852413                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21881882                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528454                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2628569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            37628                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           299                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1142627                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    112347650                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.194769                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.657429                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           99089901     88.20%     88.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8492073      7.56%     95.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2726367      2.43%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             926624      0.82%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             742086      0.66%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             132633      0.12%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             167178      0.15%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              43678      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27110      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      112347650                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.194422                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3261835                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          331043                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5991894                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1911364                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu1.numCycles                       112548337                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1082317816                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               89533081                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13164918                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3397130                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4209227                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                601024                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3525                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28773762                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              23008658                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15408836                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8764171                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5378409                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                288957                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9528132                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2243918                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28773750                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24082                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               780                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6754105                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           779                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   133671461                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45294697                       # The number of ROB writes
system.cpu1.timesIdled                           4295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            80.110985                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2322097                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2898600                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           255861                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4110788                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98126                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         100481                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2355                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4518345                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2583                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509167                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170900                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3646893                       # Number of branches committed
system.cpu2.commit.bw_lim_events               461302                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528171                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        2008336                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16503827                       # Number of instructions committed
system.cpu2.commit.committedOps              17013185                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    110397943                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.154108                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.794080                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    103587372     93.83%     93.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3320236      3.01%     96.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1095718      0.99%     97.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1081898      0.98%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       253880      0.23%     99.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        78619      0.07%     99.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       475638      0.43%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        43280      0.04%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       461302      0.42%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    110397943                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174029                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15891637                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4696967                       # Number of loads committed
system.cpu2.commit.membars                    1018407                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018407      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9795692     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206134     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992814      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17013185                       # Class of committed instruction
system.cpu2.commit.refs                       6198960                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16503827                       # Number of Instructions Simulated
system.cpu2.committedOps                     17013185                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.720705                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.720705                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            100982830                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                87762                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2213938                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19691177                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2460913                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6047289                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                171216                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               217767                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1099828                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4518345                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2448329                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    107873018                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                11003                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      20001028                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          144                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                 512400                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.040736                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2632689                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2420223                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.180324                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         110762076                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.185183                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.611675                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                98427260     88.86%     88.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7217651      6.52%     95.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2949153      2.66%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1510169      1.36%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  427618      0.39%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  227378      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    2626      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      86      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     135      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           110762076                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         155270                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              190108                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3952572                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.166243                       # Inst execution rate
system.cpu2.iew.exec_refs                     6694825                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1523306                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               85720413                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5176560                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            509951                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           139728                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1545190                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           19016321                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5171519                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           179792                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18439258                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                493865                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1565469                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                171216                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2623087                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18303                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           96415                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3126                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          196                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          598                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       479593                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        43197                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           196                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        50697                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        139411                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10832323                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18250564                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.856089                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9273436                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.164542                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18255797                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22762327                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12371868                       # number of integer regfile writes
system.cpu2.ipc                              0.148794                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.148794                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018639      5.47%      5.47% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10859020     58.32%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.79% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5722229     30.73%     94.53% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1019021      5.47%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18619050                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     590058                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031691                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 130606     22.13%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                408938     69.30%     91.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                50512      8.56%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18190455                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         148632124                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18250552                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         21019567                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17487855                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18619050                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528466                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        2003135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41916                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           295                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       819478                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    110762076                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.168100                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.621766                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           99618381     89.94%     89.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7166313      6.47%     96.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2158526      1.95%     98.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             764376      0.69%     99.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             720642      0.65%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             120469      0.11%     99.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             155948      0.14%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              37412      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              20009      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      110762076                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.167864                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3155000                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          333764                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5176560                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1545190                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu2.numCycles                       110917346                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1083949800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               91813817                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441087                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3392967                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2973204                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                681590                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 1868                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             24018816                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19420986                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13153907                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6414669                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5222451                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                171216                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9367686                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1712820                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        24018804                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         21484                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               755                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6641658                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           750                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   128957083                       # The number of ROB reads
system.cpu2.rob.rob_writes                   38407456                       # The number of ROB writes
system.cpu2.timesIdled                           2333                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            74.145126                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2245715                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3028810                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           385570                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3944576                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            111574                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         205852                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           94278                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4431195                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1258                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509185                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           225591                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470519                       # Number of branches committed
system.cpu3.commit.bw_lim_events               413669                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528227                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2769726                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860639                       # Number of instructions committed
system.cpu3.commit.committedOps              16370008                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    105546719                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.155097                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.787993                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     98831391     93.64%     93.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3338313      3.16%     96.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1143813      1.08%     97.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       987100      0.94%     98.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       244178      0.23%     99.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        73371      0.07%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       474338      0.45%     99.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        40546      0.04%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       413669      0.39%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    105546719                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151239                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15255025                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568771                       # Number of loads committed
system.cpu3.commit.membars                    1018411                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018411      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353728     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077956     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919775      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370008                       # Class of committed instruction
system.cpu3.commit.refs                       5997743                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860639                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370008                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.692050                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.692050                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             95902342                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               160555                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2160370                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              20069000                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2773365                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  5900401                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                225878                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               287582                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1205112                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4431195                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2467881                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    102941205                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                23595                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      20573666                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 771714                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.041749                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2680013                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2357289                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.193835                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         106007098                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.198892                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.641062                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                93645041     88.34%     88.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7030780      6.63%     94.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2917988      2.75%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1681070      1.59%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  488561      0.46%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  242545      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     874      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     106      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     133      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           106007098                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         133085                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              242546                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3809986                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.171189                       # Inst execution rate
system.cpu3.iew.exec_refs                     6487649                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442524                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               80727901                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5136730                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510013                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           108305                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1459415                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           19135018                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5045125                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           319277                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18170072                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                480605                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1554566                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                225878                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2590804                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        17395                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           83611                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2184                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           96                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       567959                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        30443                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            96                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        45263                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        197283                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10781422                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17993348                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.858225                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9252888                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.169524                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17998441                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22262468                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12332389                       # number of integer regfile writes
system.cpu3.ipc                              0.149431                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.149431                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018636      5.51%      5.51% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10941605     59.18%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5592134     30.25%     94.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936834      5.07%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18489349                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     589531                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031885                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 133694     22.68%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                406315     68.92%     91.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                49520      8.40%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18060230                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         143637468                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17993336                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         21900087                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17606511                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18489349                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528507                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2765009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            62167                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           280                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1179544                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    106007098                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.174416                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.633095                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           94916274     89.54%     89.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7180685      6.77%     96.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2114292      1.99%     98.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             734084      0.69%     99.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             728707      0.69%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             116542      0.11%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             158190      0.15%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              35442      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              22882      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      106007098                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.174197                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3111635                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          306441                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5136730                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1459415                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    225                       # number of misc regfile reads
system.cpu3.numCycles                       106140183                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1088725256                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               86813460                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036945                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3362489                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3368128                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                731929                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1284                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             24060191                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19549426                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13521269                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6236552                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5127252                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                225878                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9339423                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2484324                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        24060179                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         23657                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               804                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6781447                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           801                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   124271588                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38740731                       # The number of ROB writes
system.cpu3.timesIdled                           1761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3693565                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7369430                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       343575                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        33082                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32881288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3738867                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65921610                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3771949                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2187827                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1579538                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2096198                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1026                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            570                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1504174                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1504131                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2187827                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            96                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11061387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11061387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    337375744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               337375744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1444                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3693693                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3693693    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3693693                       # Request fanout histogram
system.membus.respLayer1.occupancy        19747810000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14886526757                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    4298528301.587301                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   24491357751.469803                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          123     97.62%     97.62% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        32000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 233303100000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    55822123000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 541614566000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2444671                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2444671                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2444671                       # number of overall hits
system.cpu2.icache.overall_hits::total        2444671                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3658                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3658                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3658                       # number of overall misses
system.cpu2.icache.overall_misses::total         3658                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    168440000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    168440000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    168440000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    168440000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2448329                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2448329                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2448329                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2448329                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001494                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001494                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001494                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001494                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 46047.020230                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46047.020230                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 46047.020230                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46047.020230                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          398                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    30.615385                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3189                       # number of writebacks
system.cpu2.icache.writebacks::total             3189                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          437                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          437                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          437                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          437                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3221                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3221                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3221                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3221                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    152084000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    152084000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    152084000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    152084000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001316                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001316                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001316                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001316                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 47216.392425                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47216.392425                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 47216.392425                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47216.392425                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3189                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2444671                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2444671                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3658                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3658                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    168440000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    168440000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2448329                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2448329                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001494                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001494                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 46047.020230                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46047.020230                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          437                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          437                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3221                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3221                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    152084000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    152084000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001316                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001316                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 47216.392425                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47216.392425                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.975523                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2407414                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3189                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           754.911885                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        363586500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.975523                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999235                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999235                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4899879                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4899879                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4606942                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4606942                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4606942                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4606942                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1375790                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1375790                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1375790                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1375790                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 185775705093                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 185775705093                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 185775705093                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 185775705093                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5982732                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5982732                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5982732                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5982732                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.229960                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.229960                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.229960                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.229960                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 135032.021670                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 135032.021670                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 135032.021670                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 135032.021670                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1420419                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       114358                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18132                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1627                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.337690                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    70.287646                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       549950                       # number of writebacks
system.cpu2.dcache.writebacks::total           549950                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1032427                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1032427                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1032427                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1032427                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       343363                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       343363                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       343363                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       343363                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  39085476663                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39085476663                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  39085476663                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39085476663                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.057392                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057392                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.057392                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057392                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 113831.358251                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 113831.358251                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 113831.358251                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 113831.358251                       # average overall mshr miss latency
system.cpu2.dcache.replacements                549950                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4165240                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4165240                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       825054                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       825054                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  86600525000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  86600525000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4990294                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4990294                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.165332                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.165332                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 104963.462998                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104963.462998                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       657004                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       657004                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       168050                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       168050                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17243106000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17243106000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033675                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033675                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 102606.997917                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 102606.997917                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       441702                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        441702                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       550736                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       550736                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  99175180093                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  99175180093                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992438                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992438                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.554932                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.554932                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 180077.532780                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 180077.532780                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       375423                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       375423                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       175313                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       175313                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21842370663                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21842370663                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.176649                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.176649                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 124590.707266                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 124590.707266                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          303                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          303                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          190                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          190                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4045500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4045500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.385396                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.385396                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 21292.105263                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21292.105263                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          143                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           47                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       468000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       468000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.095335                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.095335                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  9957.446809                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9957.446809                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          197                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          160                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1124500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1124500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          357                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          357                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.448179                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.448179                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7028.125000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7028.125000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          159                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       991500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       991500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.445378                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.445378                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6235.849057                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6235.849057                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       388000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       388000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       362000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       362000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284050                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284050                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       225117                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       225117                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  19646057500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  19646057500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509167                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509167                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.442128                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.442128                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 87270.430487                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 87270.430487                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       225117                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       225117                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  19420940500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  19420940500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.442128                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.442128                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 86270.430487                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 86270.430487                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.130176                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5458479                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           568256                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.605669                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        363598000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.130176                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.910318                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.910318                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13553784                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13553784                       # Number of data accesses
system.cpu3.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4090196045.112782                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23850390295.680134                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          130     97.74%     97.74% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 233303164500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53440615000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 543996074000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2465416                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2465416                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2465416                       # number of overall hits
system.cpu3.icache.overall_hits::total        2465416                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2465                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2465                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2465                       # number of overall misses
system.cpu3.icache.overall_misses::total         2465                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    134739000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    134739000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    134739000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    134739000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2467881                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2467881                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2467881                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2467881                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000999                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000999                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000999                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000999                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 54660.851927                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 54660.851927                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 54660.851927                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 54660.851927                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          296                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    42.285714                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2230                       # number of writebacks
system.cpu3.icache.writebacks::total             2230                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          203                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          203                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          203                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          203                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2262                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2262                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2262                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2262                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    122544500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    122544500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    122544500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    122544500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000917                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000917                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000917                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000917                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 54175.287356                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54175.287356                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 54175.287356                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54175.287356                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2230                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2465416                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2465416                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2465                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2465                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    134739000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    134739000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2467881                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2467881                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000999                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000999                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 54660.851927                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 54660.851927                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          203                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          203                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2262                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2262                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    122544500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    122544500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000917                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000917                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 54175.287356                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54175.287356                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.979927                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2376336                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2230                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1065.621525                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        370665500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.979927                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999373                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999373                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4938024                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4938024                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4454779                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4454779                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4454779                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4454779                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1348908                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1348908                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1348908                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1348908                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 183642919018                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 183642919018                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 183642919018                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 183642919018                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5803687                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5803687                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5803687                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5803687                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.232423                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.232423                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.232423                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.232423                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 136141.915548                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 136141.915548                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 136141.915548                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 136141.915548                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1419538                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       153357                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            17281                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1855                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    82.144436                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    82.672237                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       512903                       # number of writebacks
system.cpu3.dcache.writebacks::total           512903                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1026847                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1026847                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1026847                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1026847                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       322061                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       322061                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       322061                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       322061                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36967420298                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36967420298                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36967420298                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36967420298                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055492                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055492                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055492                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055492                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 114783.908322                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114783.908322                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 114783.908322                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114783.908322                       # average overall mshr miss latency
system.cpu3.dcache.replacements                512903                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4057328                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4057328                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       826978                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       826978                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  88063908500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  88063908500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4884306                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4884306                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.169313                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.169313                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 106488.816510                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106488.816510                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       664388                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       664388                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       162590                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       162590                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17087269500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17087269500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033288                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033288                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 105094.221662                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 105094.221662                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       397451                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        397451                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       521930                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       521930                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  95579010518                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  95579010518                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919381                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919381                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.567697                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.567697                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 183126.109858                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 183126.109858                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       362459                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       362459                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       159471                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       159471                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19880150798                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19880150798                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.173455                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.173455                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 124663.109895                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 124663.109895                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          342                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          342                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          180                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          180                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4305500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4305500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.344828                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.344828                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23919.444444                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23919.444444                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          131                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           49                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       470500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       470500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.093870                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.093870                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  9602.040816                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9602.040816                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          201                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          201                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1557000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1557000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.472441                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.472441                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         8650                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         8650                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1415000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1415000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.456693                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.456693                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8132.183908                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8132.183908                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       438500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       438500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       406500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       406500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305285                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305285                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203900                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203900                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18473264000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18473264000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509185                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509185                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400444                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400444                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 90599.627268                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 90599.627268                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203900                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203900                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18269364000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18269364000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400444                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400444                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 89599.627268                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 89599.627268                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.704286                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5283949                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           525715                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.050976                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        370677000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.704286                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.865759                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.865759                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13153290                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13153290                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    481230428.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   832793744.627842                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2606067500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   590699463000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6737226000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     89939766                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        89939766                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     89939766                       # number of overall hits
system.cpu0.icache.overall_hits::total       89939766                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17754558                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17754558                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17754558                       # number of overall misses
system.cpu0.icache.overall_misses::total     17754558                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 288167217499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 288167217499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 288167217499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 288167217499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    107694324                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    107694324                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    107694324                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    107694324                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.164861                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.164861                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.164861                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.164861                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 16230.604980                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16230.604980                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 16230.604980                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16230.604980                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2209                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.878049                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16739223                       # number of writebacks
system.cpu0.icache.writebacks::total         16739223                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1015301                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1015301                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1015301                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1015301                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16739257                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16739257                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16739257                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16739257                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 261622717000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 261622717000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 261622717000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 261622717000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.155433                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.155433                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.155433                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.155433                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 15629.290894                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15629.290894                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 15629.290894                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15629.290894                       # average overall mshr miss latency
system.cpu0.icache.replacements              16739223                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     89939766                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       89939766                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17754558                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17754558                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 288167217499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 288167217499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    107694324                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    107694324                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.164861                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.164861                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 16230.604980                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16230.604980                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1015301                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1015301                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16739257                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16739257                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 261622717000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 261622717000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.155433                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.155433                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 15629.290894                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15629.290894                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999901                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          106678814                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16739223                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.372985                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999901                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        232127903                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       232127903                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    222392324                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       222392324                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    222392324                       # number of overall hits
system.cpu0.dcache.overall_hits::total      222392324                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     21427960                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      21427960                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     21427960                       # number of overall misses
system.cpu0.dcache.overall_misses::total     21427960                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 638478426841                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 638478426841                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 638478426841                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 638478426841                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    243820284                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    243820284                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    243820284                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    243820284                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.087884                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.087884                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.087884                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.087884                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29796.510113                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29796.510113                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29796.510113                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29796.510113                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7288949                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       247165                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           141917                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3536                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.360647                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.899604                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14547774                       # number of writebacks
system.cpu0.dcache.writebacks::total         14547774                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7051098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7051098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7051098                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7051098                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14376862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14376862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14376862                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14376862                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 288666947103                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 288666947103                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 288666947103                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 288666947103                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058965                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058965                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058965                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058965                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20078.578142                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20078.578142                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20078.578142                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20078.578142                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14547774                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    156416783                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      156416783                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17590726                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17590726                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 437425820500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 437425820500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    174007509                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    174007509                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.101092                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.101092                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24866.842932                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24866.842932                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5270342                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5270342                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12320384                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12320384                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 228533972500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 228533972500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070804                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070804                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18549.257272                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18549.257272                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     65975541                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      65975541                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3837234                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3837234                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 201052606341                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 201052606341                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69812775                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69812775                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.054965                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054965                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52395.190479                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52395.190479                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1780756                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1780756                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2056478                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2056478                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  60132974603                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  60132974603                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029457                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029457                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29240.757549                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29240.757549                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1254                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1254                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          877                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          877                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8916500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8916500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.411544                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.411544                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10167.046750                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10167.046750                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          851                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          851                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1578500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1578500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012201                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012201                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 60711.538462                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60711.538462                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1832                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1832                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          193                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          193                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1397000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1397000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2025                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2025                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.095309                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.095309                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7238.341969                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7238.341969                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          193                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          193                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1205000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1205000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.095309                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.095309                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6243.523316                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6243.523316                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318017                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318017                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191394                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191394                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  15438021500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  15438021500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509411                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509411                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375716                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375716                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 80660.948097                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 80660.948097                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191394                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191394                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  15246627500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  15246627500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375716                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375716                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 79660.948097                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 79660.948097                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.883906                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          237281444                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14567971                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.287886                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.883906                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996372                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996372                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        503235705                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       503235705                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            15889798                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13100196                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5062                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               88851                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1864                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               77744                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1057                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               66394                       # number of demand (read+write) hits
system.l2.demand_hits::total                 29230966                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           15889798                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13100196                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5062                       # number of overall hits
system.l2.overall_hits::.cpu1.data              88851                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1864                       # number of overall hits
system.l2.overall_hits::.cpu2.data              77744                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1057                       # number of overall hits
system.l2.overall_hits::.cpu3.data              66394                       # number of overall hits
system.l2.overall_hits::total                29230966                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            849458                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1447015                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1696                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            472783                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1357                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            472589                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1205                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            446785                       # number of demand (read+write) misses
system.l2.demand_misses::total                3692888                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           849458                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1447015                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1696                       # number of overall misses
system.l2.overall_misses::.cpu1.data           472783                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1357                       # number of overall misses
system.l2.overall_misses::.cpu2.data           472589                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1205                       # number of overall misses
system.l2.overall_misses::.cpu3.data           446785                       # number of overall misses
system.l2.overall_misses::total               3692888                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  68104978500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 136005633000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    158635000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  56582113000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    125380500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  56442551000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    106510000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53389837500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     370915638500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  68104978500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 136005633000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    158635000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  56582113000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    125380500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  56442551000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    106510000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53389837500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    370915638500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16739256                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14547211                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            6758                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          561634                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3221                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          550333                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2262                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          513179                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32923854                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16739256                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14547211                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           6758                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         561634                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3221                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         550333                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2262                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         513179                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32923854                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.050746                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.099470                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.250962                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.841799                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.421298                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.858733                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.532714                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.870622                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112165                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.050746                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.099470                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.250962                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.841799                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.421298                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.858733                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.532714                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.870622                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112165                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80174.627233                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93990.479021                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93534.787736                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119678.823054                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92395.357406                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119432.638085                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88390.041494                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119497.828933                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100440.532857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80174.627233                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93990.479021                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93534.787736                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119678.823054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92395.357406                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119432.638085                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88390.041494                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119497.828933                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100440.532857                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1579538                       # number of writebacks
system.l2.writebacks::total                   1579538                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            185                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            226                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            250                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 926                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           185                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           226                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           250                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                926                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       849443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1446990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       472715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       472516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       446701                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3691962                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       849443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1446990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       472715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       472516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       446701                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3691962                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  59609451001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 121534002500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    129600501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  51850354500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     98166000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  51712473500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     79193000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48916715501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 333929956503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  59609451001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 121534002500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    129600501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  51850354500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     98166000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  51712473500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     79193000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48916715501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 333929956503                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.050746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.099469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.223587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.841678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.351133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.858600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.422193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.870458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112136                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.050746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.099469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.223587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.841678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.351133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.858600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.422193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.870458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112136                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70174.750985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83990.906986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85771.344143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109686.289836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86795.755968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109440.682432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82924.607330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109506.617404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90447.831398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70174.750985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83990.906986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85771.344143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109686.289836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86795.755968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109440.682432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82924.607330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109506.617404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90447.831398                       # average overall mshr miss latency
system.l2.replacements                        7441821                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3738848                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3738848                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3738848                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3738848                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29058100                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29058100                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29058100                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29058100                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   80                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                103                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       270000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       270000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           69                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              183                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.695652                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.450000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.562842                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         5625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2621.359223                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           103                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       967500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       381000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       367000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       372000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2087500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.695652                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.450000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.562842                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20156.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20052.631579                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20388.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20266.990291                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               89                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            128                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.586207                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.842105                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.695312                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data   921.875000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   331.460674                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           89                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       342500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       481000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       322500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       642500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1788500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.586207                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.842105                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.695312                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20147.058824                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20041.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20156.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20078.125000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20095.505618                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1719444                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            46101                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            41019                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            33529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1840093                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         510896                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         333588                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         341907                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         317743                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1504134                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  53040914500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  39455410000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  39994276500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37038563500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  169529164500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2230340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       379689                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       382926                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       351272                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3344227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.229066                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.878582                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.892880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.904550                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.449770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103819.396707                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118275.867237                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116974.137704                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 116567.677337                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112708.817499                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       510896                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       333588                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       341907                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       317743                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1504134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  47931954500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  36119530000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  36575206500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  33861133500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 154487824500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.229066                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.878582                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.892880                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.904550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.449770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93819.396707                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108275.867237                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106974.137704                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106567.677337                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102708.817499                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      15889798                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5062                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1864                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1057                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           15897781                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       849458                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1696                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1205                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           853716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  68104978500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    158635000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    125380500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    106510000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  68495504000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16739256                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         6758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3221                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2262                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16751497                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.050746                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.250962                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.421298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.532714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.050964                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80174.627233                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93534.787736                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92395.357406                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88390.041494                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80232.189627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          185                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          226                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          250                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           676                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       849443                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1131                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          955                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       853040                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  59609451001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    129600501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     98166000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     79193000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  59916410502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.050746                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.223587                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.351133                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.422193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.050923                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70174.750985                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85771.344143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86795.755968                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82924.607330                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70238.688106                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11380752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        42750                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        36725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        32865                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11493092                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       936119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       139195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       130682                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       129042                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1335038                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  82964718500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17126703000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16448274500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16351274000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 132890970000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12316871                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       181945                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       167407                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       161907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12828130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.076003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.765039                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.780624                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.797013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88626.252111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123041.079062                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125864.881927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 126712.806683                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99540.964377                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           25                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           68                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           73                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           84                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          250                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       936094                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       139127                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       130609                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       128958                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1334788                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  73602048000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15730824500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15137267000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15055582001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 119525721501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.076001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.764665                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.780188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.796494                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.104052                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78626.770388                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113068.092462                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115897.579799                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 116747.948952                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89546.595790                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           91                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              96                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           96                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           101                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.947917                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.950495                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           91                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           96                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1776000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        58500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1872500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.947917                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.950495                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19516.483516                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19505.208333                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999840                       # Cycle average of tags in use
system.l2.tags.total_refs                    65701725                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7441826                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.828710                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.291642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.824666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.805288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.108959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.291324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.108281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.252059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.057673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.259948                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.613932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.091010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.278208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.004062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 533211602                       # Number of tag accesses
system.l2.tags.data_accesses                533211602                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      54364288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      92607168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         96704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      30253760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         72384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30241024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         61120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      28588864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          236285312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     54364288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        96704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        72384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        61120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      54594496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101090432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101090432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         849442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1446987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         472715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         472516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         446701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3691958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1579538                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1579538                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         90995898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        155007501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           161865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         50639274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           121158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         50617956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           102304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         47852542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             395498496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     90995898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       161865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       121158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       102304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91381224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      169206937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            169206937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      169206937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        90995898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       155007501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          161865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        50639274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          121158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        50617956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          102304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        47852542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            564705433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1520150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    849442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1381140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    467897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    466831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    439311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006342575750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        93907                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        93907                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7843700                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1431063                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3691958                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1579538                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3691958                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1579538                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  83740                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 59388                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            187364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            121038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            117115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            132628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            220590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            750154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            572442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            146458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            133443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            161444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           131398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           118998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           160867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           150990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           139450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           363839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             82783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             77443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             96166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            122145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            107135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             94627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           126430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           115370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           104328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            95368                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 114198586750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18041090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            181852674250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31649.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50399.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2026002                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  931230                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3691958                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1579538                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2068846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  691683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  385851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  185593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   57292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   35705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   35726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   41290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   37832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   33816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  16422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 101309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 101674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 105867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 100913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  99492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2171100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    151.172445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.445243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.007916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1420134     65.41%     65.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       476194     21.93%     87.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        81507      3.75%     91.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37770      1.74%     92.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24178      1.11%     93.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22365      1.03%     94.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22486      1.04%     96.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        28948      1.33%     97.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        57518      2.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2171100                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        93907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.423227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    238.262033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        93883     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           19      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         93907                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        93907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.187611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.176075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.638307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85696     91.26%     91.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              778      0.83%     92.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5925      6.31%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1140      1.21%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              293      0.31%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               57      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         93907                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              230925952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5359360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                97288320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               236285312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101090432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       386.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       162.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    395.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  597436665500                       # Total gap between requests
system.mem_ctrls.avgGap                     113333.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     54364288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     88392960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        96704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     29945408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        72384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     29877184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        61120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28115904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     97288320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 90995897.977065816522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 147953685.515955984592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 161864.849917176733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 50123148.697350926697                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 121157.607714312966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 50008954.170539729297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 102303.727115091853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 47060892.840479701757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 162842894.973261326551                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       849442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1446987                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       472715                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       472516                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          955                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       446701                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1579538                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  24623913000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  62358289250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     66028000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32221002500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     50592500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32094287000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     39036000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30399526000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14362030007500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28988.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43095.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43698.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68161.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44732.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67922.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40875.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68053.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9092551.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6730421040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3577273260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9713463060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4158471240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47160712560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     152697551370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     100828277280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       324866169810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.766688                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 260417416000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19949540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 317069733000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8771347200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4662051240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16049213460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3776607360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47160712560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     237714769350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29234830560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       347369531730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        581.433210                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  73502839500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19949540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 503984309500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4432839700.819673                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   24873983943.199886                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          119     97.54%     97.54% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.82%     99.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.82%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 233303256500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56630245500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 540806443500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3327961                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3327961                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3327961                       # number of overall hits
system.cpu1.icache.overall_hits::total        3327961                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         7906                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7906                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         7906                       # number of overall misses
system.cpu1.icache.overall_misses::total         7906                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    253861500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    253861500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    253861500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    253861500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3335867                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3335867                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3335867                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3335867                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002370                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002370                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002370                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002370                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32109.979762                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32109.979762                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32109.979762                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32109.979762                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          167                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    20.875000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6726                       # number of writebacks
system.cpu1.icache.writebacks::total             6726                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1148                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1148                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1148                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1148                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         6758                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6758                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         6758                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6758                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    226289500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    226289500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    226289500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    226289500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002026                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33484.684818                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33484.684818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33484.684818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33484.684818                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6726                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3327961                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3327961                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         7906                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7906                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    253861500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    253861500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3335867                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3335867                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002370                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002370                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32109.979762                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32109.979762                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1148                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1148                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         6758                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6758                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    226289500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    226289500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33484.684818                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33484.684818                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980681                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3274840                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6726                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           486.892655                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        356239500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980681                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999396                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999396                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6678492                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6678492                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5444493                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5444493                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5444493                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5444493                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1481544                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1481544                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1481544                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1481544                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 193826536613                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 193826536613                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 193826536613                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 193826536613                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6926037                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6926037                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6926037                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6926037                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.213909                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.213909                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.213909                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.213909                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 130827.391298                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 130827.391298                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 130827.391298                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 130827.391298                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1505538                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       122993                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20658                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1674                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.879175                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.472521                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       562056                       # number of writebacks
system.cpu1.dcache.writebacks::total           562056                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1116069                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1116069                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1116069                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1116069                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       365475                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       365475                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       365475                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       365475                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40749203919                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40749203919                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40749203919                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40749203919                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052768                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052768                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052768                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052768                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 111496.556314                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111496.556314                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 111496.556314                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111496.556314                       # average overall mshr miss latency
system.cpu1.dcache.replacements                562056                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4780172                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4780172                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       886869                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       886869                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  88248305500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  88248305500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5667041                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5667041                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.156496                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.156496                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 99505.457401                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99505.457401                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       704314                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       704314                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       182555                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       182555                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18015926000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18015926000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032213                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032213                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98687.661253                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98687.661253                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       664321                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        664321                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       594675                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       594675                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 105578231113                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 105578231113                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1258996                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1258996                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.472341                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.472341                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 177539.380524                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 177539.380524                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       411755                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       411755                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       182920                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       182920                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22733277919                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22733277919                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.145290                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.145290                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124279.892407                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124279.892407                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          176                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          176                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3379500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3379500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.358452                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.358452                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 19201.704545                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19201.704545                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          136                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           40                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           40                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       400000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       400000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.081466                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.081466                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        10000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          201                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          201                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          162                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1364500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1364500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.446281                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.446281                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8422.839506                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8422.839506                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          158                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1222500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1222500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.435262                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.435262                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7737.341772                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7737.341772                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       220000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       220000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       204000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       204000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292099                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292099                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217059                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217059                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  18275814500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  18275814500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509158                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509158                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426310                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426310                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84197.450923                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84197.450923                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217059                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217059                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18058755500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18058755500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426310                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426310                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83197.450923                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83197.450923                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.680621                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6318251                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           582324                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.850061                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        356251000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.680621                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927519                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927519                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15454451                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15454451                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 597436689000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29582315                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5318386                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29185170                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5862283                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1103                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           609                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1712                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           75                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           75                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3413386                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3413386                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16751497                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12830820                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          101                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          101                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50217734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     43663643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1706493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         9631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1669036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1552341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98845874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2142622592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1862078272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       862976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71915648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       410240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70417664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       287488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     65668864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4214263744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7515146                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105693568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         40439413                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.106961                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.337324                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36366773     89.93%     89.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3924993      9.71%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  53968      0.13%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  82225      0.20%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  11454      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           40439413                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65884840465                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         853091574                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4949712                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         789291571                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3522690                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21864798140                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25109864032                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         874243439                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          10237265                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               670158092500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 333714                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750820                       # Number of bytes of host memory used
host_op_rate                                   335650                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2311.91                       # Real time elapsed on the host
host_tick_rate                               31455105                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   771517238                       # Number of instructions simulated
sim_ops                                     775993435                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.072721                       # Number of seconds simulated
sim_ticks                                 72721403500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.594572                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                8098501                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             9245437                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           596738                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11546087                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            876453                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         892140                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15687                       # Number of indirect misses.
system.cpu0.branchPred.lookups               15842622                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7085                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8831                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           520308                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11445154                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2416638                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1411828                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12920517                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            46407717                       # Number of instructions committed
system.cpu0.commit.committedOps              47104393                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    136387921                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.345371                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.256093                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    119501962     87.62%     87.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      7422247      5.44%     93.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3737021      2.74%     95.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1683799      1.23%     97.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       877732      0.64%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       298664      0.22%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       329651      0.24%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       120207      0.09%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2416638      1.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    136387921                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1396338                       # Number of function calls committed.
system.cpu0.commit.int_insts                 44364884                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10652615                       # Number of loads committed
system.cpu0.commit.membars                    1046940                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1047599      2.22%      2.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        33821041     71.80%     74.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28855      0.06%     74.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.14%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10661054     22.63%     96.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1479427      3.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         47104393                       # Class of committed instruction
system.cpu0.commit.refs                      12140939                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   46407717                       # Number of Instructions Simulated
system.cpu0.committedOps                     47104393                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.102052                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.102052                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             98393101                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                77216                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7550187                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              62024052                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12002089                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 26246036                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                521380                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               144203                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1185948                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   15842622                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 10279549                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    121598809                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               172196                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65209280                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 240                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1417                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1196074                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.110049                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16150027                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           8974954                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.452971                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         138348554                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.477093                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.877169                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                95760682     69.22%     69.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                25641586     18.53%     87.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                13511191      9.77%     97.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2182725      1.58%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  313196      0.23%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  504463      0.36%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   30801      0.02%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  398205      0.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5705      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           138348554                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1788                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1189                       # number of floating regfile writes
system.cpu0.idleCycles                        5610619                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              553032                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13458756                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.392535                       # Inst execution rate
system.cpu0.iew.exec_refs                    14849018                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1745797                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                6966398                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             13722988                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            413199                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           219562                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1916297                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           59967918                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             13103221                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           495620                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             56509045                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 76265                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11281094                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                521380                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11422665                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       122267                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           67375                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          260                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          481                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4099                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3070373                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       427973                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           481                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       277509                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        275523                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 42381359                       # num instructions consuming a value
system.cpu0.iew.wb_count                     55669511                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.748694                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31730663                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.386703                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      55777075                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                72967761                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40796745                       # number of integer regfile writes
system.cpu0.ipc                              0.322367                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.322367                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1048567      1.84%      1.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40807851     71.59%     73.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29825      0.05%     73.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67267      0.12%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 67      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                713      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                54      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            13304165     23.34%     96.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1745055      3.06%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            482      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              57004664                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1975                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3909                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1899                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2291                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     281885                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004945                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 210734     74.76%     74.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.02%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    105      0.04%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     74.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 53091     18.83%     93.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                17866      6.34%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               25      0.01%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              56236007                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         252666198                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     55667612                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         72829589                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  58440249                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 57004664                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1527669                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12863528                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            30339                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        115841                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5562701                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    138348554                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.412037                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.953634                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          105790476     76.47%     76.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           19173272     13.86%     90.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            8304950      6.00%     96.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1922201      1.39%     97.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1668782      1.21%     98.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             538329      0.39%     99.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             680911      0.49%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             154414      0.11%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             115219      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      138348554                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.395978                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           608705                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          145558                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            13722988                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1916297                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2953                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       143959173                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1483787                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20081821                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             34189808                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                333670                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12733469                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8096667                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                54558                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             79596221                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              61095045                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           44756924                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 26502597                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1313314                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                521380                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10422348                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10567121                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2004                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        79594217                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      68086939                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            405785                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3517779                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        405674                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   193987301                       # The number of ROB reads
system.cpu0.rob.rob_writes                  122043696                       # The number of ROB writes
system.cpu0.timesIdled                         207271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  734                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.603521                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7748540                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8552140                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           549750                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10886783                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            706974                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         711167                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4193                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14831346                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1893                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1066                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           547998                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   9906654                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1986707                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1257173                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14564833                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            38903482                       # Number of instructions committed
system.cpu1.commit.committedOps              39531129                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    107352407                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.368237                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.281511                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     92842657     86.48%     86.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6493605      6.05%     92.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3200409      2.98%     95.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1594423      1.49%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       668532      0.62%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       214644      0.20%     97.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       247577      0.23%     98.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       103853      0.10%     98.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1986707      1.85%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    107352407                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              987138                       # Number of function calls committed.
system.cpu1.commit.int_insts                 37021942                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8846977                       # Number of loads committed
system.cpu1.commit.membars                     941439                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       941439      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        28992500     73.34%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             52      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8848043     22.38%     98.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        748999      1.89%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         39531129                       # Class of committed instruction
system.cpu1.commit.refs                       9597042                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   38903482                       # Number of Instructions Simulated
system.cpu1.committedOps                     39531129                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.827589                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.827589                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             76925628                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1881                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7138833                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              56185925                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6761151                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24253283                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                548542                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3610                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1008953                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14831346                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9266366                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     99358978                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                95823                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      59769200                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1100588                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.134827                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9588285                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8455514                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.543341                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         109497557                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.552856                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.921444                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                70720297     64.59%     64.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                22753212     20.78%     85.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12964376     11.84%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2017678      1.84%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  173395      0.16%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  486201      0.44%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     407      0.00%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  381568      0.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     423      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           109497557                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         505502                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              590938                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12149460                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.452486                       # Inst execution rate
system.cpu1.iew.exec_refs                    12266649                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    799367                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                6545463                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12388261                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            371938                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           177468                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              936274                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           54023573                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11467282                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           510547                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49774875                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 82567                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8322279                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                548542                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8454361                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        43121                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             360                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3541284                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       186209                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            22                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       327540                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        263398                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 38369870                       # num instructions consuming a value
system.cpu1.iew.wb_count                     49059093                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.742125                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 28475245                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.445979                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      49188474                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                64463753                       # number of integer regfile reads
system.cpu1.int_regfile_writes               36319489                       # number of integer regfile writes
system.cpu1.ipc                              0.353658                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.353658                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           941973      1.87%      1.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             36898968     73.38%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  65      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11643573     23.15%     98.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             800747      1.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              50285422                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     216819                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004312                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 199057     91.81%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     91.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 17755      8.19%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    7      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49560268                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         210317551                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     49059093                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         68516034                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  52598346                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 50285422                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1425227                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14492444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            32331                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        168054                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6475486                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    109497557                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.459238                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.005649                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           81598724     74.52%     74.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15458200     14.12%     88.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7833343      7.15%     95.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1813443      1.66%     97.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1407195      1.29%     98.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             535054      0.49%     99.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             637070      0.58%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             122487      0.11%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              92041      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      109497557                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.457127                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           563347                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          108434                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12388261                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             936274                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    534                       # number of misc regfile reads
system.cpu1.numCycles                       110003059                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    35299093                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               17040021                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             28741886                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                328479                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7353043                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4997624                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                48093                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             72298543                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              55188310                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40777026                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 24445073                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1190190                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                548542                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7106395                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12035140                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        72298543                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      53004483                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            373829                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2564315                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        373814                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   159458854                       # The number of ROB reads
system.cpu1.rob.rob_writes                  110386791                       # The number of ROB writes
system.cpu1.timesIdled                           5091                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.881999                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8169282                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             8795334                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           599200                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         11189886                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            541968                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         545826                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3858                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14887206                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1849                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1046                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           572127                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   9390117                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1814682                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1130962                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       15095016                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            36903316                       # Number of instructions committed
system.cpu2.commit.committedOps              37467889                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     97275339                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.385174                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.291166                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     83032977     85.36%     85.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6655540      6.84%     92.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3065637      3.15%     95.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1584783      1.63%     96.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       604356      0.62%     97.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       222524      0.23%     97.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       184654      0.19%     98.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       110186      0.11%     98.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1814682      1.87%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     97275339                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              776244                       # Number of function calls committed.
system.cpu2.commit.int_insts                 35058316                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8255138                       # Number of loads committed
system.cpu2.commit.membars                     846860                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       846860      2.26%      2.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        27651436     73.80%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             64      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.06% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        8256184     22.04%     98.10% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        713249      1.90%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         37467889                       # Class of committed instruction
system.cpu2.commit.refs                       8969433                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   36903316                       # Number of Instructions Simulated
system.cpu2.committedOps                     37467889                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.710952                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.710952                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             66015488                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                27236                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7373900                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55004049                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6981527                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 25025679                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                572621                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 5850                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               910940                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14887206                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  8892235                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     89650925                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                99008                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      59014168                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1199388                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.148808                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           9255600                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           8711250                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.589887                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          99506255                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.604882                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.970179                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                61526279     61.83%     61.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                22059583     22.17%     84.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12808594     12.87%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1896007      1.91%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  184756      0.19%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  470618      0.47%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  190748      0.19%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  369187      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     483      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            99506255                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         536865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              615837                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11711311                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.480779                       # Inst execution rate
system.cpu2.iew.exec_refs                    11634240                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    765823                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                6574984                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11767963                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            360566                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           283414                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              914987                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           52515033                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10868417                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           498417                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             48098672                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                106579                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              5761385                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                572621                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5924535                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        25127                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             303                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3512825                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       200692                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            22                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       308727                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        307110                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 36689650                       # num instructions consuming a value
system.cpu2.iew.wb_count                     47430557                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.743874                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 27292492                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.474101                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      47550366                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                62547457                       # number of integer regfile reads
system.cpu2.int_regfile_writes               35065923                       # number of integer regfile writes
system.cpu2.ipc                              0.368874                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.368874                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           847343      1.74%      1.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             35950140     73.98%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  84      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     75.72% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11032646     22.70%     98.42% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             766780      1.58%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              48597089                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     266253                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005479                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 242379     91.03%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     91.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 23855      8.96%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   19      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              48015999                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         197025623                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     47430557                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         67562194                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  51159306                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 48597089                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1355727                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       15047144                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            58937                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        224765                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6638097                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     99506255                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.488382                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.029072                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           72574469     72.93%     72.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           14719012     14.79%     87.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7865579      7.90%     95.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1769941      1.78%     97.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1176905      1.18%     98.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             563410      0.57%     99.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             632881      0.64%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             117324      0.12%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              86734      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       99506255                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.485761                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           548817                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           95835                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11767963                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             914987                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    483                       # number of misc regfile reads
system.cpu2.numCycles                       100043120                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    45258641                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               15521481                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27188494                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                355915                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7545684                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3380849                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                31077                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             70724157                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53736018                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           39556401                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 25145683                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1187596                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                572621                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              5463854                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12367907                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        70724157                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      45256932                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            384427                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2317435                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        384433                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   148021157                       # The number of ROB reads
system.cpu2.rob.rob_writes                  107408141                       # The number of ROB writes
system.cpu2.timesIdled                           5307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.689874                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8353781                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             9110909                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           719742                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         11851930                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            438598                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         449508                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           10910                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15083083                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1542                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1000                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           583525                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   9151934                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1740753                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1098812                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       11493503                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            35905651                       # Number of instructions committed
system.cpu3.commit.committedOps              36454198                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     94821000                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.384453                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.277336                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     80473835     84.87%     84.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      7089344      7.48%     92.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2973715      3.14%     95.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1481509      1.56%     97.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       575865      0.61%     97.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       265300      0.28%     97.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       127840      0.13%     98.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        92839      0.10%     98.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1740753      1.84%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     94821000                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              685915                       # Number of function calls committed.
system.cpu3.commit.int_insts                 34072536                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7940708                       # Number of loads committed
system.cpu3.commit.membars                     822839                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       822839      2.26%      2.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        26992708     74.05%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             60      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        7941708     21.79%     98.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        696787      1.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         36454198                       # Class of committed instruction
system.cpu3.commit.refs                       8638495                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   35905651                       # Number of Instructions Simulated
system.cpu3.committedOps                     36454198                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.706309                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.706309                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             63061382                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               136742                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             7095385                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              51524554                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 7360270                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 24921651                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                583956                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                39427                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               701056                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15083083                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  8083612                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     87268335                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                88540                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      56322478                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1440346                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.155221                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           8639807                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           8792379                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.579618                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          96628315                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.612025                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.070111                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                61723519     63.88%     63.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19620910     20.31%     84.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11662825     12.07%     96.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1642252      1.70%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  261694      0.27%     98.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  439510      0.45%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  922982      0.96%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  353551      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1072      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            96628315                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         543481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              612170                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10896141                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.457372                       # Inst execution rate
system.cpu3.iew.exec_refs                    10600505                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    743910                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                6111911                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             10591158                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            357162                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           661313                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              892057                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           47916251                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9856595                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           401553                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             44443642                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                144814                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3950923                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                583956                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4152875                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         9128                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             340                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2650450                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       194270                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            18                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       254225                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        357945                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 33565815                       # num instructions consuming a value
system.cpu3.iew.wb_count                     44021009                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.743643                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24960970                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.453022                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      44094100                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58063528                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32362147                       # number of integer regfile writes
system.cpu3.ipc                              0.369507                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.369507                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           823262      1.84%      1.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33277853     74.21%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  72      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     76.04% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9998776     22.30%     98.34% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             745136      1.66%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44845195                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     319336                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007121                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 310525     97.24%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     97.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  8788      2.75%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   23      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44341269                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         186687303                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     44021009                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         59378315                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  46593959                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44845195                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1322292                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       11462053                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            49262                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        223480                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5021089                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     96628315                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.464100                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.996314                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           71210300     73.70%     73.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           14247728     14.74%     88.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7384723      7.64%     96.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1632813      1.69%     97.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             929804      0.96%     98.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             413749      0.43%     99.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             609116      0.63%     99.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             113731      0.12%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              86351      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       96628315                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.461504                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           497664                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           93719                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            10591158                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             892057                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    423                       # number of misc regfile reads
system.cpu3.numCycles                        97171796                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    48130090                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               14291427                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             26400266                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                307531                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7959968                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2312409                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                14577                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             64916914                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              49268665                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           36000920                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 24850841                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1241890                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                583956                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              4364131                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 9600654                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        64916914                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      44577992                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            474139                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2433194                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        474130                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   141026128                       # The number of ROB reads
system.cpu3.rob.rob_writes                   97735866                       # The number of ROB writes
system.cpu3.timesIdled                           5073                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2499592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4948660                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       370668                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        49663                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3164960                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2428876                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6638065                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2478539                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2403952                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       359502                       # Transaction distribution
system.membus.trans_dist::WritebackClean            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2090240                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3082                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2536                       # Transaction distribution
system.membus.trans_dist::ReadExReq             89340                       # Transaction distribution
system.membus.trans_dist::ReadExResp            89223                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2403952                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7441835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7441835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    182571712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               182571712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3893                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2498912                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2498912    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2498912                       # Request fanout histogram
system.membus.respLayer1.occupancy        13356667750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7039199528                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                596                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          299                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    75919707.357860                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   172531083.870625                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    589733000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            299                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    50021411000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  22699992500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      8886211                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8886211                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      8886211                       # number of overall hits
system.cpu2.icache.overall_hits::total        8886211                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6024                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6024                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6024                       # number of overall misses
system.cpu2.icache.overall_misses::total         6024                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    454552997                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    454552997                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    454552997                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    454552997                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      8892235                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8892235                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      8892235                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8892235                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000677                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000677                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000677                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000677                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 75457.004814                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 75457.004814                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 75457.004814                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 75457.004814                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2074                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    64.812500                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5643                       # number of writebacks
system.cpu2.icache.writebacks::total             5643                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          381                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          381                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          381                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          381                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5643                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5643                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5643                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5643                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    427540497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    427540497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    427540497                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    427540497                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000635                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000635                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000635                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000635                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 75764.752259                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 75764.752259                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 75764.752259                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 75764.752259                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5643                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      8886211                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8886211                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6024                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6024                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    454552997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    454552997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      8892235                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8892235                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000677                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000677                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 75457.004814                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 75457.004814                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          381                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          381                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5643                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5643                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    427540497                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    427540497                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000635                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000635                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 75764.752259                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 75764.752259                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8932332                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5675                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1573.979207                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17790113                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17790113                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8708302                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8708302                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8708302                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8708302                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2197940                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2197940                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2197940                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2197940                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 169076469490                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 169076469490                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 169076469490                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 169076469490                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10906242                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10906242                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10906242                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10906242                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.201530                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.201530                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.201530                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.201530                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 76924.970422                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 76924.970422                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 76924.970422                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 76924.970422                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2153518                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        17510                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            28050                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            284                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    76.774260                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    61.654930                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       611213                       # number of writebacks
system.cpu2.dcache.writebacks::total           611213                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1591660                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1591660                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1591660                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1591660                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       606280                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       606280                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       606280                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       606280                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  54760748494                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  54760748494                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  54760748494                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  54760748494                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055590                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055590                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055590                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055590                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 90322.538256                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90322.538256                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 90322.538256                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90322.538256                       # average overall mshr miss latency
system.cpu2.dcache.replacements                611213                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8575016                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8575016                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1900550                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1900550                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 140316477500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 140316477500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10475566                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10475566                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.181427                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.181427                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 73829.405961                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73829.405961                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1314103                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1314103                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       586447                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       586447                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  52198292500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  52198292500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.055982                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.055982                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 89007.689527                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89007.689527                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       133286                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        133286                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       297390                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       297390                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  28759991990                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  28759991990                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       430676                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       430676                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.690519                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.690519                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 96707.999563                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 96707.999563                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       277557                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       277557                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        19833                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        19833                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2562455994                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2562455994                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.046051                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.046051                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129201.633338                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129201.633338                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       275317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       275317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         7543                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         7543                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    139681500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    139681500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       282860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       282860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.026667                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.026667                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 18518.029962                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18518.029962                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          158                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          158                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         7385                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7385                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    123005000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    123005000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.026108                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.026108                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16656.059580                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16656.059580                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       281845                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       281845                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          697                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          697                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     10525000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     10525000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       282542                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       282542                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.002467                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.002467                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 15100.430416                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15100.430416                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          682                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          682                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      9914000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      9914000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.002414                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.002414                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 14536.656891                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 14536.656891                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1816500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1816500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1745500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1745500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          324                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            324                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          722                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          722                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     14261500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     14261500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1046                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1046                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.690249                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.690249                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 19752.770083                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 19752.770083                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          722                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          722                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     13539500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     13539500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.690249                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.690249                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 18752.770083                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 18752.770083                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.206501                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9883315                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           613801                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.101823                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.206501                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.975203                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.975203                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23559151                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23559151                       # Number of data accesses
system.cpu3.numPwrStateTransitions                566                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          284                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    84984672.535211                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   172549345.140172                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          284    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       109500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    579067000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            284                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    48585756500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  24135647000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      8077606                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8077606                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      8077606                       # number of overall hits
system.cpu3.icache.overall_hits::total        8077606                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6006                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6006                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6006                       # number of overall misses
system.cpu3.icache.overall_misses::total         6006                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    459908500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    459908500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    459908500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    459908500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      8083612                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8083612                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      8083612                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8083612                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000743                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000743                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000743                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000743                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 76574.841825                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 76574.841825                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 76574.841825                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 76574.841825                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1531                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               35                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    43.742857                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5615                       # number of writebacks
system.cpu3.icache.writebacks::total             5615                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          391                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          391                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          391                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          391                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5615                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5615                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5615                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5615                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    432853000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    432853000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    432853000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    432853000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000695                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000695                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000695                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000695                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 77088.691006                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 77088.691006                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 77088.691006                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 77088.691006                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5615                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      8077606                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8077606                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6006                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6006                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    459908500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    459908500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      8083612                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8083612                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000743                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000743                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 76574.841825                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 76574.841825                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          391                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          391                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5615                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5615                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    432853000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    432853000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000695                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000695                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 77088.691006                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 77088.691006                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8174563                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5647                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1447.593944                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         16172839                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        16172839                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7826391                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7826391                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7826391                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7826391                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2147425                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2147425                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2147425                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2147425                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 169021654499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 169021654499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 169021654499                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 169021654499                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9973816                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9973816                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9973816                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9973816                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.215306                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.215306                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.215306                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.215306                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 78708.990768                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 78708.990768                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 78708.990768                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 78708.990768                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       889184                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        13251                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10533                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            170                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    84.418874                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    77.947059                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       534908                       # number of writebacks
system.cpu3.dcache.writebacks::total           534908                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1617713                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1617713                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1617713                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1617713                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       529712                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       529712                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       529712                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       529712                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  47397934000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  47397934000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  47397934000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  47397934000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053110                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053110                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053110                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053110                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 89478.686532                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89478.686532                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 89478.686532                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89478.686532                       # average overall mshr miss latency
system.cpu3.dcache.replacements                534908                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7699411                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7699411                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1852168                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1852168                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 139514410500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 139514410500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9551579                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9551579                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.193912                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.193912                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75324.922199                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75324.922199                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1342296                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1342296                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       509872                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       509872                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  44762754000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  44762754000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.053381                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.053381                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 87792.139988                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87792.139988                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       126980                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        126980                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       295257                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       295257                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  29507243999                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  29507243999                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       422237                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       422237                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.699268                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.699268                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 99937.491741                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 99937.491741                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       275417                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       275417                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19840                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19840                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2635180000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2635180000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.046988                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.046988                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 132821.572581                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 132821.572581                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       266908                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       266908                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         7981                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         7981                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    155447000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    155447000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       274889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       274889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.029034                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.029034                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19477.133191                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19477.133191                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          185                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          185                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         7796                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         7796                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    132129500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    132129500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.028361                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.028361                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16948.370959                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16948.370959                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       274011                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       274011                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          498                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          498                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      5786500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5786500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       274509                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       274509                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001814                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001814                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 11619.477912                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 11619.477912                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          484                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          484                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      5352500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5352500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001763                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001763                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 11058.884298                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 11058.884298                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1218000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1218000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1168000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1168000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          343                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            343                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          657                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          657                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     14717000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     14717000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1000                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1000                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.657000                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.657000                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 22400.304414                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 22400.304414                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          657                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          657                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     14060000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     14060000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.657000                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.657000                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 21400.304414                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 21400.304414                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.831981                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            8909693                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           537584                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.573583                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.831981                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.963499                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.963499                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         21585987                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        21585987                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 98                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           49                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15141183.673469                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   18078286.958708                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           49    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     66958000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             49                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    71979485500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    741918000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9961019                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9961019                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9961019                       # number of overall hits
system.cpu0.icache.overall_hits::total        9961019                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       318530                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        318530                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       318530                       # number of overall misses
system.cpu0.icache.overall_misses::total       318530                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7190128999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7190128999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7190128999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7190128999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     10279549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10279549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     10279549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10279549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.030987                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.030987                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.030987                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.030987                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22572.847138                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22572.847138                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22572.847138                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22572.847138                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3758                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    78.291667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       281143                       # number of writebacks
system.cpu0.icache.writebacks::total           281143                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        37378                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        37378                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        37378                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        37378                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       281152                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       281152                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       281152                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       281152                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6267644499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6267644499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6267644499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6267644499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.027351                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.027351                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.027351                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.027351                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22292.725995                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22292.725995                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22292.725995                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22292.725995                       # average overall mshr miss latency
system.cpu0.icache.replacements                281143                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9961019                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9961019                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       318530                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       318530                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7190128999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7190128999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     10279549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10279549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.030987                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.030987                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22572.847138                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22572.847138                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        37378                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        37378                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       281152                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       281152                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6267644499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6267644499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.027351                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.027351                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22292.725995                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22292.725995                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999355                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10242379                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           281185                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            36.425766                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999355                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999980                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         20840251                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        20840251                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10645607                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10645607                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10645607                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10645607                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2786897                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2786897                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2786897                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2786897                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 197055318339                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 197055318339                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 197055318339                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 197055318339                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13432504                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13432504                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13432504                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13432504                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.207474                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.207474                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.207474                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.207474                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70707.786595                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70707.786595                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70707.786595                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70707.786595                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8305890                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         6851                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           142196                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             46                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.411559                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   148.934783                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1128087                       # number of writebacks
system.cpu0.dcache.writebacks::total          1128087                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1669355                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1669355                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1669355                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1669355                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1117542                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1117542                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1117542                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1117542                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  88210217001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  88210217001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  88210217001                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  88210217001                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083197                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083197                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083197                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083197                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78932.350642                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78932.350642                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78932.350642                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78932.350642                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1128087                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9911122                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9911122                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2396553                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2396553                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 163771146500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 163771146500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12307675                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12307675                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.194720                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.194720                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 68336.125469                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68336.125469                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1323508                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1323508                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1073045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1073045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  84485735500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  84485735500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087185                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087185                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 78734.568914                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78734.568914                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       734485                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        734485                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       390344                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       390344                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  33284171839                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  33284171839                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1124829                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1124829                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.347025                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.347025                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 85268.818885                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85268.818885                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       345847                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       345847                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44497                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44497                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3724481501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3724481501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039559                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039559                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83701.856327                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83701.856327                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       351359                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       351359                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        17611                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        17611                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    251959000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    251959000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       368970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       368970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.047730                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.047730                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 14306.910454                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14306.910454                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5772                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5772                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        11839                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        11839                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    196082000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    196082000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.032087                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.032087                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16562.378579                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16562.378579                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       353435                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       353435                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1225                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1225                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     24461000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     24461000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       354660                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       354660                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.003454                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003454                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 19968.163265                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19968.163265                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1221                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1221                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     23242000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     23242000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.003443                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003443                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 19035.217035                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19035.217035                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7911                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7911                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          920                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          920                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     21374000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     21374000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8831                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8831                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.104178                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.104178                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23232.608696                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23232.608696                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          918                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          918                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     20454000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     20454000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.103952                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.103952                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 22281.045752                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 22281.045752                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.976340                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12491727                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1129339                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.061096                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.976340                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999261                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999261                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29459237                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29459237                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              247450                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              263561                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1076                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              118414                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 990                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               93820                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 877                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               83980                       # number of demand (read+write) hits
system.l2.demand_hits::total                   810168                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             247450                       # number of overall hits
system.l2.overall_hits::.cpu0.data             263561                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1076                       # number of overall hits
system.l2.overall_hits::.cpu1.data             118414                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                990                       # number of overall hits
system.l2.overall_hits::.cpu2.data              93820                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                877                       # number of overall hits
system.l2.overall_hits::.cpu3.data              83980                       # number of overall hits
system.l2.overall_hits::total                  810168                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             33692                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            862283                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4309                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            619711                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4653                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            516726                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4738                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            450718                       # number of demand (read+write) misses
system.l2.demand_misses::total                2496830                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            33692                       # number of overall misses
system.l2.overall_misses::.cpu0.data           862283                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4309                       # number of overall misses
system.l2.overall_misses::.cpu1.data           619711                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4653                       # number of overall misses
system.l2.overall_misses::.cpu2.data           516726                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4738                       # number of overall misses
system.l2.overall_misses::.cpu3.data           450718                       # number of overall misses
system.l2.overall_misses::total               2496830                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2788888000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  83029509500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    370002500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  62376134000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    406377500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  52413821500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    413212500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  45320177000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     247118122500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2788888000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  83029509500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    370002500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  62376134000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    406377500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  52413821500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    413212500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  45320177000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    247118122500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          281142                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1125844                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5385                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          738125                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          610546                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5615                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          534698                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3306998                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         281142                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1125844                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5385                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         738125                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         610546                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5615                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         534698                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3306998                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.119840                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.765899                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.800186                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.839575                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.824561                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.846334                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.843811                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.842939                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.755014                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.119840                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.765899                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.800186                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.839575                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.824561                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.846334                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.843811                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.842939                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.755014                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82775.970557                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96290.324058                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85867.370620                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100653.585300                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87336.664518                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101434.457527                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87212.431406                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100551.069627                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98972.746442                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82775.970557                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96290.324058                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85867.370620                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100653.585300                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87336.664518                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101434.457527                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87212.431406                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100551.069627                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98972.746442                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              359502                       # number of writebacks
system.l2.writebacks::total                    359502                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             89                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            359                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            751                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            536                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            716                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            405                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            512                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            259                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3627                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            89                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           359                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           751                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           536                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           716                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           405                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           512                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           259                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3627                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        33603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       861924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       619175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       516321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4226                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       450459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2493203                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        33603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       861924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       619175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       516321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4226                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       450459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2493203                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2447823003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  74388014005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    283437001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  56149747006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    318227500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  47222037505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    334716502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  40798445504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 221942448026                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2447823003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  74388014005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    283437001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  56149747006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    318227500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  47222037505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    334716502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  40798445504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 221942448026                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.119523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.765580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.660724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.838848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.697679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.845671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.752627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.842455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.753917                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.119523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.765580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.660724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.838848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.697679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.845671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.752627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.842455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.753917                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72845.371038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86304.609229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79661.888983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90684.777334                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 80829.946660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 91458.680753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 79204.094179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90570.829985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89019.004079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72845.371038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86304.609229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79661.888983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90684.777334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 80829.946660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 91458.680753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 79204.094179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90570.829985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89019.004079                       # average overall mshr miss latency
system.l2.replacements                        4923279                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       481726                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           481726                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       481727                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       481727                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      2629884                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2629884                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            6                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              6                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2629890                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2629890                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              62                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   81                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           279                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           157                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           121                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            71                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                628                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2447000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       129000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       206500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2782500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          341                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          167                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          127                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              709                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.940120                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.952756                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.959459                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.885755                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8770.609319                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   821.656051                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1706.611570                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4430.732484                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          275                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          154                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          121                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           621                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      5870500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3216499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      2429999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      1428500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     12945498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.806452                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.922156                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.952756                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.959459                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.875882                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21347.272727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20886.357143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20082.636364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20119.718310                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20846.212560                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           201                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                227                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          606                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          173                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          277                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          134                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1190                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       811000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       582000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       859000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       292500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2544500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          807                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          180                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          290                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          140                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1417                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750929                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.961111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.955172                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.957143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.839802                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1338.283828                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3364.161850                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3101.083032                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2182.835821                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2138.235294                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          604                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          171                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          276                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          132                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1183                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     12300998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3557500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      5501000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2643500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     24002998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.748451                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.950000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.951724                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.942857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.834862                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20365.890728                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20804.093567                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19931.159420                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20026.515152                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20289.939138                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            13390                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              115                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13814                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          30690                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19515                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19520                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19522                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               89247                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3482940000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2528094000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2538547500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2612286500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11161868000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44080                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        19683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19661                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            103061                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.696234                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.991465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.992828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.994144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.865963                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113487.781036                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 129546.195234                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 130048.539959                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 133812.442373                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125067.150717                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        30690                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19515                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19520                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          89247                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3176039501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2332944000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2343347500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2417066500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10269397501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.696234                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.991465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.992828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.994144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.865963                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103487.764777                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119546.195234                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 120048.539959                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 123812.442373                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115067.145125                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        247450                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1076                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           990                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           877                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             250393                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        33692                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4309                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4653                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4738                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            47392                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2788888000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    370002500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    406377500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    413212500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3978480500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       281142                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5615                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         297785                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.119840                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.800186                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.824561                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.843811                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.159148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82775.970557                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85867.370620                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87336.664518                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87212.431406                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83948.356263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           89                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          751                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          716                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          512                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2068                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        33603                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3558                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3937                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4226                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        45324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2447823003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    283437001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    318227500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    334716502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3384204006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.119523                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.660724                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.697679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.752627                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.152204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72845.371038                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79661.888983                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 80829.946660                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 79204.094179                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74666.931559                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       250171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       118246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        93679                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        83865                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            545961                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       831593                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       600196                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       497206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       431196                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2360191                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  79546569500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  59848040000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  49875274000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  42707890500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 231977774000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1081764                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       718442                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       590885                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       515061                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2906152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.768738                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.835413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.841460                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.837175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.812136                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95655.650661                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99714.160041                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100311.086351                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99045.191746                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98287.712308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          359                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          536                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          405                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          259                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1559                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       831234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       599660                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       496801                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       430937                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2358632                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  71211974504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  53816803006                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  44878690005                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  38381379004                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 208288846519                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.768406                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.834667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.840774                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.836672                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.811600                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85670.189747                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89745.527476                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90335.345551                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 89064.942217                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88309.175199                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 6                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               2                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.250000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.250000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.250000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999999                       # Cycle average of tags in use
system.l2.tags.total_refs                     6433719                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4923349                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.306777                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      51.585404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.637644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.321812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.233287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.128641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.275534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.586602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.457469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.773605                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.806022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.009963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.083153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.033260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.024791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.007148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.027713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  56289285                       # Number of tag accesses
system.l2.tags.data_accesses                 56289285                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2150592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      55161344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        227712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      39627200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        251968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      33044544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        270464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      28829376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          159563200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2150592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       227712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       251968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       270464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2900736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23008128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23008128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          33603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         861896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         619175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         516321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         450459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2493175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       359502                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             359502                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         29573027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        758529695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3131293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        544917976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          3464840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        454399151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          3719180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        396435913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2194171074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     29573027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3131293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      3464840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      3719180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39888339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      316387293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            316387293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      316387293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        29573027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       758529695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3131293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       544917976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         3464840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       454399151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         3719180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       396435913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2510558367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    352228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     33603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    846854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    617150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    513749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    448101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000517801250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21731                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21731                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4545097                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             331647                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2493175                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     359508                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2493175                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   359508                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  21997                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7280                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            123251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            119597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            125155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            120595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            123037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            200425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            239927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            192481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            178715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            187561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           204610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           186912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           127900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           113599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           101795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           125618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            21450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18632                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  72606822500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12355890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            118941410000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29381.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48131.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1390166                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  320887                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2493175                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               359508                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  645203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  601951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  437702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  294513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  195298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  127152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   77333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   43516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   23155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1112350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    162.448496                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.143735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.346880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       684911     61.57%     61.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       253138     22.76%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        60348      5.43%     89.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29147      2.62%     92.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17934      1.61%     93.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12557      1.13%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9153      0.82%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7092      0.64%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        38070      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1112350                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     113.712853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     66.936538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    142.272097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           9353     43.04%     43.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         6190     28.48%     71.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         4146     19.08%     90.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          535      2.46%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           98      0.45%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          126      0.58%     94.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          155      0.71%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          241      1.11%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          245      1.13%     97.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          201      0.92%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          153      0.70%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          121      0.56%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           71      0.33%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           26      0.12%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           34      0.16%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           20      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            5      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21731                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.208136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.195293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.674348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19585     90.12%     90.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              376      1.73%     91.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1298      5.97%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              362      1.67%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               90      0.41%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21731                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              158155392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1407808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22542016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               159563200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23008512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2174.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       309.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2194.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    316.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   72721290000                       # Total gap between requests
system.mem_ctrls.avgGap                      25492.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2150592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     54198656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       227712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     39497600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       251968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     32879936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       270464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28678464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22542016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 29573026.598695937544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 745291666.434903144836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3131292.701192159671                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 543135832.080028533936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 3464839.619053831790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 452135608.191335260868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 3719180.144811148755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 394360705.648372113705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 309977735.784486055374                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        33603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       861896                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3558                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       619175                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3937                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       516321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4226                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       450459                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       359508                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1058657000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  38885256750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    133723750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  30524522250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    152778250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  25857360000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    157447500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  22171664500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1789555113250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31504.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45115.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37583.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49298.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     38805.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50080.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     37256.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49220.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4977789.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4065201840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2160724995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8758709400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          949596300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5740737600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32821391160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        285952320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54782313615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        753.317606                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    457159000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2428400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  69835844500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3876934320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2060643255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8885501520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          888986880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       5740737600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32423212530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        621260640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54497276745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        749.398033                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1347381500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2428400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  68945622000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                636                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          319                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    55548692.789969                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   135275479.242114                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          319    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        94000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    536117500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            319                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    55001370500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  17720033000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9260612                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9260612                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9260612                       # number of overall hits
system.cpu1.icache.overall_hits::total        9260612                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5754                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5754                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5754                       # number of overall misses
system.cpu1.icache.overall_misses::total         5754                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    417437000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    417437000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    417437000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    417437000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9266366                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9266366                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9266366                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9266366                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000621                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000621                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000621                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000621                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72547.271463                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72547.271463                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72547.271463                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72547.271463                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          352                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           44                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5385                       # number of writebacks
system.cpu1.icache.writebacks::total             5385                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          369                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          369                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          369                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          369                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5385                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5385                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5385                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5385                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    391705500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    391705500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    391705500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    391705500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000581                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000581                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000581                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000581                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72740.111421                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72740.111421                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72740.111421                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72740.111421                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5385                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9260612                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9260612                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5754                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5754                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    417437000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    417437000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9266366                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9266366                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000621                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000621                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72547.271463                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72547.271463                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          369                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          369                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5385                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5385                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    391705500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    391705500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000581                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000581                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72740.111421                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72740.111421                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9325876                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5417                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1721.594240                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18538117                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18538117                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9201164                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9201164                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9201164                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9201164                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2261656                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2261656                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2261656                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2261656                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 172737396994                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 172737396994                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 172737396994                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 172737396994                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11462820                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11462820                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11462820                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11462820                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.197304                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.197304                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.197304                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.197304                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76376.512164                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76376.512164                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76376.512164                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76376.512164                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3621810                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         8030                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            51189                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            157                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.753678                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    51.146497                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       739401                       # number of writebacks
system.cpu1.dcache.writebacks::total           739401                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1528263                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1528263                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1528263                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1528263                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       733393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       733393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       733393                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       733393                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  65214395496                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  65214395496                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  65214395496                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  65214395496                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063980                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063980                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063980                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063980                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88921.486155                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88921.486155                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88921.486155                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88921.486155                       # average overall mshr miss latency
system.cpu1.dcache.replacements                739401                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9061578                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9061578                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1966377                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1966377                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 144124820000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 144124820000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11027955                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11027955                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.178308                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.178308                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73294.602205                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73294.602205                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1252836                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1252836                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       713541                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       713541                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  62661768500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  62661768500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.064703                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064703                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87818.034983                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87818.034983                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       139586                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        139586                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       295279                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       295279                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28612576994                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28612576994                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       434865                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       434865                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.679013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.679013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96900.141879                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96900.141879                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       275427                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       275427                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        19852                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        19852                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2552626996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2552626996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.045651                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045651                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 128582.862986                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 128582.862986                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       305536                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       305536                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8961                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8961                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    156186500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    156186500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       314497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       314497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.028493                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.028493                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 17429.583752                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17429.583752                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         8818                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8818                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    139170000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    139170000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.028038                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.028038                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15782.490361                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15782.490361                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       313485                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       313485                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          607                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          607                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      7140500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      7140500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       314092                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       314092                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001933                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001933                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 11763.591433                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 11763.591433                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          591                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          591                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      6637500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      6637500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001882                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001882                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 11230.964467                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11230.964467                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2024500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2024500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1936500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1936500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          298                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            298                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          768                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          768                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     16453500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     16453500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1066                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1066                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.720450                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.720450                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 21423.828125                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 21423.828125                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          768                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          768                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     15685500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     15685500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.720450                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.720450                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 20423.828125                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 20423.828125                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.401784                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10566347                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           742364                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.233377                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.401784                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981306                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981306                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24927285                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24927285                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  72721403500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3216202                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       841229                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2829668                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4563779                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3135                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2767                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5902                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          211                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          211                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           104347                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          104347                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        297796                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2918406                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       843438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3386609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2221466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1837271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1608484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9947197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     35986240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    144251584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       689280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     94561664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       722304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     78192576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       718720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     68454784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423577152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4940819                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23888896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8249951                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.373126                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.608443                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5548533     67.26%     67.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2495601     30.25%     97.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  49117      0.60%     98.10% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 142361      1.73%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  14339      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8249951                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6630462929                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         922220649                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8827128                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         807698358                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8685362                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1696625371                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         421906121                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1115224282                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8458558                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
