
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: N-2018.03-SP1
Install: /home/macro/synopsys/fpga/N-2018.03-SP1
OS: CentOS Linux 7 (Core)
Hostname: localhost.localdomain

Implementation : idc_test
Synopsys HDL compiler and linker, Version comp2018q2p1, Build 016R, Built Jun  1 2018 15:50:58

Modified Files: 9
FID:  path (prevtimestamp, timestamp)
0        /home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.cdc (N/A, 2023-08-05 08:37:49)
1        /home/macro/github/verilog-basic/identify_example/xilinx/idc_test/synwork//distcomp/distcomp0/distcomp0.xmr (N/A, 2023-08-05 08:37:50)
2        /home/macro/github/verilog-basic/identify_example/xilinx/src/flowled.v (N/A, 2023-08-05 07:45:06)
3        /home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/hypermods.v (N/A, 2018-06-02 06:44:44)
4        /home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/scemi_objects.v (N/A, 2018-06-02 06:44:44)
5        /home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/scemi_pipes.svh (N/A, 2018-06-02 06:44:44)
6        /home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/umr_capim.v (N/A, 2018-06-01 21:26:37)
7        /home/macro/synopsys/fpga/N-2018.03-SP1/lib/xilinx/unisim_retarget.v (N/A, 2018-06-02 00:33:45)
8        /home/macro/synopsys/fpga/N-2018.03-SP1/lib/xilinx/unisim_vivado.v (N/A, 2018-06-02 00:33:46)

*******************************************************************
Modules that may have changed as a result of file changes: 1
MID:  lib.cell.view
0        work.led_stream.verilog may have changed because the following files changed:
                        /home/macro/github/verilog-basic/identify_example/xilinx/src/flowled.v (N/A, 2023-08-05 07:45:06) <-- (module definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
