Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /mnt/hdd/Programs/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gates3_behav xil_defaultlib.tb_gates3 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'in1' on this module [/mnt/hdd/Programs/Xilinx/projects/1_basics/1_basics.srcs/sim_3/new/tb_gates3.v:23]
ERROR: [VRFC 10-3180] cannot find port 'in0' on this module [/mnt/hdd/Programs/Xilinx/projects/1_basics/1_basics.srcs/sim_3/new/tb_gates3.v:22]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
