core :0 line number 0: cycle 1: $t0 = 1
core :1 line number 0: cycle 1: $s0 = 900
core :2 line number 0: cycle 1: $t0 = 1
core :3 line number 0: cycle 1: $s0 = 900
core :4 line number 0: cycle 1: $t0 = 5
core :0 line number 1: cycle 2: $t1 = 2
core :1 line number 1: cycle 2: $s1 = 1024
core :2 line number 1: cycle 2: $t1 = 2
core :3 line number 1: cycle 2: $s1 = 1024
core :4 line number 1: cycle 2:  instruction saved in wait buffer
core :4 line number 1: cycle 3 - 14: memory address 839584-839587 = 5
core :0 line number 2: cycle 3: $s0 = 1000
core :1 line number 2: cycle 3: $t0 = 3
core :2 line number 2: cycle 3: $s0 = 1000
core :3 line number 2: cycle 3: $t0 = 3
core :4 line number 2: cycle 3: $t1 = 1
core :0 line number 3: cycle 4: $s1 = 1006
core :1 line number 3: cycle 4: $t1 = 4
core :2 line number 3: cycle 4: $s1 = 1006
core :3 line number 3: cycle 4: $t1 = 4
core :4 line number 3: cycle 4: $t2 = 2
core :0 line number 4: cycle 5: $s2 = 1000
core :1 line number 4: cycle 5: instruction saved in wait buffer
core :2 line number 4: cycle 5: $s2 = 1000
core :3 line number 4: cycle 5: instruction saved in wait buffer
core :4 line number 4: cycle 5: $t3 = 3
core :0 line number 5: cycle 6: $s2 = 980
core :1 line number 5: cycle 6: instruction saved in wait buffer
core :2 line number 5: cycle 6: $s2 = 980
core :3 line number 5: cycle 6: instruction saved in wait buffer
core :4 line number 5: cycle 6: $t4 = 10
core :0 line number 6: cycle 7: $s3 = 1020
core :1 line number 6: cycle 7: instruction saved in wait buffer
core :2 line number 6: cycle 7: $s3 = 1020
core :3 line number 6: cycle 7: instruction saved in wait buffer
core :4 line number 6: cycle 7: instruction saved in wait buffer
core :0 line number 7: cycle 8: $t0 = 1
core :1 line number 7: cycle 8: instruction saved in wait buffer
core :2 line number 7: cycle 8: $t0 = 1
core :3 line number 7: cycle 8: instruction saved in wait buffer
core :4 line number 6: Deleted from wait buffer
core :4 line number 7: cycle 8: $t4 = 3
core :0 line number 8: cycle 9: $t1 = 2
core :2 line number 8: cycle 9: $t1 = 2
core :0 line number 9: cycle 10: instruction saved in wait buffer
core :2 line number 9: cycle 10: instruction saved in wait buffer
core :0 line number 10: cycle 11: instruction saved in wait buffer
core :2 line number 10: cycle 11: instruction saved in wait buffer
core :0 line number 11: cycle 12: $a0 = 100
core :2 line number 11: cycle 12: $a0 = 100
core :0 line number 12: cycle 13: instruction saved in wait buffer
core :2 line number 12: cycle 13: instruction saved in wait buffer
core :0 line number 13: cycle 14: $a2 = 1000
core :2 line number 13: cycle 14: $a2 = 1000
core :1 line number 7: cycle 15 - 36: $t3 = 0
core :0 line number 14: cycle 15: instruction saved in wait buffer
core :2 line number 14: cycle 15: instruction saved in wait buffer
core :0 line number 15: cycle 16: $a1 = 1004
core :2 line number 15: cycle 16: $a1 = 1004
core :0 line number 16: cycle 17: instruction saved in wait buffer
core :2 line number 16: cycle 17: instruction saved in wait buffer
core :0 line number 17: cycle 18: instruction saved in wait buffer
core :2 line number 17: cycle 18: instruction saved in wait buffer
core :1 line number 8: cycle 36: write port of this core busy WAITING....
core :0 line number 17: cycle 37 - 48: $t3 = 0
core :0 line number 18: cycle 48: write port of this core busy WAITING....
core :0 line number 9: cycle 49 - 50: memory address 1000-1003 = 1
core :0 line number 18: cycle 50: write port of this core busy WAITING....
Forwarding ...core :0 line number 16: cycle 51 - 51: $t2 = 0
core :0 line number 18: cycle 51: write port of this core busy WAITING....
core :0 line number 14: cycle 52 - 53: memory address 1012-1015 = 0
core :0 line number 18: cycle 52: $t3 = 0
core :0 line number 19: cycle 53: write port of this core busy WAITING....
core :0 line number 12: cycle 54 - 55: memory address 984-987 = 0
core :0 line number 19: cycle 54: $s2 = 1028
core :0 line number 20: cycle 55: instruction saved in wait buffer
core :0 line number 10: cycle 56 - 57: memory address 1000-1003 = 2
core :0 line number 21: cycle 56: $t3 = 0
core :1 line number 6: cycle 58 - 79: $t2 = 0
core :1 line number 8: cycle 79: write port of this core busy WAITING....
core :1 line number 4: cycle 80 - 81: memory address 209796-209799 = 3
core :1 line number 8: cycle 80: $t3 = 0
core :1 line number 9: cycle 81: write port of this core busy WAITING....
core :2 line number 17: cycle 82 - 103: $t3 = 0
core :1 line number 9: cycle 82: $s2 = 1056
core :1 line number 10: cycle 83: instruction saved in wait buffer
core :1 line number 11: cycle 84: $s0 = 1000
core :1 line number 12: cycle 85: $s1 = 1006
core :1 line number 13: cycle 86: $t0 = 1
core :1 line number 14: cycle 87: $t1 = 2
core :1 line number 15: cycle 88: instruction saved in wait buffer
core :1 line number 16: cycle 89: instruction saved in wait buffer
core :1 line number 17: cycle 90: $a0 = 100
core :1 line number 18: cycle 91: $a2 = 1000
core :1 line number 19: cycle 92: $a1 = 1004
core :1 line number 20: cycle 93: instruction saved in wait buffer
core :1 line number 21: cycle 94: instruction saved in wait buffer
core :2 line number 18: cycle 103: write port of this core busy WAITING....
core :2 line number 9: cycle 104 - 105: memory address 418792-418795 = 1
core :2 line number 18: cycle 105: write port of this core busy WAITING....
Forwarding ...core :2 line number 16: cycle 106 - 106: $t2 = 0
core :2 line number 18: cycle 106: write port of this core busy WAITING....
core :2 line number 14: cycle 107 - 108: memory address 418804-418807 = 0
core :2 line number 18: cycle 107: $t3 = 0
core :2 line number 19: cycle 108: write port of this core busy WAITING....
core :2 line number 12: cycle 109 - 110: memory address 418776-418779 = 0
core :2 line number 19: cycle 109: $s2 = 1028
core :2 line number 20: cycle 110: instruction saved in wait buffer
core :2 line number 10: cycle 111 - 112: memory address 418792-418795 = 2
core :2 line number 21: cycle 111: $t3 = 0
core :3 line number 7: cycle 113 - 134: $t3 = 0
core :3 line number 8: cycle 134: write port of this core busy WAITING....
core :3 line number 6: cycle 135 - 146: $t2 = 0
core :3 line number 8: cycle 146: write port of this core busy WAITING....
core :3 line number 4: cycle 147 - 148: memory address 627588-627591 = 3
core :3 line number 8: cycle 147: $t3 = 0
core :3 line number 9: cycle 148: write port of this core busy WAITING....
core :1 line number 5: cycle 149 - 170: memory address 209920-209923 = 4
core :3 line number 9: cycle 149: $s2 = 1056
core :3 line number 10: cycle 150: instruction saved in wait buffer
core :3 line number 11: cycle 151: $s0 = 1000
core :3 line number 12: cycle 152: $s1 = 1006
core :3 line number 13: cycle 153: $t0 = 1
core :3 line number 14: cycle 154: $t1 = 2
core :3 line number 15: cycle 155: instruction saved in wait buffer
core :3 line number 16: cycle 156: instruction saved in wait buffer
core :3 line number 17: cycle 157: $a0 = 100
core :3 line number 18: cycle 158: $a2 = 1000
core :3 line number 19: cycle 159: $a1 = 1004
core :3 line number 20: cycle 160: instruction saved in wait buffer
core :3 line number 21: cycle 161: instruction saved in wait buffer
core :1 line number 10 : cycle 171 - 172: memory address 209952-209955 = 0
core :3 line number 5 : cycle 173 - 194: memory address 627712-627715 = 4
core :3 line number 10 : cycle 195 - 196: memory address 627744-627747 = 0
core :0 line number 20 : cycle 197 - 218: memory address 1028-1031 = 0
core :1 line number 15 : cycle 219 - 240: memory address 209896-209899 = 1
core :1 line number 16 : cycle 241 - 242: memory address 209902-209905 = 2
core :1 line number 20 : cycle 243 - 244: $t2 = 1
core :1 line number 21 : cycle 245 - 246: $t3 = 2
core :2 line number 20 : cycle 247 - 268: memory address 418820-418823 = 0
core :3 line number 15 : cycle 269 - 290: memory address 627688-627691 = 1
core :3 line number 16 : cycle 291 - 292: memory address 627694-627697 = 2
core :3 line number 20 : cycle 293 - 294: $t2 = 1
core :3 line number 21 : cycle 295 - 296: $t3 = 2

The instructions remaining in dram which have not been executed are 
NONE

Core : 0 completed successfully
Core : 1 completed successfully
Core : 2 completed successfully
Core : 3 completed successfully
Core : 4 completed successfully

Total number of cycles : 297
Total number of row buffer updates : 31
