// Seed: 1747863307
module module_0 (
    input logic id_0,
    input id_1,
    input id_2
);
  assign id_3 = 1;
  always @(posedge 1 or posedge 1) begin
    id_3 <= 1;
  end
  logic id_4, id_5;
  logic id_6;
  type_0 id_7 (
      id_1,
      1,
      id_4
  );
endmodule
