# FPGA_VHDL
The goal of this first portion of the lab was to create a baseline design for your development kit of choice to create a bitfile, which will be used to program the Artix-7 FPGA on the development board with a block design as well as a “Hello World” program in Vitis IDE. 
