initSidebarItems({"enum":[["DS_A","Data size"],["ERRIE_A","Error interrupt enable"],["FRF_A","Frame format"],["FRXTH_A","FIFO reception threshold"],["LDMA_RX_A","Last DMA transfer for reception"],["LDMA_TX_A","Last DMA transfer for transmission"],["NSSP_A","NSS pulse management"],["RXDMAEN_A","Rx buffer DMA enable"],["RXNEIE_A","RX buffer not empty interrupt enable"],["SSOE_A","SS output enable"],["TXDMAEN_A","Tx buffer DMA enable"],["TXEIE_A","Tx buffer empty interrupt enable"]],"struct":[["CR2_SPEC","control register 2"],["DS_R","Field `DS` reader - Data size"],["DS_W","Field `DS` writer - Data size"],["ERRIE_R","Field `ERRIE` reader - Error interrupt enable"],["ERRIE_W","Field `ERRIE` writer - Error interrupt enable"],["FRF_R","Field `FRF` reader - Frame format"],["FRF_W","Field `FRF` writer - Frame format"],["FRXTH_R","Field `FRXTH` reader - FIFO reception threshold"],["FRXTH_W","Field `FRXTH` writer - FIFO reception threshold"],["LDMA_RX_R","Field `LDMA_RX` reader - Last DMA transfer for reception"],["LDMA_RX_W","Field `LDMA_RX` writer - Last DMA transfer for reception"],["LDMA_TX_R","Field `LDMA_TX` reader - Last DMA transfer for transmission"],["LDMA_TX_W","Field `LDMA_TX` writer - Last DMA transfer for transmission"],["NSSP_R","Field `NSSP` reader - NSS pulse management"],["NSSP_W","Field `NSSP` writer - NSS pulse management"],["R","Register `CR2` reader"],["RXDMAEN_R","Field `RXDMAEN` reader - Rx buffer DMA enable"],["RXDMAEN_W","Field `RXDMAEN` writer - Rx buffer DMA enable"],["RXNEIE_R","Field `RXNEIE` reader - RX buffer not empty interrupt enable"],["RXNEIE_W","Field `RXNEIE` writer - RX buffer not empty interrupt enable"],["SSOE_R","Field `SSOE` reader - SS output enable"],["SSOE_W","Field `SSOE` writer - SS output enable"],["TXDMAEN_R","Field `TXDMAEN` reader - Tx buffer DMA enable"],["TXDMAEN_W","Field `TXDMAEN` writer - Tx buffer DMA enable"],["TXEIE_R","Field `TXEIE` reader - Tx buffer empty interrupt enable"],["TXEIE_W","Field `TXEIE` writer - Tx buffer empty interrupt enable"],["W","Register `CR2` writer"]]});