# Verilog
BCD Adder
1 | [bcd_adder.v](bcd_adder/bcd_adder.v)  
--- | --- 
![](bcd_adder/bcd_adder.jpg)
Dual Address RAM
2 | [dual_address_ram.v](dual_address_ram/dual_address_ram.v) 
--- | --- 
![](dual_address_ram/dual_address_ram1.jpg)
![](dual_address_ram/dual_address_ram2.jpg)
![](dual_address_ram/dual_address_ram3.jpg)
Restoring and Non Restoring Division
3.1 | [non_restoring_div_R2.v](Restoring%20and%20Non%20Restoring%20Division/non_restoring_div_R2.v)
--- | ---
![](Restoring%20and%20Non%20Restoring%20Division/Non%20Restoring%20Division%20Radix%202.jpg)
3.2 | [restoring_div_R2.v](Restoring%20and%20Non%20Restoring%20Division/restoring_div_R2.v) 
--- | ---
![](Restoring%20and%20Non%20Restoring%20Division/Restoring%20Division%20Radix%202.jpg)
3.3 | [restoring_div_R4.v](Restoring%20and%20Non%20Restoring%20Division/restoring_div_R4.v) 
--- | ---
![](Restoring%20and%20Non%20Restoring%20Division/Restoring%20Division%20Radix%204.jpg)
Universal Shift Register
4 | [Universal_shift_reg.v](Universal_Shift_Register/Universal_shift_reg.v) | [Universal_shift_reg_tb.v](Universal_Shift_Register/Universal_shift_reg_tb.v) | [Mux_8_to_1.v](Universal_Shift_Register/Mux_8_to_1.v) | [D_FlipFlop.v](Universal_Shift_Register/D_FlipFlop.v)
--- | --- |--- | --- | ---
![](Universal_Shift_Register/Universal_shift_reg.jpg)
Barrel Shifter 8bit
5.1 | [barrel_shifter_8bit.v](Barrel%20Shifter/barrel_shifter_8bit.v) | [barrel_shifter_8bit_tb.v](Barrel%20Shifter/barrel_shifter_8bit_tb.v) | [mux2X1.v](Barrel%20Shifter/mux2X1.v)
--- | --- | --- | ---
![](Barrel%20Shifter/barrel_shifter_8bit.jpg)
