#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jun 23 21:15:09 2024
# Process ID: 7344
# Current directory: C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1\vivado.jou
# Running On: CP-230194, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 34029 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38092
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1438.883 ; gain = 440.070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:35]
INFO: [Synth 8-3491] module 'design_1' declared at 'c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:2069' bound to instance 'design_1_i' of component 'design_1' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:56]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:2093]
INFO: [Synth 8-3491] module 'design_1_Divider_0_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_Divider_0_0_stub.vhdl:6' bound to instance 'Divider_0' of component 'design_1_Divider_0_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:2595]
INFO: [Synth 8-638] synthesizing module 'design_1_Divider_0_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_Divider_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_IO_Mapper_0_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_IO_Mapper_0_0_stub.vhdl:6' bound to instance 'IO_Mapper_0' of component 'design_1_IO_Mapper_0_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:2600]
INFO: [Synth 8-638] synthesizing module 'design_1_IO_Mapper_0_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_IO_Mapper_0_0_stub.vhdl:26]
INFO: [Synth 8-3491] module 'design_1_TTF_Driver_0_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_TTF_Driver_0_0_stub.vhdl:6' bound to instance 'TTF_Driver_0' of component 'design_1_TTF_Driver_0_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:2617]
INFO: [Synth 8-638] synthesizing module 'design_1_TTF_Driver_0_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_TTF_Driver_0_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'design_1_axi_bram_ctrl_0_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_axi_bram_ctrl_0_0_stub.vhdl:6' bound to instance 'axi_bram_ctrl_0' of component 'design_1_axi_bram_ctrl_0_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:2643]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_axi_bram_ctrl_0_0_stub.vhdl:52]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_axi_gpio_0_0_stub.vhdl:6' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:2686]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_axi_intc_0_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_axi_intc_0_0_stub.vhdl:6' bound to instance 'axi_intc_0' of component 'design_1_axi_intc_0_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:2710]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_intc_0_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_axi_intc_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_axi_uartlite_0_0_stub.vhdl:6' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:2734]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_axi_uartlite_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:6' bound to instance 'blk_mem_gen_0' of component 'design_1_blk_mem_gen_0_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:2759]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_clk_wiz_0_0_stub.vhdl:6' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:2779]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_mdm_1_0_stub.vhdl:6' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:2786]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_mdm_1_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_microblaze_0_0_stub.vhdl:6' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:2799]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_microblaze_0_0_stub.vhdl:64]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:1398]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (0#1) [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:58]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (0#1) [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:159]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:276]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_auto_pc_0_stub.vhdl:6' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:446]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_auto_pc_0_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (0#1) [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:276]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (0#1) [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:553]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:1216]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (0#1) [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:1216]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_xbar_0_stub.vhdl:6' bound to instance 'xbar' of component 'design_1_xbar_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:1966]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_xbar_0_stub.vhdl:52]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (0#1) [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:1398]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:637]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:6' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:851]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_dlmb_v10_0_stub.vhdl:6' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:905]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_dlmb_v10_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:6' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:933]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_ilmb_v10_0_stub.vhdl:6' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:987]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_ilmb_v10_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_lmb_bram_0_stub.vhdl:6' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:1015]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_lmb_bram_0_stub.vhdl:28]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (0#1) [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:637]
INFO: [Synth 8-3491] module 'design_1_reset_inv_0_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_reset_inv_0_0_stub.vhdl:6' bound to instance 'reset_inv_0' of component 'design_1_reset_inv_0_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:2994]
INFO: [Synth 8-638] synthesizing module 'design_1_reset_inv_0_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_reset_inv_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_0_100M_0' declared at 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_rst_clk_wiz_0_100M_0_stub.vhdl:6' bound to instance 'rst_clk_wiz_0_100M' of component 'design_1_rst_clk_wiz_0_100M_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:2999]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/.Xil/Vivado-7344-CP-230194/realtime/design_1_rst_clk_wiz_0_100M_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:3012]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant' (0#1) [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (0#1) [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_1' declared at 'c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:53' bound to instance 'xlconstant_1' of component 'design_1_xlconstant_0_1' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:3016]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_1' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant__parameterized0' [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant__parameterized0' (0#1) [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_1' (0#1) [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:53]
INFO: [Synth 8-256] done synthesizing module 'design_1' (0#1) [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/synth/design_1.vhd:2093]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (0#1) [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:35]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1RZP34U is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1RZP34U is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_1RZP34U is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_1RZP34U is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m03_couplers_imp_1W07O72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m03_couplers_imp_1W07O72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m03_couplers_imp_1W07O72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m03_couplers_imp_1W07O72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[15] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[14] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[13] in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1UTB3Y5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1UTB3Y5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1UTB3Y5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1UTB3Y5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_8RVYHO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_8RVYHO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_8RVYHO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_8RVYHO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1557.957 ; gain = 559.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1557.957 ; gain = 559.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1557.957 ; gain = 559.145
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1557.957 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_reset_inv_0_0/design_1_reset_inv_0_0/design_1_reset_inv_0_0_in_context.xdc] for cell 'design_1_i/reset_inv_0'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_reset_inv_0_0/design_1_reset_inv_0_0/design_1_reset_inv_0_0_in_context.xdc] for cell 'design_1_i/reset_inv_0'
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_Divider_0_0/design_1_Divider_0_0/design_1_Divider_0_0_in_context.xdc] for cell 'design_1_i/Divider_0'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_Divider_0_0/design_1_Divider_0_0/design_1_Divider_0_0_in_context.xdc] for cell 'design_1_i/Divider_0'
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_IO_Mapper_0_0/design_1_IO_Mapper_0_0/design_1_IO_Mapper_0_0_in_context.xdc] for cell 'design_1_i/IO_Mapper_0'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_IO_Mapper_0_0/design_1_IO_Mapper_0_0/design_1_IO_Mapper_0_0_in_context.xdc] for cell 'design_1_i/IO_Mapper_0'
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_TTF_Driver_0_0/design_1_TTF_Driver_0_0/design_1_TTF_Driver_0_0_in_context.xdc] for cell 'design_1_i/TTF_Driver_0'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_TTF_Driver_0_0/design_1_TTF_Driver_0_0/design_1_TTF_Driver_0_0_in_context.xdc] for cell 'design_1_i/TTF_Driver_0'
Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Finished Parsing XDC File [c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Parsing XDC File [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc]
WARNING: [Vivado 12-584] No ports matched 'dbg_SW0'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'dbg_SW0'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:34]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[0]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:41]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[9]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:42]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[14]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[17]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:44]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[20]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:45]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[1]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:46]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[3]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:47]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[8]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[16]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:49]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[20]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[21]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[23]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:52]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[23]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[27]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:54]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[28]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:55]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[15]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:56]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[11]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:57]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[1]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:58]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[18]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:59]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[29]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:60]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[24]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:61]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[5]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:62]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[9]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:63]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[13]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:64]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[2]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:65]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[22]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:66]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[25]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:67]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[30]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:68]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[18]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:69]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[21]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:70]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[25]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:71]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[30]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:72]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[6]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:73]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[7]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[15]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:75]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[31]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:76]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[19]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:77]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[22]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:78]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[2]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:79]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[11]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:80]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[4]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:81]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[7]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:82]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[10]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:83]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[27]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:84]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[29]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:85]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[31]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:86]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[4]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:87]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[12]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:88]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[16]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:89]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[3]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:90]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[6]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:91]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[8]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:92]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[26]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:93]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[28]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:94]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[17]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:95]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[26]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:96]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[0]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:97]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[10]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:98]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[12]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:99]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[5]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:100]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[13]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:101]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[19]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:102]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio_io_o[24]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:103]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_0/gpio2_io_o[14]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:104]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/TTF_Driver_0/ready'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:105]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[15]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:106]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[11]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:107]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[2]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:108]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[13]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:109]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[14]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:110]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[30]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:111]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[31]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:112]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[17]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:113]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[21]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[23]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[25]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:116]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[3]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:117]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[7]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:118]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[16]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[22]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[26]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:121]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[27]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:122]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[29]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:123]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[0]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:124]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[5]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:125]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[6]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:126]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[8]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:127]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[18]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:128]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[24]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:129]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[28]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[1]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:131]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[4]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[9]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:133]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[10]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:134]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[12]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:135]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[19]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:136]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_gpio_1/gpio_io_i[20]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:137]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/TTF_Driver_0/memoryAddress[6]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:143]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/TTF_Driver_0/memoryAddress[7]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:144]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/TTF_Driver_0/memoryAddress[9]'. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:145]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc:145]
Finished Parsing XDC File [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.srcs/constrs_1/imports/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1565.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1565.410 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1565.434 ; gain = 566.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1565.434 ; gain = 566.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/reset_inv_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Divider_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/IO_Mapper_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/TTF_Driver_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_intc_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1565.434 ; gain = 566.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1565.434 ; gain = 566.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1565.434 ; gain = 566.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1565.434 ; gain = 566.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1565.434 ; gain = 566.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1565.434 ; gain = 566.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1565.434 ; gain = 566.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1565.434 ; gain = 566.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1565.434 ; gain = 566.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1565.434 ; gain = 566.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1565.434 ; gain = 566.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1565.434 ; gain = 566.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_0               |         1|
|2     |design_1_auto_pc_0            |         1|
|3     |design_1_Divider_0_0          |         1|
|4     |design_1_IO_Mapper_0_0        |         1|
|5     |design_1_TTF_Driver_0_0       |         1|
|6     |design_1_axi_bram_ctrl_0_0    |         1|
|7     |design_1_axi_gpio_0_0         |         1|
|8     |design_1_axi_intc_0_0         |         1|
|9     |design_1_axi_uartlite_0_0     |         1|
|10    |design_1_blk_mem_gen_0_0      |         1|
|11    |design_1_clk_wiz_0_0          |         1|
|12    |design_1_mdm_1_0              |         1|
|13    |design_1_microblaze_0_0       |         1|
|14    |design_1_reset_inv_0_0        |         1|
|15    |design_1_rst_clk_wiz_0_100M_0 |         1|
|16    |design_1_dlmb_bram_if_cntlr_0 |         1|
|17    |design_1_dlmb_v10_0           |         1|
|18    |design_1_ilmb_bram_if_cntlr_0 |         1|
|19    |design_1_ilmb_v10_0           |         1|
|20    |design_1_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_1_Divider_0_0_bbox          |     1|
|2     |design_1_IO_Mapper_0_0_bbox        |     1|
|3     |design_1_TTF_Driver_0_0_bbox       |     1|
|4     |design_1_auto_pc_0_bbox            |     1|
|5     |design_1_axi_bram_ctrl_0_0_bbox    |     1|
|6     |design_1_axi_gpio_0_0_bbox         |     1|
|7     |design_1_axi_intc_0_0_bbox         |     1|
|8     |design_1_axi_uartlite_0_0_bbox     |     1|
|9     |design_1_blk_mem_gen_0_0_bbox      |     1|
|10    |design_1_clk_wiz_0_0_bbox          |     1|
|11    |design_1_dlmb_bram_if_cntlr_0_bbox |     1|
|12    |design_1_dlmb_v10_0_bbox           |     1|
|13    |design_1_ilmb_bram_if_cntlr_0_bbox |     1|
|14    |design_1_ilmb_v10_0_bbox           |     1|
|15    |design_1_lmb_bram_0_bbox           |     1|
|16    |design_1_mdm_1_0_bbox              |     1|
|17    |design_1_microblaze_0_0_bbox       |     1|
|18    |design_1_reset_inv_0_0_bbox        |     1|
|19    |design_1_rst_clk_wiz_0_100M_0_bbox |     1|
|20    |design_1_xbar_0_bbox               |     1|
|21    |IBUF                               |     3|
|22    |OBUF                               |    21|
+------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1565.434 ; gain = 566.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1565.434 ; gain = 559.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1565.434 ; gain = 566.621
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1565.434 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1565.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9ea6d7d3
INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 182 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1565.434 ; gain = 975.449
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1565.434 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA_23/GraviTris_FPGA_23.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 23 21:15:38 2024...
