############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite -register "customized_IP_block" 
set_directive_interface -mode ap_fifo  "customized_IP_block" out_fifo_drvr_0
set_directive_interface -mode ap_fifo  "customized_IP_block" in_fifo_drvr_0
set_directive_interface -mode ap_fifo  "customized_IP_block" out_fifo_drvr_1
set_directive_interface -mode ap_fifo  "customized_IP_block" in_fifo_drvr_1
set_directive_interface -mode s_axilite -register "customized_IP_block" output_port_axi_lite_drvr_0
set_directive_interface -mode s_axilite -register "customized_IP_block" output_port_axi_lite_drvr_1
set_directive_interface -mode s_axilite -register "customized_IP_block" input_port_axi_lite_drvr_0
set_directive_interface -mode s_axilite -register "customized_IP_block" input_port_axi_lite_drvr_1

