/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 304 176)
	(text "vga_control_module" (rect 5 0 132 12)(font "Arial" ))
	(text "inst" (rect 8 144 36 156)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 21 12)(font "Arial" ))
		(text "CLK" (rect 21 27 42 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "RSTn" (rect 0 0 28 12)(font "Arial" ))
		(text "RSTn" (rect 21 43 49 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "Flam_Sig" (rect 0 0 56 12)(font "Arial" ))
		(text "Flam_Sig" (rect 21 59 77 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "Addr_Data" (rect 0 0 63 12)(font "Arial" ))
		(text "Addr_Data" (rect 21 75 84 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "Ready_Sig" (rect 0 0 63 12)(font "Arial" ))
		(text "Ready_Sig" (rect 21 91 84 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "Column_Addr_Sig[10..0]" (rect 0 0 155 12)(font "Arial" ))
		(text "Column_Addr_Sig[10..0]" (rect 21 107 176 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "Row_Addr_Sig[10..0]" (rect 0 0 134 12)(font "Arial" ))
		(text "Row_Addr_Sig[10..0]" (rect 21 123 155 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 288 32)
		(output)
		(text "Done_VGA" (rect 0 0 56 12)(font "Arial" ))
		(text "Done_VGA" (rect 211 27 267 39)(font "Arial" ))
		(line (pt 288 32)(pt 272 32)(line_width 1))
	)
	(port
		(pt 288 48)
		(output)
		(text "Addr[17..0]" (rect 0 0 77 12)(font "Arial" ))
		(text "Addr[17..0]" (rect 190 43 267 55)(font "Arial" ))
		(line (pt 288 48)(pt 272 48)(line_width 3))
	)
	(port
		(pt 288 64)
		(output)
		(text "Red_Sig" (rect 0 0 49 12)(font "Arial" ))
		(text "Red_Sig" (rect 218 59 267 71)(font "Arial" ))
		(line (pt 288 64)(pt 272 64)(line_width 1))
	)
	(port
		(pt 288 80)
		(output)
		(text "Green_Sig" (rect 0 0 63 12)(font "Arial" ))
		(text "Green_Sig" (rect 204 75 267 87)(font "Arial" ))
		(line (pt 288 80)(pt 272 80)(line_width 1))
	)
	(port
		(pt 288 96)
		(output)
		(text "Blue_Sig" (rect 0 0 56 12)(font "Arial" ))
		(text "Blue_Sig" (rect 211 91 267 103)(font "Arial" ))
		(line (pt 288 96)(pt 272 96)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 272 144)(line_width 1))
	)
)
