

================================================================
== Vitis HLS Report for 'load_params_func_2_Pipeline_VITIS_LOOP_40_5'
================================================================
* Date:           Fri Jul 18 13:03:34 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       98|       98|  0.980 us|  0.980 us|   97|   97|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_5  |       96|       96|         3|          3|          4|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%oc_1 = alloca i32 1" [cnn_layer.cpp:40]   --->   Operation 6 'alloca' 'oc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln40_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sext_ln40"   --->   Operation 7 'read' 'sext_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln40_cast = sext i31 %sext_ln40_read"   --->   Operation 8 'sext' 'sext_ln40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem3, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_7, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%store_ln40 = store i6 0, i6 %oc_1" [cnn_layer.cpp:40]   --->   Operation 10 'store' 'store_ln40' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc47"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%oc = load i6 %oc_1" [cnn_layer.cpp:40]   --->   Operation 12 'load' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.28ns)   --->   "%icmp_ln40 = icmp_eq  i6 %oc, i6 32" [cnn_layer.cpp:40]   --->   Operation 13 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.28ns)   --->   "%add_ln40 = add i6 %oc, i6 1" [cnn_layer.cpp:40]   --->   Operation 15 'add' 'add_ln40' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc47.split, void %for.end49.exitStub" [cnn_layer.cpp:40]   --->   Operation 16 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i16 %gmem3, i32 %sext_ln40_cast" [cnn_layer.cpp:40]   --->   Operation 17 'getelementptr' 'gmem3_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i6 %oc" [cnn_layer.cpp:42]   --->   Operation 18 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.29ns)   --->   "%store_ln40 = store i6 %add_ln40, i6 %oc_1" [cnn_layer.cpp:40]   --->   Operation 19 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.29>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 20 [1/1] (7.30ns)   --->   "%gmem3_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem3_addr" [cnn_layer.cpp:42]   --->   Operation 20 'read' 'gmem3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_13" [cnn_layer.cpp:41]   --->   Operation 21 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [cnn_layer.cpp:40]   --->   Operation 22 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i5 %trunc_ln42" [cnn_layer.cpp:42]   --->   Operation 23 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%local_bias_addr = getelementptr i16 %local_bias, i32 0, i32 %zext_ln42" [cnn_layer.cpp:42]   --->   Operation 24 'getelementptr' 'local_bias_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln42 = store i16 %gmem3_addr_read, i5 %local_bias_addr" [cnn_layer.cpp:42]   --->   Operation 25 'store' 'store_ln42' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc47" [cnn_layer.cpp:40]   --->   Operation 26 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.878ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln40', cnn_layer.cpp:40) of constant 0 on local variable 'oc', cnn_layer.cpp:40 [8]  (1.298 ns)
	'load' operation 6 bit ('oc', cnn_layer.cpp:40) on local variable 'oc', cnn_layer.cpp:40 [11]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln40', cnn_layer.cpp:40) [12]  (1.282 ns)
	'store' operation 0 bit ('store_ln40', cnn_layer.cpp:40) of variable 'add_ln40', cnn_layer.cpp:40 on local variable 'oc', cnn_layer.cpp:40 [25]  (1.298 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem3_addr_read', cnn_layer.cpp:42) on port 'gmem3' (cnn_layer.cpp:42) [20]  (7.300 ns)

 <State 3>: 1.755ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('local_bias_addr', cnn_layer.cpp:42) [23]  (0.000 ns)
	'store' operation 0 bit ('store_ln42', cnn_layer.cpp:42) of variable 'gmem3_addr_read', cnn_layer.cpp:42 on array 'local_bias' [24]  (1.755 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
