
icetime topological timing analysis report
==========================================

Info: max_span_hack is enabled: estimate is conservative.

Report for critical path:
-------------------------

        lc40_18_16_4 (LogicCell40) [clk] -> lcout: 0.640 ns
     0.640 ns net_70592 (UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_O_SB_LUT4_I2_O_SB_DFFER_E_4_Q[1])
        t6858 (LocalMux) I -> O: 0.330 ns
        inmux_17_17_70756_70830 (InMux) I -> O: 0.260 ns
        lc40_17_17_7 (LogicCell40) in3 -> lcout: 0.316 ns
     1.545 ns net_66641 (UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_O_SB_LUT4_I2_O_SB_DFFER_E_Q_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI)
        t6411 (LocalMux) I -> O: 0.330 ns
        inmux_16_18_66805_66832 (InMux) I -> O: 0.260 ns
        lc40_16_18_0 (LogicCell40) in1 -> carryout: 0.260 ns
     2.393 ns t984
        lc40_16_18_1 (LogicCell40) carryin -> carryout: 0.126 ns
     2.520 ns net_66836 (UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_O_SB_LUT4_I2_O_SB_DFFER_E_Q_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3])
        lc40_16_18_2 (LogicCell40) carryin -> carryout: 0.126 ns
     2.646 ns net_66842 (UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_O_SB_LUT4_I2_O_SB_DFFER_E_Q_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3])
        lc40_16_18_3 (LogicCell40) carryin -> carryout: 0.126 ns
     2.772 ns net_66848 (UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_O_SB_LUT4_I2_O_SB_DFFER_E_Q_SB_LUT4_I3_1_O[3])
        inmux_16_18_66848_66858 (InMux) I -> O: 0.260 ns
        lc40_16_18_4 (LogicCell40) in3 -> lcout: 0.316 ns
     3.347 ns net_62685 (UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_O_SB_LUT4_I2_O_SB_DFFER_E_Q_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2])
        odrv_16_18_62685_62832 (Odrv4) I -> O: 0.372 ns
        t6020 (Span4Mux_h4) I -> O: 0.316 ns
        t6019 (Span4Mux_v4) I -> O: 0.372 ns
        t6018 (LocalMux) I -> O: 0.330 ns
        inmux_11_16_46192_46228 (InMux) I -> O: 0.260 ns
        lc40_11_16_4 (LogicCell40) in3 -> lcout: 0.316 ns
     5.311 ns net_42054 (UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_O_SB_LUT4_I2_O_SB_DFFER_E_Q_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2])
        odrv_11_16_42054_38108 (Odrv4) I -> O: 0.372 ns
        t3748 (Span4Mux_v4) I -> O: 0.372 ns
        t3752 (Span4Mux_h4) I -> O: 0.316 ns
        t3751 (Span4Mux_h4) I -> O: 0.316 ns
        t3750 (Span4Mux_v4) I -> O: 0.372 ns
        t3749 (LocalMux) I -> O: 0.330 ns
        inmux_21_11_86326_86372 (InMux) I -> O: 0.260 ns
     7.646 ns net_86372 (UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_O_SB_LUT4_I2_O_SB_DFFER_E_Q_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2])
        lc40_21_11_3 (LogicCell40) in0 [setup]: 0.400 ns
     8.046 ns net_82206 (aes_module_inst.aes_din[98])

Resolvable net names on path:
     0.640 ns ..  1.229 ns UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_O_SB_LUT4_I2_O_SB_DFFER_E_4_Q[1]
     1.545 ns ..  2.134 ns UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_O_SB_LUT4_I2_O_SB_DFFER_E_Q_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
     2.520 ns ..  2.520 ns UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_O_SB_LUT4_I2_O_SB_DFFER_E_Q_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
     2.646 ns ..  2.646 ns UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_O_SB_LUT4_I2_O_SB_DFFER_E_Q_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
     2.772 ns ..  3.032 ns UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_O_SB_LUT4_I2_O_SB_DFFER_E_Q_SB_LUT4_I3_1_O[3]
     3.347 ns ..  4.995 ns UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_O_SB_LUT4_I2_O_SB_DFFER_E_Q_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
     5.311 ns ..  7.646 ns UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_O_SB_LUT4_I2_O_SB_DFFER_E_Q_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
                  lcout -> aes_module_inst.aes_din[98]

Total number of logic levels: 8
Total path delay: 8.05 ns (124.28 MHz)

