<html><body><samp><pre>
<!@TC:1394665913>
#Build: Synplify Pro G-2012.09-SP1 , Build 168R, Nov 26 2012
#install: C:\synopsys\fpga_G201209SP1
#OS: Windows 7 6.1
#Hostname: EEWS303A-041

#Implementation: rev_2

<a name=compilerReport162>$ Start of Compile</a>
#Wed Mar 12 23:11:54 2014

Synopsys VHDL Compiler, version comp201209rcp1, Build 124R, built Nov 27 2012
@N: : <!@TM:1394665914> | Running in 64-bit mode 
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\synopsys\fpga_G201209SP1\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1394665914> | Setting time resolution to ns
@N: : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:30:7:30:10:@N::@XP_MSG">rcb.vhd(30)</a><!@TM:1394665914> | Top entity is set to rcb.
File H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\config_pack.vhd changed - recompiling
File C:\synopsys\fpga_G201209SP1\lib\vhd\std_textio.vhd changed - recompiling
File H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\ram_fsm.vhd changed - recompiling
File H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\project_pack.vhd changed - recompiling
File H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\pix_word_cache.vhd changed - recompiling
File H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\helper_funcs.vhd changed - recompiling
File H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd changed - recompiling
VHDL syntax check successful!
File H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:30:7:30:10:@N:CD630:@XP_MSG">rcb.vhd(30)</a><!@TM:1394665914> | Synthesizing work.rcb.rtl1 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:79:17:79:19:@N:CD231:@XP_MSG">rcb.vhd(79)</a><!@TM:1394665914> | Using onehot encoding for type state_type (s_error="10000000")
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\pix_word_cache.vhd:9:7:9:21:@N:CD630:@XP_MSG">pix_word_cache.vhd(9)</a><!@TM:1394665914> | Synthesizing work.pix_word_cache.pwc 
Post processing for work.pix_word_cache.pwc
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\ram_fsm.vhd:7:7:7:14:@N:CD630:@XP_MSG">ram_fsm.vhd(7)</a><!@TM:1394665914> | Synthesizing work.ram_fsm.synth 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\ram_fsm.vhd:21:17:21:19:@N:CD233:@XP_MSG">ram_fsm.vhd(21)</a><!@TM:1394665914> | Using sequential encoding for type state_t
Post processing for work.ram_fsm.synth
Post processing for work.rcb.rtl1
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:1394665914> | All reachable assignments to one_vector(0) assign '1'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:1394665914> | All reachable assignments to one_vector(1) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:1394665914> | All reachable assignments to one_vector(2) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:1394665914> | All reachable assignments to one_vector(3) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:1394665914> | All reachable assignments to one_vector(4) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:1394665914> | All reachable assignments to one_vector(5) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:1394665914> | All reachable assignments to one_vector(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:96:8:96:18:@W:CL111:@XP_MSG">rcb.vhd(96)</a><!@TM:1394665914> | All reachable assignments to one_vector(7) assign '0'; register removed by optimization</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\ram_fsm.vhd:22:9:22:14:@N:CL201:@XP_MSG">ram_fsm.vhd(22)</a><!@TM:1394665914> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:80:8:80:13:@N:CL201:@XP_MSG">rcb.vhd(80)</a><!@TM:1394665914> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 12 23:11:54 2014

###########################################################]

</pre></samp></body></html>
Premap Report


</pre></samp></body></html>
<a name=mapperReport163>Synopsys Achronix Technology Pre-mapping, Version maprc, Build 1352R, Built Nov 27 2012 10:01:01</a>
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Linked File: <a href="H:\Desktop\GitHub\VHDL\rev_2\proj_1_scck.rpt:@XP_FILE">proj_1_scck.rpt</a>
Printing clock  summary report in "H:\Desktop\GitHub\VHDL\rev_2\proj_1_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1394665916> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1394665916> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 95MB)



<a name=mapperReport164>Clock Summary</a>
**************

Start       Requested     Requested     Clock        Clock                
Clock       Frequency     Period        Type         Group                
--------------------------------------------------------------------------
rcb|clk     4.2 MHz       240.663       inferred     Autoconstr_clkgroup_0
==========================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\ram_fsm.vhd:16:22:16:30:@W:MT529:@XP_MSG">ram_fsm.vhd(16)</a><!@TM:1394665916> | Found inferred clock rcb|clk which controls 102 sequential elements including ram_state_machine.data_del[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

syn_allowed_resources : blockrams=1026  set on top level netlist rcb
Finished Pre Mapping Phase.Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 121MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 12 23:11:56 2014

###########################################################]

</pre></samp></body></html>
Map & Optimize Report


</pre></samp></body></html>
<a name=mapperReport165>Synopsys Achronix Technology Mapper, Version maprc, Build 1352R, Built Nov 27 2012 10:01:01</a>
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1394665920> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1394665920> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 94MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 121MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1394665920> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 121MB)

Encoding state machine state[0:7] (view:work.rcb(rtl1))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N: : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\rcb.vhd:95:8:95:20:@N::@XP_MSG">rcb.vhd(95)</a><!@TM:1394665920> | Found counter in view:work.rcb(rtl1) inst idle_counter[7:0]
Loop detected across counter idle_counter[7:0] - No Carry Save Implementation. 
Encoding state machine state[0:3] (view:work.ram_fsm(synth))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\ram_fsm.vhd:16:12:16:20:@N:BN362:@XP_MSG">ram_fsm.vhd(16)</a><!@TM:1394665920> | Removing sequential instance ram_state_machine.addr_del[5] in hierarchy view:work.rcb(rtl1) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\ram_fsm.vhd:16:12:16:20:@N:BN362:@XP_MSG">ram_fsm.vhd(16)</a><!@TM:1394665920> | Removing sequential instance ram_state_machine.addr_del[4] in hierarchy view:work.rcb(rtl1) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\ram_fsm.vhd:16:12:16:20:@N:BN362:@XP_MSG">ram_fsm.vhd(16)</a><!@TM:1394665920> | Removing sequential instance ram_state_machine.addr_del[3] in hierarchy view:work.rcb(rtl1) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\ram_fsm.vhd:16:12:16:20:@N:BN362:@XP_MSG">ram_fsm.vhd(16)</a><!@TM:1394665920> | Removing sequential instance ram_state_machine.addr_del[2] in hierarchy view:work.rcb(rtl1) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\ram_fsm.vhd:16:12:16:20:@N:BN362:@XP_MSG">ram_fsm.vhd(16)</a><!@TM:1394665920> | Removing sequential instance ram_state_machine.addr_del[1] in hierarchy view:work.rcb(rtl1) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\ram_fsm.vhd:16:12:16:20:@N:BN362:@XP_MSG">ram_fsm.vhd(16)</a><!@TM:1394665920> | Removing sequential instance ram_state_machine.addr_del[0] in hierarchy view:work.rcb(rtl1) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\ram_fsm.vhd:16:12:16:20:@N:BN362:@XP_MSG">ram_fsm.vhd(16)</a><!@TM:1394665920> | Removing sequential instance ram_state_machine.addr_del[7] in hierarchy view:work.rcb(rtl1) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\ram_fsm.vhd:16:12:16:20:@N:BN362:@XP_MSG">ram_fsm.vhd(16)</a><!@TM:1394665920> | Removing sequential instance ram_state_machine.addr_del[6] in hierarchy view:work.rcb(rtl1) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 122MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 123MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 123MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 123MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 124MB peak: 125MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -0.98ns		 148 /        92
   2		0h:00m:01s		    -0.93ns		 156 /        92
------------------------------------------------------------

@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\rcb.vhd:76:8:76:18:@N:FX271:@XP_MSG">rcb.vhd(76)</a><!@TM:1394665920> | Instance "dbb_busReg\.Y[1]" with 32 loads replicated 3 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\rcb.vhd:76:8:76:18:@N:FX271:@XP_MSG">rcb.vhd(76)</a><!@TM:1394665920> | Instance "dbb_busReg\.Y[0]" with 24 loads replicated 2 times to improve timing 
Timing driven replication report
Added 5 Registers via timing driven replication
Added 0 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -0.68ns		 185 /        97
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -0.68ns		 185 /        97
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 125MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1394665920> | The option to pack flops in the IOB has not been specified  

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 125MB)



<a name=clockReport166>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 97 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
<a href="@|S:clk@|E:curr_vram_word[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 @XP_NAMES_BY_PROP">ClockId0001</a>       clk                 port                   97         curr_vram_word[0]
=========================================================================================
===== Gated/Generated Clocks =====
************** None **************
----------------------------------
==================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base H:\Desktop\GitHub\VHDL\rev_2\proj_1.srm

Writing scf file... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 122MB peak: 125MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1394665920> | Synopsys Constraint File time units using default value of 1ns  
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1394665920> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 125MB)

Writing Verilog Structural files

Finished Writing Verilog Structural files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 125MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1394665920> | Found inferred clock rcb|clk with period 1.83ns. Please declare a user-defined clock on object "p:clk"</font> 



<a name=timingReport167>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Mar 12 23:12:00 2014
#


Top view:               rcb
Requested Frequency:    547.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1394665920> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1394665920> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary168>Performance Summary </a>
*******************


Worst slack in design: -0.791

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
rcb|clk            547.9 MHz     382.3 MHz     1.825         2.616         -0.791     inferred     Autoconstr_clkgroup_0
========================================================================================================================





<a name=clockRelationships169>Clock Relationships</a>
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
rcb|clk   rcb|clk  |  1.825       -0.791  |  No paths    -      |  0.913       0.240  |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo170>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport171>Detailed Report for Clock: rcb|clk</a>
====================================



<a name=startingSlack172>Starting Points with Worst Slack</a>
********************************

                            Starting                                                  Arrival           
Instance                    Reference     Type      Pin     Net                       Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
dbb_busReg\.Y_1_rep1        rcb|clk       DFFE      q       dbb_busReg\.Y_1_rep1      0.040       -0.791
dbb_busReg\.Y_fast[1]       rcb|clk       DFFE      q       dbb_busReg\.Y_fast[1]     0.040       -0.791
px_cache.store_ram_0[1]     rcb|clk       DFFER     q       pxcache_store_0[1]        0.040       -0.732
px_cache.store_ram_1[1]     rcb|clk       DFFER     q       pxcache_store_1[1]        0.040       -0.732
px_cache.store_ram_2[1]     rcb|clk       DFFER     q       pxcache_store_2[1]        0.040       -0.732
px_cache.store_ram_3[1]     rcb|clk       DFFER     q       pxcache_store_3[1]        0.040       -0.732
px_cache.store_ram_4[1]     rcb|clk       DFFER     q       pxcache_store_4[1]        0.040       -0.732
px_cache.store_ram_5[1]     rcb|clk       DFFER     q       pxcache_store_5[1]        0.040       -0.732
px_cache.store_ram_6[1]     rcb|clk       DFFER     q       pxcache_store_6[1]        0.040       -0.732
px_cache.store_ram_7[1]     rcb|clk       DFFER     q       pxcache_store_7[1]        0.040       -0.732
========================================================================================================


<a name=endingSlack173>Ending Points with Worst Slack</a>
******************************

                             Starting                                      Required           
Instance                     Reference     Type      Pin     Net           Time         Slack 
                             Clock                                                            
----------------------------------------------------------------------------------------------
px_cache.store_ram_1[1]      rcb|clk       DFFER     d       N_169_i_0     1.795        -0.791
px_cache.store_ram_2[1]      rcb|clk       DFFER     d       N_174_i_0     1.795        -0.791
px_cache.store_ram_3[1]      rcb|clk       DFFER     d       N_178_i_0     1.795        -0.791
px_cache.store_ram_4[1]      rcb|clk       DFFER     d       N_182_i_0     1.795        -0.791
px_cache.store_ram_5[1]      rcb|clk       DFFER     d       N_196_i_0     1.795        -0.791
px_cache.store_ram_6[1]      rcb|clk       DFFER     d       N_200_i_0     1.795        -0.791
px_cache.store_ram_7[1]      rcb|clk       DFFER     d       N_337_i_0     1.795        -0.791
px_cache.store_ram_8[1]      rcb|clk       DFFER     d       N_339_i_0     1.795        -0.791
px_cache.store_ram_9[1]      rcb|clk       DFFER     d       N_140_i_0     1.795        -0.791
px_cache.store_ram_10[1]     rcb|clk       DFFER     d       N_144_i_0     1.795        -0.791
==============================================================================================



<a name=worstPaths174>Worst Path Information</a>
<a href="H:\Desktop\GitHub\VHDL\rev_2\proj_1.srr:srsfH:\Desktop\GitHub\VHDL\rev_2\proj_1.srs:fp:22159:24679:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.825
    - Setup time:                            0.030
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.795

    - Propagation time:                      2.586
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.791

    Number of logic level(s):                6
    Starting point:                          dbb_busReg\.Y_1_rep1 / q
    Ending point:                            px_cache.store_ram_1[1] / d
    The start point is clocked by            rcb|clk [rising] on pin ck
    The end   point is clocked by            rcb|clk [rising] on pin ck

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dbb_busReg\.Y_1_rep1                                       DFFE      q        Out     0.040     0.040       -         
dbb_busReg\.Y_1_rep1                                       Net       -        -       0.305     -           5         
px_cache.store_ram_0_RNIVEDT[1]                            LUT4      din0     In      -         0.345       -         
px_cache.store_ram_0_RNIVEDT[1]                            LUT4      dout     Out     0.118     0.463       -         
N_15                                                       Net       -        -       0.216     -           1         
px_cache.store_ram_0_RNIOGRP1[1]                           LUT4      din1     In      -         0.679       -         
px_cache.store_ram_0_RNIOGRP1[1]                           LUT4      dout     Out     0.118     0.797       -         
N_19                                                       Net       -        -       0.216     -           1         
px_cache.store_ram_0_RNINEFI2[1]                           LUT4      din0     In      -         1.013       -         
px_cache.store_ram_0_RNINEFI2[1]                           LUT4      dout     Out     0.118     1.131       -         
N_22                                                       Net       -        -       0.246     -           2         
px_cache.store_ram_0_RNI093A5[1]                           LUT4      din0     In      -         1.377       -         
px_cache.store_ram_0_RNI093A5[1]                           LUT4      dout     Out     0.118     1.495       -         
N_26                                                       Net       -        -       0.216     -           1         
px_cache.PWRITE\.store_ram_0_5_i_0_m2_6_mb_RNI063P8[1]     LUT4      din1     In      -         1.711       -         
px_cache.PWRITE\.store_ram_0_5_i_0_m2_6_mb_RNI063P8[1]     LUT4      dout     Out     0.118     1.829       -         
store_ram_0_5_i_0_m2_6_mb_RNI063P8[1]                      Net       -        -       0.423     -           15        
px_cache.store_ram_1_RNO[1]                                LUT4      din0     In      -         2.252       -         
px_cache.store_ram_1_RNO[1]                                LUT4      dout     Out     0.118     2.370       -         
N_169_i_0                                                  Net       -        -       0.216     -           1         
px_cache.store_ram_1[1]                                    DFFER     d        In      -         2.586       -         
======================================================================================================================
Total path delay (propagation time + setup) of 2.616 is 0.778(29.7%) logic and 1.838(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.825
    - Setup time:                            0.030
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.795

    - Propagation time:                      2.586
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.791

    Number of logic level(s):                6
    Starting point:                          dbb_busReg\.Y_fast[1] / q
    Ending point:                            px_cache.store_ram_1[1] / d
    The start point is clocked by            rcb|clk [rising] on pin ck
    The end   point is clocked by            rcb|clk [rising] on pin ck

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dbb_busReg\.Y_fast[1]                                      DFFE      q        Out     0.040     0.040       -         
dbb_busReg\.Y_fast[1]                                      Net       -        -       0.305     -           5         
px_cache.PWRITE\.store_ram_0_5_i_0_m2_6_am[1]              LUT4      din0     In      -         0.345       -         
px_cache.PWRITE\.store_ram_0_5_i_0_m2_6_am[1]              LUT4      dout     Out     0.118     0.463       -         
store_ram_0_5_i_0_m2_6_am[1]                               Net       -        -       0.216     -           1         
px_cache.PWRITE\.store_ram_0_5_i_0_m2_6_mb[1]              LUT4      din0     In      -         0.679       -         
px_cache.PWRITE\.store_ram_0_5_i_0_m2_6_mb[1]              LUT4      dout     Out     0.118     0.797       -         
N_316                                                      Net       -        -       0.216     -           1         
px_cache.PWRITE\.store_ram_0_5_i_0_m2_6_mb_RNIL69G1[1]     LUT4      din1     In      -         1.013       -         
px_cache.PWRITE\.store_ram_0_5_i_0_m2_6_mb_RNIL69G1[1]     LUT4      dout     Out     0.118     1.131       -         
N_21                                                       Net       -        -       0.246     -           2         
px_cache.PWRITE\.store_ram_0_5_i_0_m2_6_mb_RNIK4T82[1]     LUT4      din0     In      -         1.377       -         
px_cache.PWRITE\.store_ram_0_5_i_0_m2_6_mb_RNIK4T82[1]     LUT4      dout     Out     0.118     1.495       -         
N_24                                                       Net       -        -       0.216     -           1         
px_cache.PWRITE\.store_ram_0_5_i_0_m2_6_mb_RNI063P8[1]     LUT4      din0     In      -         1.711       -         
px_cache.PWRITE\.store_ram_0_5_i_0_m2_6_mb_RNI063P8[1]     LUT4      dout     Out     0.118     1.829       -         
store_ram_0_5_i_0_m2_6_mb_RNI063P8[1]                      Net       -        -       0.423     -           15        
px_cache.store_ram_1_RNO[1]                                LUT4      din0     In      -         2.252       -         
px_cache.store_ram_1_RNO[1]                                LUT4      dout     Out     0.118     2.370       -         
N_169_i_0                                                  Net       -        -       0.216     -           1         
px_cache.store_ram_1[1]                                    DFFER     d        In      -         2.586       -         
======================================================================================================================
Total path delay (propagation time + setup) of 2.616 is 0.778(29.7%) logic and 1.838(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.825
    - Setup time:                            0.030
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.795

    - Propagation time:                      2.586
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.791

    Number of logic level(s):                6
    Starting point:                          dbb_busReg\.Y_1_rep1 / q
    Ending point:                            px_cache.store_ram_1[1] / d
    The start point is clocked by            rcb|clk [rising] on pin ck
    The end   point is clocked by            rcb|clk [rising] on pin ck

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dbb_busReg\.Y_1_rep1                                       DFFE      q        Out     0.040     0.040       -         
dbb_busReg\.Y_1_rep1                                       Net       -        -       0.305     -           5         
px_cache.store_ram_1_RNI1LJV[1]                            LUT4      din0     In      -         0.345       -         
px_cache.store_ram_1_RNI1LJV[1]                            LUT4      dout     Out     0.118     0.463       -         
N_17                                                       Net       -        -       0.216     -           1         
px_cache.store_ram_1_RNID8MU1[1]                           LUT4      din1     In      -         0.679       -         
px_cache.store_ram_1_RNID8MU1[1]                           LUT4      dout     Out     0.118     0.797       -         
N_18                                                       Net       -        -       0.216     -           1         
px_cache.store_ram_1_RNIC6AN2[1]                           LUT4      din0     In      -         1.013       -         
px_cache.store_ram_1_RNIC6AN2[1]                           LUT4      dout     Out     0.118     1.131       -         
N_23                                                       Net       -        -       0.246     -           2         
px_cache.store_ram_0_RNI093A5[1]                           LUT4      din1     In      -         1.377       -         
px_cache.store_ram_0_RNI093A5[1]                           LUT4      dout     Out     0.118     1.495       -         
N_26                                                       Net       -        -       0.216     -           1         
px_cache.PWRITE\.store_ram_0_5_i_0_m2_6_mb_RNI063P8[1]     LUT4      din1     In      -         1.711       -         
px_cache.PWRITE\.store_ram_0_5_i_0_m2_6_mb_RNI063P8[1]     LUT4      dout     Out     0.118     1.829       -         
store_ram_0_5_i_0_m2_6_mb_RNI063P8[1]                      Net       -        -       0.423     -           15        
px_cache.store_ram_1_RNO[1]                                LUT4      din0     In      -         2.252       -         
px_cache.store_ram_1_RNO[1]                                LUT4      dout     Out     0.118     2.370       -         
N_169_i_0                                                  Net       -        -       0.216     -           1         
px_cache.store_ram_1[1]                                    DFFER     d        In      -         2.586       -         
======================================================================================================================
Total path delay (propagation time + setup) of 2.616 is 0.778(29.7%) logic and 1.838(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.825
    - Setup time:                            0.030
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.795

    - Propagation time:                      2.586
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.791

    Number of logic level(s):                6
    Starting point:                          dbb_busReg\.Y_1_rep1 / q
    Ending point:                            px_cache.store_ram_1[1] / d
    The start point is clocked by            rcb|clk [rising] on pin ck
    The end   point is clocked by            rcb|clk [rising] on pin ck

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dbb_busReg\.Y_1_rep1                                       DFFE      q        Out     0.040     0.040       -         
dbb_busReg\.Y_1_rep1                                       Net       -        -       0.305     -           5         
px_cache.store_ram_13_RNIG8DU[1]                           LUT4      din0     In      -         0.345       -         
px_cache.store_ram_13_RNIG8DU[1]                           LUT4      dout     Out     0.118     0.463       -         
N_16                                                       Net       -        -       0.216     -           1         
px_cache.store_ram_1_RNID8MU1[1]                           LUT4      din0     In      -         0.679       -         
px_cache.store_ram_1_RNID8MU1[1]                           LUT4      dout     Out     0.118     0.797       -         
N_18                                                       Net       -        -       0.216     -           1         
px_cache.store_ram_1_RNIC6AN2[1]                           LUT4      din0     In      -         1.013       -         
px_cache.store_ram_1_RNIC6AN2[1]                           LUT4      dout     Out     0.118     1.131       -         
N_23                                                       Net       -        -       0.246     -           2         
px_cache.store_ram_0_RNI093A5[1]                           LUT4      din1     In      -         1.377       -         
px_cache.store_ram_0_RNI093A5[1]                           LUT4      dout     Out     0.118     1.495       -         
N_26                                                       Net       -        -       0.216     -           1         
px_cache.PWRITE\.store_ram_0_5_i_0_m2_6_mb_RNI063P8[1]     LUT4      din1     In      -         1.711       -         
px_cache.PWRITE\.store_ram_0_5_i_0_m2_6_mb_RNI063P8[1]     LUT4      dout     Out     0.118     1.829       -         
store_ram_0_5_i_0_m2_6_mb_RNI063P8[1]                      Net       -        -       0.423     -           15        
px_cache.store_ram_1_RNO[1]                                LUT4      din0     In      -         2.252       -         
px_cache.store_ram_1_RNO[1]                                LUT4      dout     Out     0.118     2.370       -         
N_169_i_0                                                  Net       -        -       0.216     -           1         
px_cache.store_ram_1[1]                                    DFFER     d        In      -         2.586       -         
======================================================================================================================
Total path delay (propagation time + setup) of 2.616 is 0.778(29.7%) logic and 1.838(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.825
    - Setup time:                            0.030
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.795

    - Propagation time:                      2.586
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.791

    Number of logic level(s):                6
    Starting point:                          dbb_busReg\.Y_1_rep1 / q
    Ending point:                            px_cache.store_ram_1[1] / d
    The start point is clocked by            rcb|clk [rising] on pin ck
    The end   point is clocked by            rcb|clk [rising] on pin ck

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dbb_busReg\.Y_1_rep1                                       DFFE      q        Out     0.040     0.040       -         
dbb_busReg\.Y_1_rep1                                       Net       -        -       0.305     -           5         
px_cache.store_ram_12_RNIE27S[1]                           LUT4      din0     In      -         0.345       -         
px_cache.store_ram_12_RNIE27S[1]                           LUT4      dout     Out     0.118     0.463       -         
N_14                                                       Net       -        -       0.216     -           1         
px_cache.store_ram_0_RNIOGRP1[1]                           LUT4      din0     In      -         0.679       -         
px_cache.store_ram_0_RNIOGRP1[1]                           LUT4      dout     Out     0.118     0.797       -         
N_19                                                       Net       -        -       0.216     -           1         
px_cache.store_ram_0_RNINEFI2[1]                           LUT4      din0     In      -         1.013       -         
px_cache.store_ram_0_RNINEFI2[1]                           LUT4      dout     Out     0.118     1.131       -         
N_22                                                       Net       -        -       0.246     -           2         
px_cache.store_ram_0_RNI093A5[1]                           LUT4      din0     In      -         1.377       -         
px_cache.store_ram_0_RNI093A5[1]                           LUT4      dout     Out     0.118     1.495       -         
N_26                                                       Net       -        -       0.216     -           1         
px_cache.PWRITE\.store_ram_0_5_i_0_m2_6_mb_RNI063P8[1]     LUT4      din1     In      -         1.711       -         
px_cache.PWRITE\.store_ram_0_5_i_0_m2_6_mb_RNI063P8[1]     LUT4      dout     Out     0.118     1.829       -         
store_ram_0_5_i_0_m2_6_mb_RNI063P8[1]                      Net       -        -       0.423     -           15        
px_cache.store_ram_1_RNO[1]                                LUT4      din0     In      -         2.252       -         
px_cache.store_ram_1_RNO[1]                                LUT4      dout     Out     0.118     2.370       -         
N_169_i_0                                                  Net       -        -       0.216     -           1         
px_cache.store_ram_1[1]                                    DFFER     d        In      -         2.586       -         
======================================================================================================================
Total path delay (propagation time + setup) of 2.616 is 0.778(29.7%) logic and 1.838(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
<a name=resourceUsage175>Resource Usage Report for rcb </a>

Mapping to part: acx22ihd1000fbga2280std
Cell usage:
ALU        4 uses
DFF        14 uses
DFFE         29 uses
DFFER         28 uses
DFFN         16 uses
DFFC         6 uses
DFFP         4 uses
LUT4            173 uses

I/O ports: 62
I/O primitives: 62
PADIN          34 uses
PADOUT         28 uses

I/O Register bits:                  0
Register bits not including I/Os:   97 (0%)

Mapping Summary:
Total  LUTs: 173 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 35MB peak: 125MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Wed Mar 12 23:12:00 2014

###########################################################]

</pre></samp></body></html>
