
<html><head><title>OpenAccess Wiring Terminology</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="leenap" />
<meta name="CreateDate" content="2023-07-12" />
<meta name="CreateTime" content="1689152514" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="" />
<meta name="DocTitle" content="Mixed Signal (MS) Interoperability Guide" />
<meta name="DocType" content="Methodology" />
<meta name="FileTitle" content="OpenAccess Wiring Terminology" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="dmsflow" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-07-12" />
<meta name="ModifiedTime" content="1689152514" />
<meta name="NextFile" content="Trim_Metal_Interoperability.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design,Digital IC Design," />
<meta name="PrevFile" content="Netlist-Driven_Mixed_Signal_Design_Flow.html" />
<meta name="c_product" content="Virtuoso Layout Suite,Innovus," />
<meta name="Product" content="Virtuoso Layout Suite,Innovus," />
<meta name="ProductFamily" content="Virtuoso Layout Suite,Innovus," />
<meta name="ProductVersion" content="22.13" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Mixed Signal (MS) Interoperability Guide -- OpenAccess Wiring Terminology" />
<meta name="Version" content="22.13" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="dmsflow221" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.20.001" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="dmsflowTOC.html">Contents</a></li><li><a class="prev" href="Netlist-Driven_Mixed_Signal_Design_Flow.html" title="Netlist-Driven_Mixed_Signal_Design_Flow">Netlist-Driven_Mixed_Signal_De ...</a></li><li style="float: right;"><a class="viewPrint" href="dmsflow.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Trim_Metal_Interoperability.html" title="Trim_Metal_Interoperability">Trim_Metal_Interoperability</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Mixed Signal (MS) Interoperability Guide<br />Product Version 22.13, Last Updated in July 2023</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <div style="width: 100%; font-size: 32px; text-align: left;               font-weight: bold;">9</div>
<h1 style="margin: 4px 0 4px;"><span>OpenAccess Wiring Terminology</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p></p>
<div class="toc-macro rbtoc1689152473655">
<ul class="toc-indentation">
<li><a href="#OpenAccessWiringTerminology-CreatinganInteroperableDigitalBlockFloorplaninVirtuosoLayoutSuiteXL">Creating an Interoperable Digital Block Floorplan in Virtuoso Layout Suite XL</a></li>
<li><a href="#OpenAccessWiringTerminology-UnderstandingSymbolicandGeometricRouting">Understanding Symbolic and Geometric Routing</a>
<ul class="toc-indentation">
<li><a href="#OpenAccessWiringTerminology-DifferencesBetweenSymbolicandGeometricRouting">Differences&#160;Between Symbolic and Geometric Routing</a></li>
<li><a href="#OpenAccessWiringTerminology-IdentifyingSymbolicRoutingandGeometricRouting">Identifying Symbolic Routing and Geometric Routing</a></li>
<li><a href="#OpenAccessWiringTerminology-IdentifyingtheRouteStatusforSymbolicandGeometricRouting">Identifying the Route Status for Symbolic and Geometric Routing</a></li>
<li><a href="#OpenAccessWiringTerminology-WaysofCreatingWiresinVirtuosoandInnovusEnvironment">Ways of Creating Wires in Virtuoso and Innovus Environment</a></li>
</ul>
</li>
<li><a href="#OpenAccessWiringTerminology-LockingaNetUsingVirtuosoSpace-BasedRouter(VSR)">Locking a Net Using Virtuoso Space-Based Router (VSR)</a>
<ul class="toc-indentation">
<li><a href="#OpenAccessWiringTerminology-Lockingapartiallyroutednet">Locking a partially routed net</a></li>
<li><a href="#OpenAccessWiringTerminology-Lockinganetthatiscompletelyunrouted">Locking a net that is completely unrouted</a></li>
<li><a href="#OpenAccessWiringTerminology-Lockingacompletelyroutednet">Locking a completely routed net</a></li>
<li><a href="#OpenAccessWiringTerminology-UnlockingNets">Unlocking Nets</a></li>
<li><a href="#OpenAccessWiringTerminology-HighlightingLockedNets">Highlighting Locked Nets</a></li>
</ul>
</li>
<li><a href="#OpenAccessWiringTerminology-EditingNetAttributesinVirtuosoEditingNetAttributes">Editing Net Attributes in Virtuoso</a></li>
<li><a href="#OpenAccessWiringTerminology-Wire/NetMappingBetweenVirtuosoandInnovusWire/NetMapping">Wire/Net Mapping Between Virtuoso and Innovus</a></li>
<li><a href="#OpenAccessWiringTerminology-HandlingofWiresfromVirtuosoinInnovusVirtuosoWiresInInnovus">Handling of Wires from Virtuoso in Innovus</a>
<ul class="toc-indentation">
<li><a href="#OpenAccessWiringTerminology-ConversionofWirestoDEFSPECIALNETSinInnovus">Conversion of Wires to DEF SPECIALNETS in Innovus</a></li>
<li><a href="#OpenAccessWiringTerminology-ImplicationsoftheConversioninInnovus">&#160;Implications of the Conversion in Innovus</a></li>
<li><a href="#OpenAccessWiringTerminology-AddressingtheConversionIssue">Addressing the Conversion Issue</a></li>
<li><a href="#OpenAccessWiringTerminology-HowToPreventtheConversionIssue">How To Prevent the Conversion Issue</a></li>
</ul>
</li>
<li><a href="#OpenAccessWiringTerminology-WiringConnectivityinInnovusWiringConnectivity">Wiring Connectivity in Innovus</a></li>
<li><a href="#OpenAccessWiringTerminology-WiringExtractioninInnovusWiringExtraction">Wiring Extraction in Innovus</a></li>
</ul>
</div>

<p></p>
<h2 id="OpenAccessWiringTerminology-CreatinganInteroperableDigitalBlockFloorplaninVirtuosoLayoutSuiteXL"><span class="cad-head-number">9.1 </span>Creating an Interoperable Digital Block Floorplan in Virtuoso Layout Suite XL</h2>

<p>Virtuoso Layout Suite XL (VXL) provides a connectivity-aware environment. An interoperable digital block floorplan created in VXL can be later used in Innovus. To create an interoperable digital block floorplan in VXL:</p>
<ol><li>Create a top-level floorplan in VXL.<ol><li>
<p>Use <em>Launch</em> -&gt; <em>Configure Physical Hierarchy</em>&#160;(CPH) to create analog and digital softBlocks.</p>
</li><li>
<p>Define the digital softBlocks as blockType <code>DIGITAL</code>.</p>
</li><li>
<p>Create the top-level and softBlock layout views with <em>Floorplan</em> -&gt; <em>Generate Physical Hierarchy</em>&#160;(GPH).</p>
</li></ol><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956022.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="CPH2.png" data-linked-resource-id="425956022" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956022.png" width="640" /></span><br />Refer to the&#160;<a href="Schematic-Driven_Mixed_Signal_Design_Flow.html">Schematic-Driven Mixed Signal Design Flow</a> chapter for more information on this step.</li><li>Optimize the top-level floorplan and reshape the softBlock boundaries (Level-1 editing) by using Virtuoso Floorplanner. See the&#160;<a href="Schematic-Driven_Mixed_Signal_Design_Flow.html">Schematic-Driven Mixed Signal Design Flow</a> chapter for more information on this step.</li><li>
<p>Optimize and align IO pins with Pin Optimizer.</p>
<ol><li>
<p>Use <em>Edit</em> -&gt; <em>Advanced</em> -&gt; <em>Align</em> to fully align these IO pins with reference objects.<br /><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956021.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="Ed-Adv-Al.png" data-linked-resource-id="425956021" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956021.png" /></span></p>
</li><li>
<p>Make sure that the Placement Status of the pins is <em>placed</em> or <em>fixed</em>.</p>
</li></ol></li><li>
<p>Define the correct <em>Signal Type</em> for power/ground nets.&#160;In Innovus, the power and ground nets are SPECIAL NETS. If they are defined as <code>signal</code>, they will be treated as regular nets by NanoRoute.</p>
<ol><li>
<p>Select the net in the VXL Navigator and use the Property Editor assistant to check or change the signal type.&#160;Ideally the signal type is correctly defined in schematic as this will be propagated automatically to layout.</p>
</li></ol></li><li>
<p>Create top-level supply routing with geometric wires (geometric routes).&#160;Power/Ground pre-routing needs to be created as geometric wires (&quot;Part of Route : FALSE&quot;, nets that would be in the DEF SPECIALNETS section).</p>
<ol><li>
<p>Use the <em>Create</em> -&gt;<em> Shape</em> -&gt; <em>Geometric Wire</em> after enabling GUI access for creating geometric wires by including the following in the <code>.cdsinit</code> file:<br /><code>; Enable the Create -&gt; Shape -&gt; Geometric Wire functionality</code><br /><code>envSetVal( &quot;we&quot; &quot;mixedSignalWireEditingEnvironment&quot; &#39;boolean t )<br /></code></p>
</li><li>
<p>Make sure that the manually placed Vias (<em>Create</em> -&gt; <em>Via)</em> are also geometric routes (Part of Route : FALSE).&#160;To achieve this, deselect the&#160;<em>Create In Route</em> on Create Via Options form.<br /><br /><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956019.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="CreateViaOptions_h.png" data-linked-resource-id="425956019" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956019.png" /></span></p>
</li><li>
<p>If you want to convert symbolic wires to geometric wires on legacy IP, use the <em>Edit</em> -&gt; <em>Wiring</em> -&gt;<em> Compose Trunks</em> command.<br />Normal signal pre-routing has to be done with symbolic wires either manually with <em>Create</em> -&gt; <em>Wiring</em> -&gt; <em>Wire</em>&#160;or with automatic routing (In&#160;Virtuoso Space-based Router&#160;(VSR), select&#160;<em>Route</em> -&gt; <em>Automatic Routing</em>).</p>
</li></ol></li><li>
<p>Push down power/ground routing.&#160;The top-level supply routing can be pushed down into the digital block-level floorplan.</p>
</li><ol><li>
<p>Select&#160;<em>Floorplan</em> -&gt;&#160;<em>Soft Block Update -&gt; Push Into Blocks.<br /><br /><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956010.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="pushroutes.png" data-linked-resource-id="425956010" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956010.png" /></span><br /></em>Refer to the&#160;<a href="Schematic-Driven_Mixed_Signal_Design_Flow.html">Schematic-Driven Mixed Signal Design Flow</a> chapter for more information on this step.</p>
</li></ol><li>
<p>Create Placement and/or Routing (P&amp;R) blockages in the digital block floorplan. The P&amp;R&#160;blockages must be created as OpenAccess blockages:</p>
<ol><li>
<p>Select <em>Create</em> -&gt; <em>P&amp;R Objects</em> -&gt; <em>Blockage</em>.<br /><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956030.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="createblockage.png" data-linked-resource-id="425956030" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956030.png" /></span></p>
</li></ol></li><li>
<p>Define interoperable constraints.&#160;Create the required routing constraints (diffpair, shielding, non-default rules, bus constraints, and so on) with Virtuoso Constraint Manager. These constraints are saved in the OpenAccess view and are<br />interoperable with Innovus.<br />Check the&#160;<a href="Routing_Constraint_Interoperability.html">Routing Constraint Interoperability</a>&#160;chapter for more information on this step.</p>
</li><li>
<p>Run the <span>OpenAccess Database Interoperability Checker (OA DB Checker)</span>.&#160;Check the&#160;<a href="OpenAccess_Database_Interoperability_Checker.html">OpenAccess Database Interoperability Checker</a>&#160;chapter for more information on this step.<br />This is an example how to use custom settings to check for floorplan inconsistencies.<br /><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956029.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="oadbchecker.PNG" data-linked-resource-id="425956029" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956029.png" /></span></p>

<p><code>....<br />Performing
Check for existence of PG terms in Netlist....<br />
INFO (CHECKER_DESGN-27): Found terminal &#8216;VSS&#8217; with ground sigType in the
cellView.<br />
INFO (CHECKER_DESGN-27): Found terminal &#8216;VDD&#8217; with power sigType in the
cellView.<br />
PASSED.</code></p>

<p><code>Checking
SigTypes of named power and ground nets....<br />
<br />
</code></p>

<p><code>Performing
Check for existence of non-drawing shapes....PASSED.</code></p>

<p><code>Checking
for pins on non-routing layers in the design....PASSED.</code></p>

<p><code>&#160;</code></p>

<p><code>Checking
the incompatible wires/wire segments....PASSED.</code></p>

<p><br /><code>Checking for presence of pcell
cache ......PASSED.</code></p>

<p><code>Checking for XL
compliancy.....PASSED.</code></p>

<p><code>Checking placement
status of hard macros...PASSED.</code></p>

<p><code>&#160;</code></p>

<p><code>Final Summary</code><br /><code>Type of checks PASSED FAILED</code><br /><code>-----------------------------------------------------------------------------</code></p>

<p><code>Design Library Checks:</code><br /><code>Pin shape check for terminals
PASSED</code><br /><code>&#39;|&#39; char in instance names&#160;<span>FAILED</span></code><br /><code>Bus Annotation check&#160;<span>FAILED</span></code><br /><code>Check Nets and their Inst terms&#39;
sig type&#160;<span>FAILED</span></code><br /><code>Power/Ground Checks PASSED</code><br /><code>Check signal types of named nets PASSED</code><br /><code>Shapes on drawing purpose PASSED</code><br /><code>Pins on non-routing layer check
PASSED</code><br /><code>Unsupported routing shapes PASSED</code><br /><code>MS constraints check PASSED</code><br /><code>PCell cache check PASSED</code><br /><code>XL Compliancy check PASSED</code><br /><code>Placement status check PASSED</code></p>
</li><li>
<p>Import the floorplan, placement and routing data in Innovus.&#160;</p>
<ol><li>
<p>To enable mixed-signal interoperability flow, make the following settings at Innouvs startup:<code><br /></code></p>

<p><code><span class="fontredcadence">setOaxMode</span> <span class="fontredcadence">-updateMode</span> auto</code></p>

<p><code><span class="fontredcadence">setViaGenMode</span> <span class="fontredcadence">-symmetrical_via_only</span> true</code></p>

<p>For more information, see the&#160;<a href="Design_Data_Preparation.html">Design Data Preparation</a> chapter.<code><br /></code></p>
</li><li>
<p>Use&#160;<code><span class="fontredcadence">oaIn</span></code>&#160;with the&#160;<code>-filter</code>&#160;option to read only the object types that are chosen:<br /><code><span class="fontredcadence">oaIn</span> &lt;<em>lib cell view</em>&gt; -filter {boundary pin_shapes blockages special_routing}</code></p>

<p><span>For more information, see the&#160;<a href="Schematic-Driven_Mixed_Signal_Design_Flow.html">Schematic-Driven Mixed Signal Design Flow</a></span><span>&#160;chapter.</span></p>
</li></ol>
<p>Now you should see all the floorplan objects created with Virtuoso XL in Innovus.</p>
</li></ol>
<p><span class="confluence-anchor-link" id="OpenAccessWiringTerminology-SymbolicRouting"></span></p>
<h2 id="OpenAccessWiringTerminology-UnderstandingSymbolicandGeometricRouting"><span class="cad-head-number">9.2 </span>Understanding Symbolic and Geometric Routing</h2>
<h3 id="OpenAccessWiringTerminology-DifferencesBetweenSymbolicandGeometricRouting"><span class="cad-head-number">9.2.1 </span>Differences&#160;Between Symbolic and Geometric Routing</h3>

<p>Symbolic routing:</p>
<ul><li>Represents the routing used by automatic routers.</li></ul><ul><li>Corresponds to DEF&#160;NETS&#160;section which are&#160;signal&#160;(default) routing.</li></ul><ul><li>Contains path segments with matching end-points.</li></ul><ul><li>Contains via origin matching with end-points.</li></ul><ul><li>is contained in&#160;oaRoutes.</li></ul>
<p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956023.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="symbolic_routing.png" data-linked-resource-id="425956023" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956023.png" /></span></p>

<p>Geometric routing:</p>
<ul><li>is often used for power and ground and other hand-crafted nets.</li></ul><ul><li>does not require paths, path segments and vias, and end points to match and be contained in&#160;oaRoutes.</li></ul><ul><li>corresponds to DEF&#160;SPECIALNETS&#160;section which are special routing.</li></ul><p align="left"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956024.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="geometric_routing.png" data-linked-resource-id="425956024" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956024.png" /></span></p>
<h3 id="OpenAccessWiringTerminology-IdentifyingSymbolicRoutingandGeometricRouting"><span class="cad-head-number">9.2.2 </span>Identifying Symbolic Routing and Geometric Routing</h3>
<ul><li>When you use the Property Editor GUI, the&#160;<em>Part of a route</em>&#160;field is true in case of symbolic routing and false in case of geometric routing.</li></ul><ul><li>When you use Property Editor Assistant, invoked from the task assistant in Virtuoso, the&#160;<em>Part of a route&#160;</em>field is true in case of symbolic and false in case of geometric routing.</li></ul><p align="left"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956025.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="identifying_symbolic_routing.png" data-linked-resource-id="425956025" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956025.png" /></span></p>
<p align="left"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956026.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="identifying_geometric_routing.png" data-linked-resource-id="425956026" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956026.png" /></span></p>
<ul><li>When you use SKILL, it returns the ID number in case of symbolic routing and no value in case geometric routing.</li></ul><h3 id="OpenAccessWiringTerminology-IdentifyingtheRouteStatusforSymbolicandGeometricRouting"><span class="cad-head-number">9.2.3 </span>Identifying the Route Status for Symbolic and Geometric Routing</h3>
<ul><li>For Property Editor, the route status in case of symbolic and geometric routing is Normal, Fixed, and Lock.</li></ul><ul><li>For Property Editor Assistant, the route status in case of symbolic and geometric routing is: Normal, Fixed, and Lock.</li></ul><p align="left"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956027.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="route_status1.png" data-linked-resource-id="425956027" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956027.png" /></span></p>
<p align="left"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956028.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="route_status2.png" data-linked-resource-id="425956028" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956028.png" /></span></p>
<ul><li>In case of SKILL, the route status is returned as:&#160;nil,&#160;locked,&#160;fixed, and&#160;normal.</li></ul><h3 id="OpenAccessWiringTerminology-WaysofCreatingWiresinVirtuosoandInnovusEnvironment"><span class="cad-head-number">9.2.4 </span>Ways of Creating Wires in Virtuoso and Innovus Environment</h3>
<div class="table-wrap"><table class="confluenceTable cadenceTable" id="cadDefaultfont" style="width: 720px;"><colgroup><col style="width: 320px;" /><col style="width: 320px;" /></colgroup><tbody><tr><td class="confluenceTd"><strong>Virtuoso</strong></td>
<td class="confluenceTd"><strong>Innovus</strong></td>
</tr>
<tr><td class="confluenceTd">
<p>Geometric (SPECIALNETS)</p>
<ul><li>VLS-L ways of creating routing:<ul><li><em>Create &gt; Wiring&#160; + Compose Trunks&#160;</em>command (Recommended)<br />The <em>Compose Trunks&#160;</em>command&#160;converts the selected set of shapes into a trunk object, which can be used in Virtuoso with the Pin to Trunk router or the Power router.</li><li><em>Create &gt; Shape &gt; Path</em></li><li><em>Create &gt; Shape &gt; Geometric </em><em>Wire</em><ul><li>Paths</li><li>Segments</li></ul></li></ul></li></ul><ul><li>RiDE/Chip Assembly Router<ul><li>Power Planning</li></ul></li></ul></td>
<td class="confluenceTd">
<p>Geometric (SPECIALNETS)</p>
<ul><li>Sroute and&#160;Wire Editor<ul><li>PathSegs not belonging to oaRoutes</li></ul></li><li>Power Planning</li><li>Flip Chip router</li></ul>
<p><strong>Note</strong>: To create SPECIALNETS for Innovus (nets that would be in the DEF SPECIALNETS section), geometric routes need to be created in Virtuoso. To enable GUI access for creating geometric routes, include the following in the .cdsinit file.</p>

<p>&#160;<code>; Enable the Create-&gt;Geometric Wire functionality</code></p>

<p><code>envSetVal( &quot;we&quot; &quot;mixedSignalWireEditingEnvironment&quot; &#39;boolean t )</code></p>
</td>
</tr>
<tr><td class="confluenceTd">Symbolic (NETS)<ul><li>VLS-L ways of creating routing:<ul><li><em>Create &gt; Wiring &gt; Bus</em></li></ul></li><li>VLS-XL/ GXL/CE ways of creating routing:<ul><li>Above 3</li><li><em>Create &gt; Wiring &gt; Wire</em></li><li><em>Create &gt; Wiring &gt; Bus</em></li><li><em>Create &gt; Wiring &gt; Point to Point</em></li><li><em>Create &gt; Wiring &gt; Guided </em><em>Routing</em></li><li><em>Route &gt; Automatic Routing</em></li><li><em>Route &gt; Routing Scripts</em></li></ul></li><li>RiDE/Chip Assembly Router (VSR)<ul><li>Net/bus routing</li></ul></li></ul></td>
<td class="confluenceTd">
<p>Symbolic (NETS)</p>
<ul><li>Nanoroute,&#160;Wroute, and&#160;Wire Editor<ul><li style="list-style-type: none;background-image: none;"><ul><li>Path segments belonging to oaRoutes</li></ul></li></ul></li></ul></td>
</tr>
</tbody></table></div>

<p><strong>Note:&#160;</strong>In Innovus, the usage is for flip-chip routing and only geometric routing is allowed.</p>

<p><span class="confluence-anchor-link" id="OpenAccessWiringTerminology-LockingaNetUsingVSR"></span></p>
<h2 id="OpenAccessWiringTerminology-LockingaNetUsingVirtuosoSpace-BasedRouter(VSR)"><span class="cad-head-number">9.3 </span>Locking a Net Using Virtuoso Space-Based Router (VSR)</h2>
<h3 id="OpenAccessWiringTerminology-Lockingapartiallyroutednet"><span class="cad-head-number">9.3.1 </span>Locking a partially routed net</h3>

<p>To lock a partially routed net, ensure that:</p>
<ul><li>The existing wiring objects (pathSegs, vias, and paths) are locked.</li></ul><ul><li>Rerouting the design can complete the net, but the pre-existing wiring objects do not change.</li></ul><ul><li>The new objects that complete the route are not locked. You must lock them explicitly.</li></ul><h3 id="OpenAccessWiringTerminology-Lockinganetthatiscompletelyunrouted"><span class="cad-head-number">9.3.2 </span>Locking a net that is completely unrouted</h3>

<p>To lock a completely unrouted net, ensure that:</p>
<ul><li>There are no wiring objects to lock.</li></ul><ul><li>Rerouting the design results in routing the net.</li></ul><ul><li>The wiring objects are not locked. You must lock them explicitly.</li></ul><h3 id="OpenAccessWiringTerminology-Lockingacompletelyroutednet"><span class="cad-head-number">9.3.3 </span>Locking a completely routed net</h3>

<p>To lock a completely routed net, ensure that:</p>
<ul><li>Every wiring object on the net is locked.</li></ul><ul><li>Rerouting the design does not alter any wiring object on the net.</li></ul><h3 id="OpenAccessWiringTerminology-UnlockingNets"><span class="cad-head-number">9.3.4 </span>Unlocking Nets</h3>

<p>To unlock the nets:</p>
<ul><li>Delete the constraints in Virtuoso Constraints Manager.</li></ul><ul><li>Select the nets in the Navigator.</li></ul><h3 id="OpenAccessWiringTerminology-HighlightingLockedNets"><span class="cad-head-number">9.3.5 </span>Highlighting Locked Nets</h3>

<p>Highlight locked nets by clicking the highlight icon on the Virtuoso Space-Based Router tool bar. Clicking the icon a second time removes the highlighting.</p>
<h2 id="OpenAccessWiringTerminology-EditingNetAttributesinVirtuosoEditingNetAttributes"><span class="cad-head-number">9.4 </span>Editing Net Attributes in Virtuoso<span class="confluence-anchor-link" id="OpenAccessWiringTerminology-EditingNetAttributes"></span></h2>

<p>To edit net attributes,</p>
<ol><li>Select the net in the Navigator.</li><li>Set the Signal Type using the pull-down menu in the Property Editor.</li></ol><p align="left"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956011.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="editing_net_attributes.png" data-linked-resource-id="425956011" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956011.png" /></span></p>
<h2 id="OpenAccessWiringTerminology-Wire/NetMappingBetweenVirtuosoandInnovusWire/NetMapping"><span class="cad-head-number">9.5 </span>Wire/Net Mapping Between Virtuoso and Innovus<span class="confluence-anchor-link" id="OpenAccessWiringTerminology-Wire/NetMapping"></span></h2>

<p>The following table summarizes the wire/net mapping between Virtuoso and Innovus:</p>
<p align="left"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956012.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="wire-net_mapping.png" data-linked-resource-id="425956012" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956012.png" /></span></p>
<h2 id="OpenAccessWiringTerminology-HandlingofWiresfromVirtuosoinInnovusVirtuosoWiresInInnovus"><span class="cad-head-number">9.6 </span>Handling of Wires from Virtuoso in Innovus<span class="confluence-anchor-link" id="OpenAccessWiringTerminology-VirtuosoWiresInInnovus"></span></h2>
<h3 id="OpenAccessWiringTerminology-ConversionofWirestoDEFSPECIALNETSinInnovus"><span class="cad-head-number">9.6.1 </span>Conversion of Wires to DEF SPECIALNETS in Innovus</h3>

<p>Mixed Signal users may face an issue where some wires or wire segments created&#160;in Virtuoso may change to DEF SPECIALNETS when brought into Innovus. For example, sometimes, wires created using wire edits, wire assistant&#160;auto route, and from Virtuoso Space-based Router may be&#160;converted to DEF SPECIALNETS in Innovus. This happens because Innovus does not support all the attributes associated with a&#160;wire when brought from Virtuoso (although there is no change in physical shape). Innovus&#160;looks for some specific attributes to retain properties on wires brought from&#160;Virtuoso.&#160;One of these attribute is related to the wire extension.&#160;If the wires follow the&#160;<code>½</code>&#160;width or&#160;<code>0</code>&#160;width extension, the wire attribute is&#160;retained. For other variable extensions, Innovus will convert the wires to DEF&#160;SPECIALNETS.</p>

<p><u>Examples of situations where Innovus would convert a wire to DEF SPECIALNETS</u></p>

<p>Wire editor and Wire Assistant auto route can create modified extents ,which will cause the conversion of wires to DEF SPECIALNETS.&#160;Modified extents are mainly used for:</p>
<ul><li>
<p>DRC coverage<br />In this example, the via is smaller than the wire width. The extents can be modified to adjust the corners. Note that this can occur from either the creation of vias or the use of custom via or via variants</p>
<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><div class="content-wrapper"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image confluence-thumbnail" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956013.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="DRC_Coverage1.png" data-linked-resource-id="425956013" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956013.png" /></span></div>
</td>
<td class="confluenceTd"><div class="content-wrapper"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image confluence-thumbnail" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956014.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="DRC_Coverage2.png" data-linked-resource-id="425956014" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956014.png" /></span></div>
</td>
</tr>
</tbody></table></div>
</li><li>
<p>Via Maximization<br />In this example, the code attempts to create an array of vias between the shapes. The minNumCut rules may or may not kick in and require additional vias but if there is sufficient room to add more, the router will try.</p>
<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><div class="content-wrapper"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image confluence-thumbnail" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956015.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="Via_max1.png" data-linked-resource-id="425956015" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956015.png" /></span></div>
</td>
<td class="confluenceTd"><div class="content-wrapper"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image confluence-thumbnail" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956016.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="Via_max2.png" data-linked-resource-id="425956016" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956016.png" /></span></div>
</td>
</tr>
</tbody></table></div>
</li><li>
<p>Directional width and wrong-way routing<br />In this example, either because of required directional width rules from the foundry or because of tapering and same layer wrong way routing, the router creates custom extents. There is no clean work around for this one in Innovus if we extend or truncate. The result is that the code has been simplified to do similar things for all cases with single layer or layer change.</p>
<span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956017.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="directional_width.png" data-linked-resource-id="425956017" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956017.png" /></span>
<p>For routing layers that have different&#160;preferred direction and non-preferred direction widths, Innovus expects the following</p>

<p>In the DEF, a vertical default route in the NETS section will have a&#160;width of 0.10 μm with extension of 0.05 μm, while a horizontal route&#160;will have a width of 0.14 μm with extension of 0.05 μm, as shown in&#160;the DEF NETS routing example below:<br /><code>-net1 (&#8230;) + ROUTED metal2 (1 0) (1 2) (3 2) (3</code>&#160;3)<code>&#160;;</code></p>

<p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/425956009/425956018.png" data-linked-resource-container-id="425956009" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="DEF-directional.png" data-linked-resource-id="425956018" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/425956009/425956018.png" /></span></p>

<p>In more advanced nodes, wider widths are required for non-preferred direction.&#160;The following example shows route with wrong-way segment:<code><br /><code>LAYER METAL2...WIDTH 0.1 ;</code><br /><code>PROPERTY LEF58_WIDTH &quot;WIDTH 0.14 WRONGDIRECTION ;</code><br /><code>&quot; ;...END METAL2</code><br />Or<br /><code>LAYER METAL2...PROPERTY LEF58_WIDTHTABLE &quot;WIDTHTABLE 0.1 ... ;</code><br /><code>WIDTHTABLE 0.14 ... WRONGDIRECTION ; &quot; ;...END METAL2</code></code></p>
</li></ul>
<p><strong>Notes</strong></p>
<ul><li>Wires created through the&#160;<code>run_vsr</code>&#160;command in Innovus do not&#160;get affected.</li><li>In Innovus:<ul><li>DEF NETS is treated as symbolic wiring structure (centerline/endpoint connected)</li><li>DEF SPECIALNETS is geometrically connected (so any overlap or abutment is treated as connected)</li></ul></li></ul>
<p></p>
<h3 id="OpenAccessWiringTerminology-ImplicationsoftheConversioninInnovus"><span class="cad-head-number">9.6.2 </span>&#160;<span style="">Implications of the Conversion in Innovus</span></h3>

<p>The conversion of wires to DEF SPECIALNETS has the following implications in Innovus:</p>
<ul><li>The conversion can be problematic because&#160;some parts of the flow in Innovus, such as buffer insertion on special nets, would not work well.</li><li>Sometimes a special setting may be needed in Innovus. For example, parasitic extraction needs special settings to extract special nets.</li><li>If the completed wires are not intended to be touched by Innovus&#160;tools, put a&#160;<code>skip_routing</code>&#160;attribute on those nets in Innovus. To do so, you can use one of the following commands:<ul><li><code><span class="fontredcadence">setAttribute -net</span>&#160;<em>net_name</em>&#160;-skip_routing true&#160;</code><br />Or</li><li><code><span class="fontredcadence">dbSet</span> $net_ptrs.<span class="fontredcadence">skipRouting</span> true</code>&#160;(Use the&#160;<code><span class="fontredcadence">dbGet</span></code>&#160;command to pass nets with a specific&#160;attribute to &#160;the&#160;<code><span class="fontredcadence">dbSet</span></code>&#160;command.)</li></ul></li></ul>
<p><strong>Note</strong>: To bring back the wires with the original attribute to Virtuoso&#160;after the round trip, for example after VXL &gt; Innovus &gt;VXL, set the following mode before&#160;opening an OpenAccess database in Innovus:&#160;<code>setOaxMode &#8211;updateMode true</code></p>
<h3 id="OpenAccessWiringTerminology-AddressingtheConversionIssue"><span class="cad-head-number">9.6.3 </span>Addressing the Conversion Issue</h3>

<p>You can use post route calls to clean up the&#160;modified/variable extents in Virtuoso. Use the following command in Virtuoso after all the wire edits are&#160;done:<br /><code>route_optimize &#8211;via_extent_optimization truncate &#8211;max_iterations 0</code></p>

<p>The above command changes the wiring and verify DRC correctness internally.</p>

<p>The&#160;<code>run_vsr</code>&#160;interface automatically calls the&#160;<code>route_optimize</code>&#160;command to minimize the above issue.</p>

<p>To find out which wires will be affected in Virtuoso, you can use OpenAcess DataBase Interoperability Checker. Use the&#160;<em>Check for incompatible wire/wire segments</em>&#160;option on the&#160;<em>Design&#160;</em>page of the OA DB Checker to identify the wires that will be affected when taken into Innovus.</p>

<p><strong>Note</strong>: In Innovus, you can use the&#160;<code><span class="fontredcadence">defOut</span></code>&#160;command to see if the corresponding net is&#160;in the SPECIALNETS or NETS section.</p>
<h3 id="OpenAccessWiringTerminology-HowToPreventtheConversionIssue"><span class="cad-head-number">9.6.4 </span>How To Prevent the Conversion Issue</h3>

<p>In some situations, a pathSeg may have <em>Part of a Route</em> set to false and be represented as DEF SPECIALNETS but the corresponding via might have <em>Part of a Route</em> set to true and be represented as DEF NETS. In this case, when the design is taken to Innovus, there will be problems during the optimization step because NanoRoute might delete the vias.</p>

<p>To fix this problem within Virtuoso, you can convert the via from DEF NETS to DEF SPECIALNETS by using the Skill routine defined below as follows:</p>

<p>In CIW:</p>
<p style="margin-left: 30.0px;"><code>load(&quot;partOfRtFalseForNetsDefinedInFile.il&quot;)</code></p>
<p style="margin-left: 30.0px;"><code>partOfRtFalse(&quot;<em>library</em>&quot; &quot;<em>cell</em>&quot; &quot;<em>view</em>&quot; &quot;filewithPGnets.txt&quot;)</code></p>

<p>In the above call, replace the <em>library</em>, <em>cell</em>, and <em>view</em> as required. For example, if your library is <code>amsPLL</code>, cell is <code>AA</code> and view is <code>layout</code>, the call would be as follows:</p>
<p style="margin-left: 30.0px;"><code>partOfRtFalse (&quot;amsPLL&quot; &quot;AA&quot; &quot;layout&quot; &quot;filewithPGnets.txt&quot;)</code></p>

<p>The <code>filewithPGnets.txt</code> lists the power and ground nets in the design, such as VDD, VSS , and so on.</p>

<p><strong>Skill routine</strong>:</p>
<pre>procedure(partOfRtFalse(library cell view fileName &quot;t&quot;)<br />let( (cv fp mylist mylist1 l_shape v_shape newmlist newvlist)<br />        envSetVal(&quot;layout&quot; &quot;extractKeepShapeAssignment&quot; &#39;boolean t)<br />; check if the file passed exists<br />unless(isFile(fileName)<br />  error(&quot;Please pass an existing file to the procedure&quot;)<br /> );unless</pre><pre>; open the file for read and get list of nets<br />; in it into mylist variable<br />fp = infile(fileName) ; In their flow hard code the location of the file and call it nets.txt.. check<br /> when(fp<br />      while( gets( nextLine fp)<br />       mylist = append(parseString(nextLine &quot;\n &quot;) mylist)<br />        )<br />   close(fp)<br />   );when</pre><pre>; make sure the elements in mylist are nets existing in the current design<br />; provide warning for net names present in the input file but not in the currently open design.<br />cv = dbOpenCellViewByType(library cell view)<br />;cv = geGetEditCellView()<br />mylist1 = setof(elem mylist<br />                !member(elem cv~&gt;nets~&gt;name)<br />              )</pre><pre>when(mylist1<br />  warn(&quot;Nets %L listed in the input file %s are not present in the current cellview %s/%s/%s&quot; mylist1 fileName cv~&gt;libName cv~&gt;cellName cv~&gt;viewName)<br /> );when</pre><pre>mylist = setof(elem mylist<br />                member(elem cv~&gt;nets~&gt;name)<br />             )</pre><pre>when(mylist</pre><pre><br /> printf(&quot;List of nets present in the text file are: %L\n&quot; mylist)</pre><pre>;Un-Comment this block section if need to work on pathSegs.<br />; Here working on pathSeg<br />l_shape=setof(obj cv~&gt;shapes obj~&gt;objType == &quot;pathSeg&quot;)<br />                 when(newmlist=setof(x l_shape member(x~&gt;net~&gt;name mylist))</pre><pre>                  when( newmlist~&gt;route!=nil &amp;&amp; newmlist~&gt;net~&gt;name!=nil<br />  foreach(targetshp newmlist<br />                         ;targetshp~&gt;lxStickyNet=t<br /> targetshp~&gt;route~&gt;objects=remove(targetshp targetshp~&gt;route~&gt;objects)</pre><pre> </pre><pre>                );foreach<br />          );when<br />         );when</pre><pre>; Here working on stdVia defs<br />v_shape=setof(vobj cv~&gt;vias vobj~&gt;objType == &quot;stdVia&quot;)<br />        when(newvlist=setof(x v_shape member(x~&gt;net~&gt;name mylist))<br />                when(newvlist~&gt;route!=nil &amp;&amp; newvlist~&gt;net~&gt;name!=nil<br />                foreach(targetvshp newvlist<br />                ;targetvshp~&gt;lxStickyNet=t<br />                targetvshp~&gt;route~&gt;objects=remove(targetvshp targetvshp~&gt;route~&gt;objects)<br />        printf(&quot;Attribute Part Of Route set to FALSE for Vias with net name %L...completed.\n&quot; targetvshp~&gt;net~&gt;name)<br />                );foreach<br />                );when<br />        );when</pre><pre><br /></pre><pre>   );when mylist</pre><pre>;dbSave(cv)<br />;dbClose(cv)</pre><pre><br /></pre><pre>);let<br />);procedure</pre><h2 id="OpenAccessWiringTerminology-WiringConnectivityinInnovusWiringConnectivity"><span class="cad-head-number">9.7 </span>Wiring Connectivity in Innovus<span class="confluence-anchor-link" id="OpenAccessWiringTerminology-WiringConnectivity"></span></h2>
<ul><li>Nets with the&#160;<code>COVER</code>&#160;attribute:</li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>Are not modified by Innovus optimization or routing.</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>Cannot be moved by either automatic layout or interactive commands.</li></ul></li></ul><ul><li>Nets with the&#160;<code>ANALOG</code>&#160;attribute:</li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>Are not modified by optimization</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>This attribute can be imported from the OpenAccess database or specified within Innovus.</li></ul></li></ul><ul><li>NanoRoute routes analog nets unless you specify the following command before routing:&#160;<br /><code><span class="fontredcadence">setNanoRouteMode</span><span class="fontredcadence"> -route_skip_analog</span> true</code></li></ul><ul><li>Early Global Route routes analog nets by default.&#160;</li></ul><ul><li>Connectivity extraction in verify connectivity based on shape overlap&#160;<br />geomConnect</li></ul><ul><li>Innovus wire editing will preserve the connectivity and DEF representation.</li></ul><h2 id="OpenAccessWiringTerminology-WiringExtractioninInnovusWiringExtraction"><span class="cad-head-number">9.8 </span>Wiring Extraction in Innovus<span class="confluence-anchor-link" id="OpenAccessWiringTerminology-WiringExtraction"></span></h2>

<p>In case your pre-routes have been created with geometric wires (outside a route/ special nets), you need to make sure to use the following option to get you pre-routes correctly extracted:</p>

<p>Extraction within Innovus should enable special net handling in order to perform extraction on analog/special nets:</p>

<p><code><span class="fontredcadence">setExtractRCMode</span> <span class="fontredcadence">-specialNet</span> true</code></p>

<p>You can specify this option in default and detail mode of extraction. Special nets are always extracted in sign-off extraction mode.</p>

<p>Innovus wire editing will preserve connectivity and DEF representation.</p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Netlist-Driven_Mixed_Signal_Design_Flow.html" id="prev" title="Netlist-Driven_Mixed_Signal_Design_Flow">Netlist-Driven_Mixed_Signal_De ...</a></em></b><b><em><a href="Trim_Metal_Interoperability.html" id="nex" title="Trim_Metal_Interoperability">Trim_Metal_Interoperability</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>