<profile>
    <ReportVersion>
        <Version>2020.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtex7</ProductFamily>
        <Part>xc7v585t-ffg1761-2</Part>
        <TopModelName>gemm</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.671</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>131369</Best-caseLatency>
            <Average-caseLatency>131369</Average-caseLatency>
            <Worst-caseLatency>131369</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.314 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.314 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.314 ms</Worst-caseRealTimeLatency>
            <Interval-min>131370</Interval-min>
            <Interval-max>131370</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <outer_middle>
                <TripCount>4096</TripCount>
                <Latency>131367</Latency>
                <AbsoluteTimeLatency>1313670</AbsoluteTimeLatency>
                <PipelineII>32</PipelineII>
                <PipelineDepth>328</PipelineDepth>
            </outer_middle>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>28</DSP>
            <FF>10666</FF>
            <LUT>6641</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1590</BRAM_18K>
            <DSP>1260</DSP>
            <FF>728400</FF>
            <LUT>364200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m1_address0</name>
            <Object>m1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m1_ce0</name>
            <Object>m1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m1_q0</name>
            <Object>m1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m1_address1</name>
            <Object>m1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m1_ce1</name>
            <Object>m1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m1_q1</name>
            <Object>m1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m2_address0</name>
            <Object>m2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m2_ce0</name>
            <Object>m2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m2_q0</name>
            <Object>m2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m2_address1</name>
            <Object>m2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m2_ce1</name>
            <Object>m2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m2_q1</name>
            <Object>m2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prod_address0</name>
            <Object>prod</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prod_ce0</name>
            <Object>prod</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prod_we0</name>
            <Object>prod</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prod_d0</name>
            <Object>prod</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule>
            <ModuleName>gemm</ModuleName>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>gemm</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.671</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>131369</Best-caseLatency>
                    <Average-caseLatency>131369</Average-caseLatency>
                    <Worst-caseLatency>131369</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.314 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.314 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.314 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>131370</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <outer_middle>
                        <Name>outer_middle</Name>
                        <TripCount>4096</TripCount>
                        <Latency>131367</Latency>
                        <AbsoluteTimeLatency>1.314 ms</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>328</PipelineDepth>
                    </outer_middle>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>28</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>10666</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>6641</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>gemm</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>gemm</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>gemm</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>gemm</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>gemm</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>gemm</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m1_address0</name>
                    <Object>m1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>12</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m1_ce0</name>
                    <Object>m1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m1_q0</name>
                    <Object>m1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m1_address1</name>
                    <Object>m1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>12</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m1_ce1</name>
                    <Object>m1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m1_q1</name>
                    <Object>m1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m2_address0</name>
                    <Object>m2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>12</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m2_ce0</name>
                    <Object>m2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m2_q0</name>
                    <Object>m2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m2_address1</name>
                    <Object>m2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>12</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m2_ce1</name>
                    <Object>m2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m2_q1</name>
                    <Object>m2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>prod_address0</name>
                    <Object>prod</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>12</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>prod_ce0</name>
                    <Object>prod</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>prod_we0</name>
                    <Object>prod</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>prod_d0</name>
                    <Object>prod</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <Args>
        <Arg ArgName="m1" index="0" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="m1_address0" name="m1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="m1_ce0" name="m1_ce0" usage="control" direction="in"/>
                <hwRef type="port" interface="m1_q0" name="m1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="m1_address1" name="m1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="m1_ce1" name="m1_ce1" usage="control" direction="in"/>
                <hwRef type="port" interface="m1_q1" name="m1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m2" index="1" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="m2_address0" name="m2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="m2_ce0" name="m2_ce0" usage="control" direction="in"/>
                <hwRef type="port" interface="m2_q0" name="m2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="m2_address1" name="m2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="m2_ce1" name="m2_ce1" usage="control" direction="in"/>
                <hwRef type="port" interface="m2_q1" name="m2_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="prod" index="2" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="prod_address0" name="prod_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="prod_ce0" name="prod_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="prod_we0" name="prod_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="prod_d0" name="prod_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m1_address0" type="data" busTypeName="data" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="m1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>m1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="m1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m1_address1" type="data" busTypeName="data" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="m1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>m1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="m1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m1_q0" type="data" busTypeName="data" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="m1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>m1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="m1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m1_q1" type="data" busTypeName="data" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="m1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>m1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="m1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m2_address0" type="data" busTypeName="data" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="m2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>m2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="m2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m2_address1" type="data" busTypeName="data" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="m2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>m2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="m2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m2_q0" type="data" busTypeName="data" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="m2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>m2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="m2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m2_q1" type="data" busTypeName="data" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="m2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>m2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="m2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="prod_address0" type="data" busTypeName="data" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="prod_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>prod_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="prod"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="prod_d0" type="data" busTypeName="data" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="prod_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>prod_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="prod"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="m1_address0">12</column>
                    <column name="m1_address1">12</column>
                    <column name="m1_q0">64</column>
                    <column name="m1_q1">64</column>
                    <column name="m2_address0">12</column>
                    <column name="m2_address1">12</column>
                    <column name="m2_q0">64</column>
                    <column name="m2_q1">64</column>
                    <column name="prod_address0">12</column>
                    <column name="prod_d0">64</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="m1">in, double*</column>
                    <column name="m2">in, double*</column>
                    <column name="prod">out, double*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Usage</keys>
                    <column name="m1">m1_address0, port, offset</column>
                    <column name="m1">m1_ce0, port, </column>
                    <column name="m1">m1_q0, port, </column>
                    <column name="m1">m1_address1, port, offset</column>
                    <column name="m1">m1_ce1, port, </column>
                    <column name="m1">m1_q1, port, </column>
                    <column name="m2">m2_address0, port, offset</column>
                    <column name="m2">m2_ce0, port, </column>
                    <column name="m2">m2_q0, port, </column>
                    <column name="m2">m2_address1, port, offset</column>
                    <column name="m2">m2_ce1, port, </column>
                    <column name="m2">m2_q1, port, </column>
                    <column name="prod">prod_address0, port, offset</column>
                    <column name="prod">prod_ce0, port, </column>
                    <column name="prod">prod_we0, port, </column>
                    <column name="prod">prod_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

