5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd inc3.1.vcd -o inc3.1.cdd -v inc3.1.v
3 0 $root $root NA 0 0 1
3 0 main main inc3.1.v 1 21 1
2 1 7 c000c 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 2 7 80008 0 1 400 0 0 i
2 3 7 8000c 1 37 1006 1 2
2 4 8 60009 1 0 20004 0 0 1 4 0
2 5 8 20002 0 1 400 0 0 a
2 6 8 20009 1 37 6 4 5
2 7 9 140017 0 0 20010 0 0 1 4 1
2 8 9 100010 0 1 400 0 0 a
2 9 9 100017 0 37 22 7 8
2 10 9 c000c 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 11 9 50006 1 1 14 0 0 i
2 12 9 50007 1 51 20010 0 11 32 2 aa aa aa aa aa aa aa aa
2 13 9 5000c 1 11 20004 10 12 1 2 102
2 14 9 1000e 1 39 6 13 0
1 a 3 830008 1 0 0 0 1 1 2
1 i 4 830008 1 0 31 0 32 65 1aa aa aa aa aa aa aa aa
4 9 0 0
4 14 9 0
4 6 14 14
4 3 6 6
