(S (NP (NP (NNP Gate-all-around) (NNP Vertical) (NNP Nanowire) (NNP Field) (NNP Effect) (NNP Transistors)) (PRN (-LRB- -LRB-) (NP (NNP VNWFET)) (-RRB- -RRB-))) (VP (VBP are) (NP (NP (VBG emerging) (NNS devices)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBP are) (ADJP (RB well) (VBN suited) (S (VP (TO to) (VP (VB pursue) (NP (NP (VBG scaling)) (PP (IN beyond) (NP (NP (JJ lateral) (VBG scaling) (NNS limitations)) (PP (IN around) (NP (CD 7nm))))))))))))))) (. .))
(S (NP (DT This) (NN work)) (VP (VBZ explores) (NP (NP (DT the) (JJ relative) (NNS merits) (CC and) (NNS drawbacks)) (PP (IN of) (NP (DT the) (NN technology)))) (PP (IN in) (NP (NP (DT the) (NN context)) (PP (IN of) (NP (JJ logic) (NN cell) (NN design)))))) (. .))
(S (NP (PRP We)) (VP (VBP describe) (NP (NP (DT a) (NX (NX (NN junctionless) (NN nanowire) (NN technology)) (CC and) (NX (VBN associated) (JJ compact) (NN model)))) (, ,) (SBAR (WHNP (WDT which)) (S (VP (ADVP (RB accurately)) (VBZ describes) (NP (NP (JJ fabricated) (NN device) (NN behavior)) (PP (IN in) (NP (NP (DT all) (NNS regions)) (PP (IN of) (NP (NNS operations))))) (PP (IN for) (NP (NP (NNS transistors)) (VP (VBN based) (PP (IN on) (NP (NP (QP (IN between) (CD 16) (CC and) (CD 625)) (JJ parallel) (NNS nanowires)) (PP (IN of) (NP (NP (NNS diameters)) (PP (IN between) (NP (CD 22) (CC and) (CD 50nm)))))))))))))))) (. .))
(S (NP (PRP We)) (VP (VBD used) (NP (DT this) (NN model)) (S (VP (TO to) (VP (VP (VB simulate) (NP (NP (DT the) (JJ projected) (NN performance)) (PP (IN of) (NP (NN inverter) (NN logic) (NNS gates))) (PP (VBN based) (PP (IN on) (NP (NP (JJ passive) (NN load)) (, ,) (NP (JJ active) (NN load)) (CC and) (NP (JJ complementary) (NNS topologies))))))) (CC and) (VP (VBP carry) (PRT (RP out)) (NP (NP (DT an) (NN performance) (NN exploration)) (PP (IN for) (NP (NP (DT the) (NN number)) (PP (IN of) (NP (NNS nanowires))) (PP (IN in) (NP (NNS transistors))))))))))) (. .))
(S (PP (IN In) (NP (NP (NNS terms)) (PP (IN of) (NP (NN compactness))))) (, ,) (PP (IN through) (NP (DT a) (VBN dedicated) (JJ full) (CD 3D) (NN layout) (NN design))) (, ,) (NP (PRP we)) (ADVP (RB also)) (VP (VBP demonstrate) (NP (NP (DT a) (CD 1.4x) (NN reduction)) (PP (IN in) (NP (JJ lateral) (NNS dimensions))) (PP (IN for) (NP (DT the) (JJ complementary) (NN structure))) (PP (IN with) (NP (NP (NN respect)) (PP (TO to) (NP (CD 7nm) (JJ FinFET-based) (NNS inverters))))))) (. .))
