/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 168 208)
	(text "ID" (rect 5 0 16 12)(font "Arial" ))
	(text "inst" (rect 8 176 25 188)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 21 12)(font "Arial" ))
		(text "CLK" (rect 21 27 42 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "CLK_CPU" (rect 0 0 50 12)(font "Arial" ))
		(text "CLK_CPU" (rect 21 43 71 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "CLK_1KHz" (rect 0 0 53 12)(font "Arial" ))
		(text "CLK_1KHz" (rect 21 59 74 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "Clk_1350Hz" (rect 0 0 59 12)(font "Arial" ))
		(text "Clk_1350Hz" (rect 21 75 80 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "RST" (rect 0 0 21 12)(font "Arial" ))
		(text "RST" (rect 21 91 42 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "WR" (rect 0 0 18 12)(font "Arial" ))
		(text "WR" (rect 21 107 39 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(input)
		(text "Address[2..0]" (rect 0 0 66 12)(font "Arial" ))
		(text "Address[2..0]" (rect 21 123 87 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "Data[31..0]" (rect 0 0 55 12)(font "Arial" ))
		(text "Data[31..0]" (rect 21 139 76 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "Launch" (rect 0 0 35 12)(font "Arial" ))
		(text "Launch" (rect 21 155 56 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 1))
	)
	(port
		(pt 152 32)
		(output)
		(text "Blank" (rect 0 0 27 12)(font "Arial" ))
		(text "Blank" (rect 104 27 131 39)(font "Arial" ))
		(line (pt 152 32)(pt 136 32)(line_width 1))
	)
	(port
		(pt 152 48)
		(output)
		(text "Insert" (rect 0 0 28 12)(font "Arial" ))
		(text "Insert" (rect 103 43 131 55)(font "Arial" ))
		(line (pt 152 48)(pt 136 48)(line_width 1))
	)
	(port
		(pt 152 64)
		(output)
		(text "Start" (rect 0 0 23 12)(font "Arial" ))
		(text "Start" (rect 108 59 131 71)(font "Arial" ))
		(line (pt 152 64)(pt 136 64)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 136 176)(line_width 1))
	)
)
