// Seed: 1769071729
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri id_2
);
  assign id_4 = id_1;
  assign id_4 = 1'b0;
  wire id_5;
  id_6(
      .id_0(1),
      .id_1(1),
      .id_2(id_4),
      .id_3(id_5),
      .id_4(1),
      .id_5(id_5),
      .id_6(),
      .id_7(id_5),
      .id_8(id_2),
      .id_9(id_7 * id_1 - (1)),
      .id_10(1)
  );
endmodule
module module_1 (
    input  tri0 id_0,
    output wor  id_1
);
  wire id_3;
  module_0(
      id_0, id_0, id_0
  );
endmodule
