SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_1_LOW	,	V_168
SUNI1x10GEXP_REG_GLOBAL_INTERRUPT_ENABLE	,	V_23
SUNI1x10GEXP_REG_TXXG_INTERRUPT	,	V_40
msleep	,	F_40
"is_pl4_outof_lock 0x%x, xaui_locked 0x%x\n"	,	L_3
elmer	,	V_27
dev	,	V_50
stats	,	V_70
pm3393_interrupt_enable	,	F_7
RxJabbers	,	V_129
A_ELMER0_INT_CAUSE	,	V_46
MAC_DIRECTION_RX	,	V_52
t1_rx_mode_allmulti	,	F_25
TxMulticastFramesTransmittedOK	,	V_146
cmac	,	V_1
adapter	,	V_4
TxUnicastFramesOK	,	V_145
A_PL_CAUSE	,	V_47
RxSymbolErrors	,	V_125
RxJumboFramesReceivedOK	,	V_134
rm	,	V_78
GFP_KERNEL	,	V_173
ro	,	V_101
F_PL_INTR_EXT	,	V_26
pmread	,	F_1
mid	,	V_159
SUNI1x10GEXP_REG_RXXG_MULTICAST_HASH_LOW	,	V_84
SUNI1x10GEXP_REG_EFLX_FIFO_OVERFLOW_ERROR_INDICATION	,	V_42
t1_rx_mode	,	V_77
"PM3393 intr cause 0x%x\n"	,	L_1
pm3393_ops	,	V_175
SUNI1x10GEXP_REG_TXXG_SA_15_0	,	V_164
OFFSET	,	F_3
pm3393_interrupt_clear	,	F_11
TxJumboFramesReceivedOK	,	V_152
MAC_DIRECTION_TX	,	V_56
SUNI1x10GEXP_REG_RXXG_MULTICAST_HASH_HIGH	,	V_87
pm3393_interrupt_handler	,	F_12
u8	,	V_98
SUNI1x10GEXP_REG_MASTER_INTERRUPT_STATUS	,	V_45
ETH_ALEN	,	V_92
i	,	V_181
SUNI1x10GEXP_REG_PL4IO_LOCK_DETECT_MASK	,	V_19
regs	,	V_24
SUNI1x10GEXP_REG_RXXG_MULTICAST_HASH_MIDLOW	,	V_85
x	,	V_176
SUNI1x10GEXP_REG_TXXG_MAX_FRAME_SIZE	,	V_76
is_pl4_outof_lock	,	V_178
t1_rx_mode_promisc	,	F_24
RxPAUSEMACCtrlFramesReceived	,	V_119
A_ELMER0_GPO	,	V_182
duplex	,	V_95
dev_dbg	,	F_14
SUNI1x10GEXP_BITMSK_TOP_PL4_ID_DOOL	,	V_185
SUNI1x10GEXP_REG_RXXG_INTERRUPT	,	V_39
pm3393_enable	,	F_15
TxJumboOctetsReceivedOK	,	V_154
is_xaui_mabc_pll_locked	,	V_179
reg	,	V_2
mac_addr	,	V_156
SUNI1x10GEXP_BITMSK_TXXG_FCTX	,	V_65
pm3393_destroy	,	F_35
t1_tpi_read	,	F_2
TxPAUSEMACCtrlFramesTransmitted	,	V_150
SUNI1x10GEXP_BITMSK_TOP_SXRA_EXPIRED	,	V_189
which	,	V_51
SUNI1x10GEXP_REG_MSTAT_COUNTER_ROLLOVER_1	,	V_108
SUNI1x10GEXP_REG_MSTAT_COUNTER_ROLLOVER_0	,	V_107
TxTransmitSystemError	,	V_142
SUNI1x10GEXP_REG_TXOAM_INTERRUPT_STATUS	,	V_38
SUNI1x10GEXP_REG_MSTAT_COUNTER_ROLLOVER_3	,	V_110
SUNI1x10GEXP_REG_MSTAT_COUNTER_ROLLOVER_2	,	V_109
SUNI1x10GEXP_BITMSK_TOP_PL4_IS_ROOL	,	V_187
pm3393_set_mtu	,	F_22
pm3393_get_speed_duplex_fc	,	F_29
ops	,	V_174
pl_intr	,	V_5
A_ELMER0_INT_ENABLE	,	V_28
RxFramesLostDueToInternalMACErrors	,	V_123
fc	,	V_61
RxJumboOctetsOK	,	V_137
ETH_HLEN	,	V_73
SUNI1x10GEXP_BITMSK_RXXG_PMODE	,	V_81
SUNI1x10GEXP_REG_RXXG_MAX_FRAME_LENGTH	,	V_75
speed	,	V_94
SPEED_10000	,	V_96
TxJumboFramesOK	,	V_153
netdev_hw_addr	,	V_88
SUNI1x10GEXP_BITMSK_TXXG_FCRX	,	V_63
TxMulticastFramesOK	,	V_147
kzalloc	,	F_38
SUNI1x10GEXP_REG_XTEF_INTERRUPT_STATUS	,	V_36
RxUnicastFramesOK	,	V_114
SUNI1x10GEXP_REG_PL4IO_LOCK_DETECT_CHANGE	,	V_44
SUNI1x10GEXP_BITMSK_MSTAT_CLEAR	,	V_69
TxFCSErrors	,	V_143
pm3393_mac_reset	,	F_39
TxJumboOctetsOK	,	V_155
pm3393_macaddress_set	,	F_34
pm3393_reset	,	F_6
netif_msg_intr	,	F_13
cmac_statistics	,	V_71
SUNI1x10GEXP_REG_RXOAM_INTERRUPT_STATUS	,	V_34
RxJumboFramesOK	,	V_135
TXXG_CONF1_VAL	,	V_58
SUNI1x10GEXP_REG_PL4ODP_INTERRUPT_MASK	,	V_15
mc_filter	,	V_91
SUNI1x10GEXP_REG_RXXG_MULTICAST_HASH_MIDHIGH	,	V_86
ha	,	V_89
RxFrameCheckSequenceErrors	,	V_121
SUNI1x10GEXP_REG_XRF_DIAG_INTERRUPT_ENABLE	,	V_8
SUNI1x10GEXP_REG_PL4IO_LOCK_DETECT_STATUS	,	V_43
hi	,	V_160
val3	,	V_105
val2	,	V_104
val1	,	V_103
SUNI1x10GEXP_REG_IFLX_FIFO_OVERFLOW_ENABLE	,	V_14
bit	,	V_90
SUNI1x10GEXP_REG_PL4ODP_INTERRUPT	,	V_35
RxUndersizedFrames	,	V_133
TxBroadcastFramesOK	,	V_149
val0	,	V_102
pm3393_loopback_disable	,	F_21
SUNI1x10GEXP_REG_MSTAT_CONTROL	,	V_68
PAUSE_TX	,	V_64
val	,	V_57
RxBroadcastFramesOK	,	V_118
SUNI1x10GEXP_BITMSK_MSTAT_SNAP	,	V_106
index	,	V_171
SUNI1x10GEXP_REG_EFLX_FIFO_OVERFLOW_ERROR_ENABLE	,	V_22
RxRuntErrors	,	V_132
RxOctetsOK	,	V_112
SUNI1x10GEXP_REG_RXXG_ADDRESS_FILTER_CONTROL_0	,	V_167
SUNI1x10GEXP_REG_RXOAM_INTERRUPT_ENABLE	,	V_9
t1_link_changed	,	F_18
ETH_FCS_LEN	,	V_74
SUNI1x10GEXP_REG_XRF_DIAG_INTERRUPT_STATUS	,	V_33
SUNI1x10GEXP_REG_RXXG_ADDRESS_FILTER_CONTROL_2	,	V_80
TxFramesLostDueToInternalMACTransmissionError	,	V_140
RxInRangeLengthErrors	,	V_126
RxPauseFrames	,	V_120
TxPauseFrames	,	V_151
flag	,	V_100
kfree	,	F_36
rx_mode	,	V_79
ether_crc	,	F_28
RxOctetsReceivedOK	,	V_111
SUNI1x10GEXP_BITMSK_RXXG_MHASH_EN	,	V_82
enabled	,	V_67
mac	,	V_99
TxOctetsOK	,	V_139
pm3393_disable	,	F_19
t1_tpi_write	,	F_5
SUNI1x10GEXP_REG_XRF_INTERRUPT_ENABLE	,	V_7
adapter_t	,	T_3
SUNI1x10GEXP_REG_DEVICE_STATUS	,	V_183
SUNI1x10GEXP_REG_SERDES_3125_INTERRUPT_STATUS	,	V_31
u16	,	V_83
RMON_UPDATE	,	F_32
pm3393_interrupt_disable	,	F_10
DUPLEX_FULL	,	V_97
pm3393_enable_port	,	F_16
t1_rx_mode_mc_cnt	,	F_26
netif_msg_hw	,	F_41
TxOctetsTransmittedOK	,	V_138
SUNI1x10GEXP_REG_TXOAM_INTERRUPT_ENABLE	,	V_17
SUNI1x10GEXP_REG_RXXG_SA_31_16	,	V_162
SUNI1x10GEXP_REG_RXXG_SA_47_32	,	V_163
SUNI1x10GEXP_REG_TXXG_SA_47_32	,	V_166
RxFramesTooLongErrors	,	V_127
SUNI1x10GEXP_REG_TXXG_SA_31_16	,	V_165
udelay	,	F_17
ELMER0_GP_BIT1	,	V_29
SUNI1x10GEXP_REG_XTEF_INTERRUPT_ENABLE	,	V_16
pmwrite	,	F_4
pm3393_set_rx_mode	,	F_23
instance	,	V_60
lo	,	V_158
RxFragments	,	V_131
TxInternalMACXmitError	,	V_141
TxBroadcastFramesTransmittedOK	,	V_148
A_PL_ENABLE	,	V_25
pdev	,	V_49
RxMulticastFramesReceivedOK	,	V_115
ma	,	V_157
u32	,	T_1
successful_reset	,	V_180
SUNI1x10GEXP_BITMSK_RXXG_RXEN	,	V_55
RxFrameTooLongErrors	,	V_128
SUNI1x10GEXP_BITMSK_TXXG_TXEN0	,	V_59
RxFCSErrors	,	V_122
RxJumboOctetsReceivedOK	,	V_136
TxUnicastFramesTransmittedOK	,	V_144
SUNI1x10GEXP_REG_IFLX_FIFO_OVERFLOW_INTERRUPT	,	V_37
mtu	,	V_72
cmac_instance	,	V_172
data32	,	V_3
SUNI1x10GEXP_REG_PL4IDU_INTERRUPT	,	V_41
SUNI1x10GEXP_REG_RXXG_SA_15_0	,	V_161
SUNI1x10GEXP_BITMSK_TOP_EXPIRED	,	V_184
pm3393_set_speed_duplex_fc	,	F_30
RxUnicastFramesReceivedOK	,	V_113
is_pl4_reset_finished	,	V_177
RxBroadcastFramesReceivedOK	,	V_117
SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_1_HIGH	,	V_170
SUNI1x10GEXP_BITMSK_TOP_PL4_OUT_ROOL	,	V_188
RxInternalMACRcvError	,	V_124
SUNI1x10GEXP_BITMSK_TOP_PL4_ID_ROOL	,	V_186
addr	,	V_93
PAUSE_RX	,	V_62
SUNI1x10GEXP_REG_XRF_INTERRUPT_STATUS	,	V_32
readl	,	F_8
SUNI1x10GEXP_REG_MSTAT_INTERRUPT_MASK_2	,	V_12
SUNI1x10GEXP_REG_PL4IDU_INTERRUPT_MASK	,	V_21
master_intr_status	,	V_48
SUNI1x10GEXP_REG_MSTAT_INTERRUPT_MASK_3	,	V_13
writel	,	F_9
SUNI1x10GEXP_REG_MSTAT_INTERRUPT_MASK_0	,	V_10
netdev_for_each_mc_addr	,	F_27
SUNI1x10GEXP_REG_MSTAT_INTERRUPT_MASK_1	,	V_11
pm3393_mac_create	,	F_37
RxJabberErrors	,	V_130
"PM3393 HW reset %d: pl4_reset 0x%x, val 0x%x, "	,	L_2
val32	,	V_30
pm3393_loopback_enable	,	F_20
SUNI1x10GEXP_REG_TXXG_CONFIG_3	,	V_20
SUNI1x10GEXP_REG_SERDES_3125_INTERRUPT_ENABLE	,	V_6
SUNI1x10GEXP_REG_TXXG_CONFIG_1	,	V_66
u64	,	T_2
pm3393_macaddress_get	,	F_33
SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_1_MID	,	V_169
SUNI1x10GEXP_REG_RXXG_CONFIG_1	,	V_53
SUNI1x10GEXP_REG_RXXG_CONFIG_3	,	V_18
RXXG_CONF1_VAL	,	V_54
pm3393_update_statistics	,	F_31
RxMulticastFramesOK	,	V_116
