URL: http://www.research.digital.com/wrl/people/farkas/papers/thesis_masc.ps.gz
Refering-URL: http://www.research.digital.com/wrl/people/farkas/papers/thesis_masc.html
Root-URL: http://www.research.digital.com
Title: A Decentralized Hierarchical Cache-Consistency Scheme For Shared-Memory Multiprocessors  
Author: by Keith I. Farkas 
Degree: A Thesis submitted in conformity with the requirements for the Degree of Master of Applied Science in the  
Note: c Copyright by Keith Farkas 1991  
Address: TR-EECG-91-04-01  
Affiliation: Department of Electrical Engineering, University of Toronto  
Abstract-found: 0
Intro-found: 1
Reference: <author> Adve, S. V. and Hill, M. D. </author> <year> (1989). </year> <title> Weak Ordering ANew Definition And Some Implications. </title> <type> Technical Report Computer Sciences #902, </type> <institution> University of Wisconsin - Madison. </institution>
Reference: <author> Adve, S. V. and Hill, M. D. </author> <year> (1990). </year> <title> Implementing Sequential Consistency in Cache-Based Systems. </title> <booktitle> Proc. of the International Conference on Parallel Processing, </booktitle> <pages> pages I:47-50. </pages>
Reference: <author> Agarwal, A., Lim, B.-H., Kranz, D., and Kubiatowicz, J. </author> <year> (1990). </year> <month> APRIL: </month> <title> A Processor Architecture for Multiprocessing. </title> <booktitle> Proc. of the 17th Annual International Symposium on Computer Architecture, </booktitle> <pages> pages 104-114. </pages>
Reference: <author> Archibald, J. and Baer, J.-L. </author> <year> (1984). </year> <title> An Economical Solution to the Cache Coherence Problem. </title> <booktitle> Proc. of the 11th Annual International Symposium on Computer Architecture, </booktitle> <pages> pages 355-362. </pages>
Reference: <author> Atkinson, R. R. and McCreight, E. M. </author> <year> (1987). </year> <title> The Dragon Processor. </title> <booktitle> Proc. of the Second International Conference on Architectural Support for Programming Languages and Operating Systems, </booktitle> <pages> pages 65-69. </pages> <institution> BBN (1990). Inside the TC2000 Computer. BBN Advanced Computers Inc. </institution>
Reference: <author> Bernstein, P. A. and Goodman, N. </author> <year> (1981). </year> <title> Concurrency Control in Distributed Database Systems. </title> <journal> ACM Computing Surveys, </journal> <volume> 13(2) </volume> <pages> 185-221. </pages>
Reference: <author> Censier, L. M. and Feautrier, P. </author> <year> (1978). </year> <title> A New Solution to Coherence Problems in Multi-cache Systems. </title> <journal> IEEE Transactions on Computers, C-27(12):1112-1118. </journal>
Reference: <author> Chaiken, D., Fields, C., Kurihara, K., and Agarwal, A. </author> <year> (1990). </year> <title> Directory-Based Cache Coherence in Large-Scale Multiprocessors. </title> <journal> Computer, </journal> <volume> 23(6) </volume> <pages> 49-58. </pages>
Reference: <author> Cheong, H. and Veidenbaum, A. </author> <year> (1988). </year> <title> Cache Coherence Schemes with Fast Selective Invalidation. </title> <booktitle> Proc. of the 15th Annual International Symposium on Computer Architecture, </booktitle> <pages> pages 299-307. </pages>
Reference: <author> Collier, W. W. </author> <year> (1985). </year> <title> Reasoning about Parallel Architectures. </title> <type> Technical report, </type> <institution> IBM Corp., Poughkeepsie, N.Y. </institution>
Reference: <author> Collier, W. W. </author> <year> (1991). </year> <title> Reasoning about Parallel Architectures. Prentice-Hall. </title> <note> expected to be published in June. </note>
Reference: <author> Dijkstra, E. </author> <year> (1971). </year> <title> Hierarchical Ordering of Sequential Processes. </title> <journal> Acta Informatica, </journal> <volume> 1 </volume> <pages> 115-138. </pages>
Reference: <author> Dubois, M., Scheurich, C., and Briggs, F. A. </author> <year> (1988). </year> <title> Synchronization, Coherence, and Event Ordering in Multiprocessors. </title> <journal> Computer, </journal> <volume> 21(2) </volume> <pages> 9-21. </pages>
Reference: <author> Eggers, S. J. </author> <year> (1989). </year> <title> Simulation Analysis of Data Sharing in Shared Memory Multiprocessors. </title> <type> PhD thesis, </type> <institution> University of Berkeley. </institution>
Reference: <author> Gharachorloo, K., Lenoski, D., Laudon, J., Gibbons, P., Gupta, A., and Hennessy, J. </author> <year> (1990). </year> <title> Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors. </title> <booktitle> Proc. of the 17th Annual International Symposium on Computer Architecture, </booktitle> <pages> pages 15-26. </pages>
Reference: <author> Goldstein, J. </author> <year> (1989). </year> <title> Cache Consistency Mechanisms for a Hierarchical Multiprocessor. </title> <type> Master's thesis, </type> <institution> University of Toronto. </institution>
Reference: <author> Goodman, J. and Woest, P. </author> <year> (1988). </year> <title> The Wisconsin Multicube: A New Large Scale Cache-coherent Multiprocessor. </title> <booktitle> Proc. of the 15th Annual International Symposium on Computer Architecture, </booktitle> <pages> pages 422-431. </pages>
Reference: <author> Hill, M., Eggers, S., Larus, J., and et al. </author> <year> (1986). </year> <title> Design Decisions in SPUR. </title> <journal> Computer, </journal> 19(11) 8-22. 
Reference: <author> Lamport, L. </author> <year> (1977). </year> <title> Proving the Correctness of Multiprocess Programs. </title> <journal> IEEE Transactions on Software Engineering, SE-3(2):125-143. </journal>
Reference: <author> Lamport, L. </author> <year> (1979). </year> <title> How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs. </title> <journal> IEEE Transactions on Computers, c-28(9):690-691. </journal>
Reference: <author> Lenoski, A. D., Laudon, J., Gharachorloo, K., Gupta, A., and Hennessy, J. </author> <year> (1990). </year> <title> Directory-based Cache Coherence Protocol for the DASH Multiprocessor. </title> <booktitle> Proc. of the 17th Annual International Symposium on Computer Architecture, </booktitle> <pages> pages 148-158. </pages>
Reference: <author> Lovett, T. and Thakkar, S. </author> <year> (1988). </year> <title> The Symmetry Multiprocessor System. </title> <booktitle> Proc. of the International Conference on Parallel Processing, </booktitle> <pages> pages 303-310. </pages>
Reference: <author> Min, S. </author> <year> (1989). </year> <title> Memory Hierarchy Management Schemes in Large Scale Shared-memory Multiprocessors. </title> <type> PhD thesis, </type> <institution> University of Washington. </institution>
Reference: <author> Min, S. and Baer, J.-L. </author> <year> (1990). </year> <title> A Performance Comparison of Directory-based and Timestamp-based Cache Coherence Schemes. </title> <booktitle> Proc. of the International Conference on Parallel Processing, pages I:305-311. Motorola (1989). </booktitle> <month> MC88200: </month> <title> Cache/Memory Management Unit User's Manual. Motorola. </title>
Reference: <author> Pfister, G. F., Brantley, W. C., George, D. A., Harvey, S. L., Kleinfelder, W. J., McAuliffe, K. P., Melton, E. A., Norton, V. A., and Weiss, A. J. </author> <year> (1985). </year> <title> The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture. </title> <booktitle> Proc. of the International Conference on Parallel Processing, </booktitle> <pages> pages 764-771. </pages>
Reference: <author> Przybylski, S. </author> <year> (1990). </year> <title> Cache and Memory Hierarchy Design. </title> <publisher> Morgan Kaufman Publishers, Inc. </publisher>
Reference: <author> Rudolph, L. and Segall, Z. </author> <year> (1984). </year> <title> Dynamic Decentralized Cache Schemes for an MIMD Parallel Processor. </title> <booktitle> Proc. of the 11th Annual International Symposium on Computer Architecture, </booktitle> <pages> pages 340-347. </pages> <note> 91 Scheurich, </note> <author> C. and Dubois, M. </author> <year> (1987). </year> <title> Correct Memory Operation of Cache-based Multipro--cessors. </title> <booktitle> Proc. of the 14th Annual International Symposium on Computer Architecture, </booktitle> <pages> pages 234-243. </pages>
Reference: <author> Scheurich, C. E. </author> <year> (1989). </year> <title> Access Ordering and Coherence in Shared Memory Multiprocessors. </title> <type> PhD thesis, </type> <institution> University of Southern California. </institution> <note> Tech Report no. CENG 89-19. </note>
Reference: <author> Shasha, D. and Snir, M. </author> <year> (1988). </year> <title> Efficient and Correct Execution of Parallel Programs that Share Memory. </title> <journal> ACM Transactions on Programming Languages and Systems, </journal> <volume> 2 </volume> <pages> 282-312. </pages>
Reference: <author> Stenstrom, P. </author> <year> (1990). </year> <title> A Survey of Cache Coherence Schemes for Multiprocessors. </title> <journal> Computer, </journal> <volume> 23(6) </volume> <pages> 12-24. </pages>
Reference: <author> Stone, H. S. </author> <year> (1987). </year> <title> High Performance Computer Architecture. </title> <publisher> Addison-Wesley. </publisher>
Reference: <author> Thacker, C. P. and Stewart, L. C. </author> <year> (1987). </year> <title> Firefly: a Multiprocessor Workstation. </title> <booktitle> Proceedings of the Second International Conference on Architectural Support for Programming Languages and Operating Systems, </booktitle> <pages> pages 164-172. </pages>
Reference: <author> Thakkar, S., Gifford, P., and Fielland, G. </author> <year> (1988). </year> <title> The Balance Multiprocessor System. </title> <journal> IEEE Micro, </journal> <volume> 8(1) </volume> <pages> 57-69. </pages>
Reference: <author> Vranesic, Z. G., Stumm, M., Lewis, D. M., and White, R. </author> <year> (1991). </year> <title> Hector: A Hierarchically Structured Shared-Memory Multiprocessor. </title> <journal> Computer, </journal> <volume> 24(1) </volume> <pages> 72-79. </pages>
Reference: <author> Wilson, R. and Baker, S. </author> <year> (1991). </year> <title> MIPS Makes a 64-bit March on the Market. Electronic Engineering Times. </title> <note> February 4, Issue 627. 92 </note>
References-found: 35

