// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tiled_conv_tiled_conv_Pipeline_KERNEL_KERN_I_HEIGHT_WIDTH (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_wt_buf_V_address0,
        conv_wt_buf_V_ce0,
        conv_wt_buf_V_q0,
        conv_wt_buf_V_address1,
        conv_wt_buf_V_ce1,
        conv_wt_buf_V_q1,
        conv_wt_buf_V_1_address0,
        conv_wt_buf_V_1_ce0,
        conv_wt_buf_V_1_q0,
        conv_wt_buf_V_2_address0,
        conv_wt_buf_V_2_ce0,
        conv_wt_buf_V_2_q0,
        conv_wt_buf_V_3_address0,
        conv_wt_buf_V_3_ce0,
        conv_wt_buf_V_3_q0,
        conv_wt_buf_V_4_address0,
        conv_wt_buf_V_4_ce0,
        conv_wt_buf_V_4_q0,
        conv_wt_buf_V_5_address0,
        conv_wt_buf_V_5_ce0,
        conv_wt_buf_V_5_q0,
        conv_wt_buf_V_6_address0,
        conv_wt_buf_V_6_ce0,
        conv_wt_buf_V_6_q0,
        conv_wt_buf_V_7_address0,
        conv_wt_buf_V_7_ce0,
        conv_wt_buf_V_7_q0,
        conv_wt_buf_V_8_address0,
        conv_wt_buf_V_8_ce0,
        conv_wt_buf_V_8_q0,
        conv_wt_buf_V_9_address0,
        conv_wt_buf_V_9_ce0,
        conv_wt_buf_V_9_q0,
        conv_wt_buf_V_10_address0,
        conv_wt_buf_V_10_ce0,
        conv_wt_buf_V_10_q0,
        conv_wt_buf_V_11_address0,
        conv_wt_buf_V_11_ce0,
        conv_wt_buf_V_11_q0,
        conv_wt_buf_V_12_address0,
        conv_wt_buf_V_12_ce0,
        conv_wt_buf_V_12_q0,
        conv_wt_buf_V_13_address0,
        conv_wt_buf_V_13_ce0,
        conv_wt_buf_V_13_q0,
        conv_wt_buf_V_14_address0,
        conv_wt_buf_V_14_ce0,
        conv_wt_buf_V_14_q0,
        conv_wt_buf_V_15_address0,
        conv_wt_buf_V_15_ce0,
        conv_wt_buf_V_15_q0,
        conv_wt_buf_V_16_address0,
        conv_wt_buf_V_16_ce0,
        conv_wt_buf_V_16_q0,
        conv_wt_buf_V_17_address0,
        conv_wt_buf_V_17_ce0,
        conv_wt_buf_V_17_q0,
        conv_wt_buf_V_18_address0,
        conv_wt_buf_V_18_ce0,
        conv_wt_buf_V_18_q0,
        conv_wt_buf_V_19_address0,
        conv_wt_buf_V_19_ce0,
        conv_wt_buf_V_19_q0,
        conv_wt_buf_V_20_address0,
        conv_wt_buf_V_20_ce0,
        conv_wt_buf_V_20_q0,
        conv_wt_buf_V_21_address0,
        conv_wt_buf_V_21_ce0,
        conv_wt_buf_V_21_q0,
        conv_wt_buf_V_22_address0,
        conv_wt_buf_V_22_ce0,
        conv_wt_buf_V_22_q0,
        conv_wt_buf_V_23_address0,
        conv_wt_buf_V_23_ce0,
        conv_wt_buf_V_23_q0,
        conv_wt_buf_V_24_address0,
        conv_wt_buf_V_24_ce0,
        conv_wt_buf_V_24_q0,
        conv_wt_buf_V_25_address0,
        conv_wt_buf_V_25_ce0,
        conv_wt_buf_V_25_q0,
        conv_wt_buf_V_26_address0,
        conv_wt_buf_V_26_ce0,
        conv_wt_buf_V_26_q0,
        conv_wt_buf_V_27_address0,
        conv_wt_buf_V_27_ce0,
        conv_wt_buf_V_27_q0,
        conv_wt_buf_V_28_address0,
        conv_wt_buf_V_28_ce0,
        conv_wt_buf_V_28_q0,
        conv_wt_buf_V_29_address0,
        conv_wt_buf_V_29_ce0,
        conv_wt_buf_V_29_q0,
        conv_wt_buf_V_30_address0,
        conv_wt_buf_V_30_ce0,
        conv_wt_buf_V_30_q0,
        conv_wt_buf_V_31_address0,
        conv_wt_buf_V_31_ce0,
        conv_wt_buf_V_31_q0,
        conv_wt_buf_V_32_address0,
        conv_wt_buf_V_32_ce0,
        conv_wt_buf_V_32_q0,
        conv_wt_buf_V_33_address0,
        conv_wt_buf_V_33_ce0,
        conv_wt_buf_V_33_q0,
        conv_wt_buf_V_34_address0,
        conv_wt_buf_V_34_ce0,
        conv_wt_buf_V_34_q0,
        conv_wt_buf_V_35_address0,
        conv_wt_buf_V_35_ce0,
        conv_wt_buf_V_35_q0,
        conv_wt_buf_V_36_address0,
        conv_wt_buf_V_36_ce0,
        conv_wt_buf_V_36_q0,
        conv_wt_buf_V_37_address0,
        conv_wt_buf_V_37_ce0,
        conv_wt_buf_V_37_q0,
        conv_wt_buf_V_38_address0,
        conv_wt_buf_V_38_ce0,
        conv_wt_buf_V_38_q0,
        conv_wt_buf_V_39_address0,
        conv_wt_buf_V_39_ce0,
        conv_wt_buf_V_39_q0,
        conv_wt_buf_V_40_address0,
        conv_wt_buf_V_40_ce0,
        conv_wt_buf_V_40_q0,
        conv_wt_buf_V_41_address0,
        conv_wt_buf_V_41_ce0,
        conv_wt_buf_V_41_q0,
        conv_wt_buf_V_42_address0,
        conv_wt_buf_V_42_ce0,
        conv_wt_buf_V_42_q0,
        conv_wt_buf_V_43_address0,
        conv_wt_buf_V_43_ce0,
        conv_wt_buf_V_43_q0,
        conv_wt_buf_V_44_address0,
        conv_wt_buf_V_44_ce0,
        conv_wt_buf_V_44_q0,
        conv_wt_buf_V_45_address0,
        conv_wt_buf_V_45_ce0,
        conv_wt_buf_V_45_q0,
        conv_wt_buf_V_46_address0,
        conv_wt_buf_V_46_ce0,
        conv_wt_buf_V_46_q0,
        conv_wt_buf_V_47_address0,
        conv_wt_buf_V_47_ce0,
        conv_wt_buf_V_47_q0,
        conv_wt_buf_V_48_address0,
        conv_wt_buf_V_48_ce0,
        conv_wt_buf_V_48_q0,
        conv_in_buf_V_address0,
        conv_in_buf_V_ce0,
        conv_in_buf_V_q0,
        conv_in_buf_V_address1,
        conv_in_buf_V_ce1,
        conv_in_buf_V_q1,
        conv_in_buf_V_1_address0,
        conv_in_buf_V_1_ce0,
        conv_in_buf_V_1_q0,
        conv_in_buf_V_1_address1,
        conv_in_buf_V_1_ce1,
        conv_in_buf_V_1_q1,
        conv_in_buf_V_2_address0,
        conv_in_buf_V_2_ce0,
        conv_in_buf_V_2_q0,
        conv_in_buf_V_2_address1,
        conv_in_buf_V_2_ce1,
        conv_in_buf_V_2_q1,
        conv_in_buf_V_3_address0,
        conv_in_buf_V_3_ce0,
        conv_in_buf_V_3_q0,
        conv_in_buf_V_3_address1,
        conv_in_buf_V_3_ce1,
        conv_in_buf_V_3_q1,
        conv_in_buf_V_4_address0,
        conv_in_buf_V_4_ce0,
        conv_in_buf_V_4_q0,
        conv_in_buf_V_4_address1,
        conv_in_buf_V_4_ce1,
        conv_in_buf_V_4_q1,
        conv_in_buf_V_5_address0,
        conv_in_buf_V_5_ce0,
        conv_in_buf_V_5_q0,
        conv_in_buf_V_5_address1,
        conv_in_buf_V_5_ce1,
        conv_in_buf_V_5_q1,
        conv_in_buf_V_6_address0,
        conv_in_buf_V_6_ce0,
        conv_in_buf_V_6_q0,
        conv_in_buf_V_6_address1,
        conv_in_buf_V_6_ce1,
        conv_in_buf_V_6_q1,
        conv_bias_buf_V_8_reload,
        conv_bias_buf_V_9_reload,
        conv_bias_buf_V_10_reload,
        conv_bias_buf_V_11_reload,
        conv_out_buf_V_address0,
        conv_out_buf_V_ce0,
        conv_out_buf_V_we0,
        conv_out_buf_V_d0,
        conv_out_buf_V_address1,
        conv_out_buf_V_ce1,
        conv_out_buf_V_we1,
        conv_out_buf_V_d1,
        conv_out_buf_V_q1,
        conv_out_buf_V_1_address0,
        conv_out_buf_V_1_ce0,
        conv_out_buf_V_1_we0,
        conv_out_buf_V_1_d0,
        conv_out_buf_V_1_address1,
        conv_out_buf_V_1_ce1,
        conv_out_buf_V_1_we1,
        conv_out_buf_V_1_d1,
        conv_out_buf_V_1_q1,
        conv_out_buf_V_2_address0,
        conv_out_buf_V_2_ce0,
        conv_out_buf_V_2_we0,
        conv_out_buf_V_2_d0,
        conv_out_buf_V_2_address1,
        conv_out_buf_V_2_ce1,
        conv_out_buf_V_2_we1,
        conv_out_buf_V_2_d1,
        conv_out_buf_V_2_q1,
        conv_out_buf_V_3_address0,
        conv_out_buf_V_3_ce0,
        conv_out_buf_V_3_we0,
        conv_out_buf_V_3_d0,
        conv_out_buf_V_3_address1,
        conv_out_buf_V_3_ce1,
        conv_out_buf_V_3_we1,
        conv_out_buf_V_3_d1,
        conv_out_buf_V_3_q1,
        conv_out_buf_V_4_address0,
        conv_out_buf_V_4_ce0,
        conv_out_buf_V_4_we0,
        conv_out_buf_V_4_d0,
        conv_out_buf_V_4_address1,
        conv_out_buf_V_4_ce1,
        conv_out_buf_V_4_we1,
        conv_out_buf_V_4_d1,
        conv_out_buf_V_4_q1,
        conv_out_buf_V_5_address0,
        conv_out_buf_V_5_ce0,
        conv_out_buf_V_5_we0,
        conv_out_buf_V_5_d0,
        conv_out_buf_V_5_address1,
        conv_out_buf_V_5_ce1,
        conv_out_buf_V_5_we1,
        conv_out_buf_V_5_d1,
        conv_out_buf_V_5_q1,
        conv_out_buf_V_6_address0,
        conv_out_buf_V_6_ce0,
        conv_out_buf_V_6_we0,
        conv_out_buf_V_6_d0,
        conv_out_buf_V_6_address1,
        conv_out_buf_V_6_ce1,
        conv_out_buf_V_6_we1,
        conv_out_buf_V_6_d1,
        conv_out_buf_V_6_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] conv_wt_buf_V_address0;
output   conv_wt_buf_V_ce0;
input  [15:0] conv_wt_buf_V_q0;
output  [3:0] conv_wt_buf_V_address1;
output   conv_wt_buf_V_ce1;
input  [15:0] conv_wt_buf_V_q1;
output  [3:0] conv_wt_buf_V_1_address0;
output   conv_wt_buf_V_1_ce0;
input  [15:0] conv_wt_buf_V_1_q0;
output  [3:0] conv_wt_buf_V_2_address0;
output   conv_wt_buf_V_2_ce0;
input  [15:0] conv_wt_buf_V_2_q0;
output  [3:0] conv_wt_buf_V_3_address0;
output   conv_wt_buf_V_3_ce0;
input  [15:0] conv_wt_buf_V_3_q0;
output  [3:0] conv_wt_buf_V_4_address0;
output   conv_wt_buf_V_4_ce0;
input  [15:0] conv_wt_buf_V_4_q0;
output  [3:0] conv_wt_buf_V_5_address0;
output   conv_wt_buf_V_5_ce0;
input  [15:0] conv_wt_buf_V_5_q0;
output  [3:0] conv_wt_buf_V_6_address0;
output   conv_wt_buf_V_6_ce0;
input  [15:0] conv_wt_buf_V_6_q0;
output  [3:0] conv_wt_buf_V_7_address0;
output   conv_wt_buf_V_7_ce0;
input  [15:0] conv_wt_buf_V_7_q0;
output  [3:0] conv_wt_buf_V_8_address0;
output   conv_wt_buf_V_8_ce0;
input  [15:0] conv_wt_buf_V_8_q0;
output  [3:0] conv_wt_buf_V_9_address0;
output   conv_wt_buf_V_9_ce0;
input  [15:0] conv_wt_buf_V_9_q0;
output  [3:0] conv_wt_buf_V_10_address0;
output   conv_wt_buf_V_10_ce0;
input  [15:0] conv_wt_buf_V_10_q0;
output  [3:0] conv_wt_buf_V_11_address0;
output   conv_wt_buf_V_11_ce0;
input  [15:0] conv_wt_buf_V_11_q0;
output  [3:0] conv_wt_buf_V_12_address0;
output   conv_wt_buf_V_12_ce0;
input  [15:0] conv_wt_buf_V_12_q0;
output  [3:0] conv_wt_buf_V_13_address0;
output   conv_wt_buf_V_13_ce0;
input  [15:0] conv_wt_buf_V_13_q0;
output  [3:0] conv_wt_buf_V_14_address0;
output   conv_wt_buf_V_14_ce0;
input  [15:0] conv_wt_buf_V_14_q0;
output  [3:0] conv_wt_buf_V_15_address0;
output   conv_wt_buf_V_15_ce0;
input  [15:0] conv_wt_buf_V_15_q0;
output  [3:0] conv_wt_buf_V_16_address0;
output   conv_wt_buf_V_16_ce0;
input  [15:0] conv_wt_buf_V_16_q0;
output  [3:0] conv_wt_buf_V_17_address0;
output   conv_wt_buf_V_17_ce0;
input  [15:0] conv_wt_buf_V_17_q0;
output  [3:0] conv_wt_buf_V_18_address0;
output   conv_wt_buf_V_18_ce0;
input  [15:0] conv_wt_buf_V_18_q0;
output  [3:0] conv_wt_buf_V_19_address0;
output   conv_wt_buf_V_19_ce0;
input  [15:0] conv_wt_buf_V_19_q0;
output  [3:0] conv_wt_buf_V_20_address0;
output   conv_wt_buf_V_20_ce0;
input  [15:0] conv_wt_buf_V_20_q0;
output  [3:0] conv_wt_buf_V_21_address0;
output   conv_wt_buf_V_21_ce0;
input  [15:0] conv_wt_buf_V_21_q0;
output  [3:0] conv_wt_buf_V_22_address0;
output   conv_wt_buf_V_22_ce0;
input  [15:0] conv_wt_buf_V_22_q0;
output  [3:0] conv_wt_buf_V_23_address0;
output   conv_wt_buf_V_23_ce0;
input  [15:0] conv_wt_buf_V_23_q0;
output  [3:0] conv_wt_buf_V_24_address0;
output   conv_wt_buf_V_24_ce0;
input  [15:0] conv_wt_buf_V_24_q0;
output  [3:0] conv_wt_buf_V_25_address0;
output   conv_wt_buf_V_25_ce0;
input  [15:0] conv_wt_buf_V_25_q0;
output  [3:0] conv_wt_buf_V_26_address0;
output   conv_wt_buf_V_26_ce0;
input  [15:0] conv_wt_buf_V_26_q0;
output  [3:0] conv_wt_buf_V_27_address0;
output   conv_wt_buf_V_27_ce0;
input  [15:0] conv_wt_buf_V_27_q0;
output  [3:0] conv_wt_buf_V_28_address0;
output   conv_wt_buf_V_28_ce0;
input  [15:0] conv_wt_buf_V_28_q0;
output  [3:0] conv_wt_buf_V_29_address0;
output   conv_wt_buf_V_29_ce0;
input  [15:0] conv_wt_buf_V_29_q0;
output  [3:0] conv_wt_buf_V_30_address0;
output   conv_wt_buf_V_30_ce0;
input  [15:0] conv_wt_buf_V_30_q0;
output  [3:0] conv_wt_buf_V_31_address0;
output   conv_wt_buf_V_31_ce0;
input  [15:0] conv_wt_buf_V_31_q0;
output  [3:0] conv_wt_buf_V_32_address0;
output   conv_wt_buf_V_32_ce0;
input  [15:0] conv_wt_buf_V_32_q0;
output  [3:0] conv_wt_buf_V_33_address0;
output   conv_wt_buf_V_33_ce0;
input  [15:0] conv_wt_buf_V_33_q0;
output  [3:0] conv_wt_buf_V_34_address0;
output   conv_wt_buf_V_34_ce0;
input  [15:0] conv_wt_buf_V_34_q0;
output  [3:0] conv_wt_buf_V_35_address0;
output   conv_wt_buf_V_35_ce0;
input  [15:0] conv_wt_buf_V_35_q0;
output  [3:0] conv_wt_buf_V_36_address0;
output   conv_wt_buf_V_36_ce0;
input  [15:0] conv_wt_buf_V_36_q0;
output  [3:0] conv_wt_buf_V_37_address0;
output   conv_wt_buf_V_37_ce0;
input  [15:0] conv_wt_buf_V_37_q0;
output  [3:0] conv_wt_buf_V_38_address0;
output   conv_wt_buf_V_38_ce0;
input  [15:0] conv_wt_buf_V_38_q0;
output  [3:0] conv_wt_buf_V_39_address0;
output   conv_wt_buf_V_39_ce0;
input  [15:0] conv_wt_buf_V_39_q0;
output  [3:0] conv_wt_buf_V_40_address0;
output   conv_wt_buf_V_40_ce0;
input  [15:0] conv_wt_buf_V_40_q0;
output  [3:0] conv_wt_buf_V_41_address0;
output   conv_wt_buf_V_41_ce0;
input  [15:0] conv_wt_buf_V_41_q0;
output  [3:0] conv_wt_buf_V_42_address0;
output   conv_wt_buf_V_42_ce0;
input  [15:0] conv_wt_buf_V_42_q0;
output  [3:0] conv_wt_buf_V_43_address0;
output   conv_wt_buf_V_43_ce0;
input  [15:0] conv_wt_buf_V_43_q0;
output  [3:0] conv_wt_buf_V_44_address0;
output   conv_wt_buf_V_44_ce0;
input  [15:0] conv_wt_buf_V_44_q0;
output  [3:0] conv_wt_buf_V_45_address0;
output   conv_wt_buf_V_45_ce0;
input  [15:0] conv_wt_buf_V_45_q0;
output  [3:0] conv_wt_buf_V_46_address0;
output   conv_wt_buf_V_46_ce0;
input  [15:0] conv_wt_buf_V_46_q0;
output  [3:0] conv_wt_buf_V_47_address0;
output   conv_wt_buf_V_47_ce0;
input  [15:0] conv_wt_buf_V_47_q0;
output  [3:0] conv_wt_buf_V_48_address0;
output   conv_wt_buf_V_48_ce0;
input  [15:0] conv_wt_buf_V_48_q0;
output  [10:0] conv_in_buf_V_address0;
output   conv_in_buf_V_ce0;
input  [15:0] conv_in_buf_V_q0;
output  [10:0] conv_in_buf_V_address1;
output   conv_in_buf_V_ce1;
input  [15:0] conv_in_buf_V_q1;
output  [10:0] conv_in_buf_V_1_address0;
output   conv_in_buf_V_1_ce0;
input  [15:0] conv_in_buf_V_1_q0;
output  [10:0] conv_in_buf_V_1_address1;
output   conv_in_buf_V_1_ce1;
input  [15:0] conv_in_buf_V_1_q1;
output  [10:0] conv_in_buf_V_2_address0;
output   conv_in_buf_V_2_ce0;
input  [15:0] conv_in_buf_V_2_q0;
output  [10:0] conv_in_buf_V_2_address1;
output   conv_in_buf_V_2_ce1;
input  [15:0] conv_in_buf_V_2_q1;
output  [10:0] conv_in_buf_V_3_address0;
output   conv_in_buf_V_3_ce0;
input  [15:0] conv_in_buf_V_3_q0;
output  [10:0] conv_in_buf_V_3_address1;
output   conv_in_buf_V_3_ce1;
input  [15:0] conv_in_buf_V_3_q1;
output  [10:0] conv_in_buf_V_4_address0;
output   conv_in_buf_V_4_ce0;
input  [15:0] conv_in_buf_V_4_q0;
output  [10:0] conv_in_buf_V_4_address1;
output   conv_in_buf_V_4_ce1;
input  [15:0] conv_in_buf_V_4_q1;
output  [10:0] conv_in_buf_V_5_address0;
output   conv_in_buf_V_5_ce0;
input  [15:0] conv_in_buf_V_5_q0;
output  [10:0] conv_in_buf_V_5_address1;
output   conv_in_buf_V_5_ce1;
input  [15:0] conv_in_buf_V_5_q1;
output  [10:0] conv_in_buf_V_6_address0;
output   conv_in_buf_V_6_ce0;
input  [15:0] conv_in_buf_V_6_q0;
output  [10:0] conv_in_buf_V_6_address1;
output   conv_in_buf_V_6_ce1;
input  [15:0] conv_in_buf_V_6_q1;
input  [15:0] conv_bias_buf_V_8_reload;
input  [15:0] conv_bias_buf_V_9_reload;
input  [15:0] conv_bias_buf_V_10_reload;
input  [15:0] conv_bias_buf_V_11_reload;
output  [8:0] conv_out_buf_V_address0;
output   conv_out_buf_V_ce0;
output   conv_out_buf_V_we0;
output  [15:0] conv_out_buf_V_d0;
output  [8:0] conv_out_buf_V_address1;
output   conv_out_buf_V_ce1;
output   conv_out_buf_V_we1;
output  [15:0] conv_out_buf_V_d1;
input  [15:0] conv_out_buf_V_q1;
output  [8:0] conv_out_buf_V_1_address0;
output   conv_out_buf_V_1_ce0;
output   conv_out_buf_V_1_we0;
output  [15:0] conv_out_buf_V_1_d0;
output  [8:0] conv_out_buf_V_1_address1;
output   conv_out_buf_V_1_ce1;
output   conv_out_buf_V_1_we1;
output  [15:0] conv_out_buf_V_1_d1;
input  [15:0] conv_out_buf_V_1_q1;
output  [8:0] conv_out_buf_V_2_address0;
output   conv_out_buf_V_2_ce0;
output   conv_out_buf_V_2_we0;
output  [15:0] conv_out_buf_V_2_d0;
output  [8:0] conv_out_buf_V_2_address1;
output   conv_out_buf_V_2_ce1;
output   conv_out_buf_V_2_we1;
output  [15:0] conv_out_buf_V_2_d1;
input  [15:0] conv_out_buf_V_2_q1;
output  [8:0] conv_out_buf_V_3_address0;
output   conv_out_buf_V_3_ce0;
output   conv_out_buf_V_3_we0;
output  [15:0] conv_out_buf_V_3_d0;
output  [8:0] conv_out_buf_V_3_address1;
output   conv_out_buf_V_3_ce1;
output   conv_out_buf_V_3_we1;
output  [15:0] conv_out_buf_V_3_d1;
input  [15:0] conv_out_buf_V_3_q1;
output  [8:0] conv_out_buf_V_4_address0;
output   conv_out_buf_V_4_ce0;
output   conv_out_buf_V_4_we0;
output  [15:0] conv_out_buf_V_4_d0;
output  [8:0] conv_out_buf_V_4_address1;
output   conv_out_buf_V_4_ce1;
output   conv_out_buf_V_4_we1;
output  [15:0] conv_out_buf_V_4_d1;
input  [15:0] conv_out_buf_V_4_q1;
output  [8:0] conv_out_buf_V_5_address0;
output   conv_out_buf_V_5_ce0;
output   conv_out_buf_V_5_we0;
output  [15:0] conv_out_buf_V_5_d0;
output  [8:0] conv_out_buf_V_5_address1;
output   conv_out_buf_V_5_ce1;
output   conv_out_buf_V_5_we1;
output  [15:0] conv_out_buf_V_5_d1;
input  [15:0] conv_out_buf_V_5_q1;
output  [8:0] conv_out_buf_V_6_address0;
output   conv_out_buf_V_6_ce0;
output   conv_out_buf_V_6_we0;
output  [15:0] conv_out_buf_V_6_d0;
output  [8:0] conv_out_buf_V_6_address1;
output   conv_out_buf_V_6_ce1;
output   conv_out_buf_V_6_we1;
output  [15:0] conv_out_buf_V_6_d1;
input  [15:0] conv_out_buf_V_6_q1;

reg ap_idle;
reg[3:0] conv_wt_buf_V_address0;
reg conv_wt_buf_V_ce0;
reg[3:0] conv_wt_buf_V_address1;
reg conv_wt_buf_V_ce1;
reg[3:0] conv_wt_buf_V_1_address0;
reg conv_wt_buf_V_1_ce0;
reg[3:0] conv_wt_buf_V_2_address0;
reg conv_wt_buf_V_2_ce0;
reg[3:0] conv_wt_buf_V_3_address0;
reg conv_wt_buf_V_3_ce0;
reg[3:0] conv_wt_buf_V_4_address0;
reg conv_wt_buf_V_4_ce0;
reg[3:0] conv_wt_buf_V_5_address0;
reg conv_wt_buf_V_5_ce0;
reg[3:0] conv_wt_buf_V_6_address0;
reg conv_wt_buf_V_6_ce0;
reg[3:0] conv_wt_buf_V_7_address0;
reg conv_wt_buf_V_7_ce0;
reg[3:0] conv_wt_buf_V_8_address0;
reg conv_wt_buf_V_8_ce0;
reg[3:0] conv_wt_buf_V_9_address0;
reg conv_wt_buf_V_9_ce0;
reg[3:0] conv_wt_buf_V_10_address0;
reg conv_wt_buf_V_10_ce0;
reg[3:0] conv_wt_buf_V_11_address0;
reg conv_wt_buf_V_11_ce0;
reg[3:0] conv_wt_buf_V_12_address0;
reg conv_wt_buf_V_12_ce0;
reg[3:0] conv_wt_buf_V_13_address0;
reg conv_wt_buf_V_13_ce0;
reg[3:0] conv_wt_buf_V_14_address0;
reg conv_wt_buf_V_14_ce0;
reg[3:0] conv_wt_buf_V_15_address0;
reg conv_wt_buf_V_15_ce0;
reg[3:0] conv_wt_buf_V_16_address0;
reg conv_wt_buf_V_16_ce0;
reg[3:0] conv_wt_buf_V_17_address0;
reg conv_wt_buf_V_17_ce0;
reg[3:0] conv_wt_buf_V_18_address0;
reg conv_wt_buf_V_18_ce0;
reg[3:0] conv_wt_buf_V_19_address0;
reg conv_wt_buf_V_19_ce0;
reg[3:0] conv_wt_buf_V_20_address0;
reg conv_wt_buf_V_20_ce0;
reg[3:0] conv_wt_buf_V_21_address0;
reg conv_wt_buf_V_21_ce0;
reg[3:0] conv_wt_buf_V_22_address0;
reg conv_wt_buf_V_22_ce0;
reg[3:0] conv_wt_buf_V_23_address0;
reg conv_wt_buf_V_23_ce0;
reg[3:0] conv_wt_buf_V_24_address0;
reg conv_wt_buf_V_24_ce0;
reg[3:0] conv_wt_buf_V_25_address0;
reg conv_wt_buf_V_25_ce0;
reg[3:0] conv_wt_buf_V_26_address0;
reg conv_wt_buf_V_26_ce0;
reg[3:0] conv_wt_buf_V_27_address0;
reg conv_wt_buf_V_27_ce0;
reg[3:0] conv_wt_buf_V_28_address0;
reg conv_wt_buf_V_28_ce0;
reg[3:0] conv_wt_buf_V_29_address0;
reg conv_wt_buf_V_29_ce0;
reg[3:0] conv_wt_buf_V_30_address0;
reg conv_wt_buf_V_30_ce0;
reg[3:0] conv_wt_buf_V_31_address0;
reg conv_wt_buf_V_31_ce0;
reg[3:0] conv_wt_buf_V_32_address0;
reg conv_wt_buf_V_32_ce0;
reg[3:0] conv_wt_buf_V_33_address0;
reg conv_wt_buf_V_33_ce0;
reg[3:0] conv_wt_buf_V_34_address0;
reg conv_wt_buf_V_34_ce0;
reg[3:0] conv_wt_buf_V_35_address0;
reg conv_wt_buf_V_35_ce0;
reg[3:0] conv_wt_buf_V_36_address0;
reg conv_wt_buf_V_36_ce0;
reg[3:0] conv_wt_buf_V_37_address0;
reg conv_wt_buf_V_37_ce0;
reg[3:0] conv_wt_buf_V_38_address0;
reg conv_wt_buf_V_38_ce0;
reg[3:0] conv_wt_buf_V_39_address0;
reg conv_wt_buf_V_39_ce0;
reg[3:0] conv_wt_buf_V_40_address0;
reg conv_wt_buf_V_40_ce0;
reg[3:0] conv_wt_buf_V_41_address0;
reg conv_wt_buf_V_41_ce0;
reg[3:0] conv_wt_buf_V_42_address0;
reg conv_wt_buf_V_42_ce0;
reg[3:0] conv_wt_buf_V_43_address0;
reg conv_wt_buf_V_43_ce0;
reg[3:0] conv_wt_buf_V_44_address0;
reg conv_wt_buf_V_44_ce0;
reg[3:0] conv_wt_buf_V_45_address0;
reg conv_wt_buf_V_45_ce0;
reg[3:0] conv_wt_buf_V_46_address0;
reg conv_wt_buf_V_46_ce0;
reg[3:0] conv_wt_buf_V_47_address0;
reg conv_wt_buf_V_47_ce0;
reg[3:0] conv_wt_buf_V_48_address0;
reg conv_wt_buf_V_48_ce0;
reg conv_in_buf_V_ce0;
reg conv_in_buf_V_ce1;
reg conv_in_buf_V_1_ce0;
reg conv_in_buf_V_1_ce1;
reg conv_in_buf_V_2_ce0;
reg conv_in_buf_V_2_ce1;
reg conv_in_buf_V_3_ce0;
reg conv_in_buf_V_3_ce1;
reg conv_in_buf_V_4_ce0;
reg conv_in_buf_V_4_ce1;
reg conv_in_buf_V_5_ce0;
reg conv_in_buf_V_5_ce1;
reg conv_in_buf_V_6_ce0;
reg conv_in_buf_V_6_ce1;
reg[8:0] conv_out_buf_V_address0;
reg conv_out_buf_V_ce0;
reg conv_out_buf_V_we0;
reg[15:0] conv_out_buf_V_d0;
reg[8:0] conv_out_buf_V_address1;
reg conv_out_buf_V_ce1;
reg conv_out_buf_V_we1;
reg[8:0] conv_out_buf_V_1_address0;
reg conv_out_buf_V_1_ce0;
reg conv_out_buf_V_1_we0;
reg[15:0] conv_out_buf_V_1_d0;
reg[8:0] conv_out_buf_V_1_address1;
reg conv_out_buf_V_1_ce1;
reg conv_out_buf_V_1_we1;
reg[8:0] conv_out_buf_V_2_address0;
reg conv_out_buf_V_2_ce0;
reg conv_out_buf_V_2_we0;
reg[15:0] conv_out_buf_V_2_d0;
reg[8:0] conv_out_buf_V_2_address1;
reg conv_out_buf_V_2_ce1;
reg conv_out_buf_V_2_we1;
reg[8:0] conv_out_buf_V_3_address0;
reg conv_out_buf_V_3_ce0;
reg conv_out_buf_V_3_we0;
reg[15:0] conv_out_buf_V_3_d0;
reg[8:0] conv_out_buf_V_3_address1;
reg conv_out_buf_V_3_ce1;
reg conv_out_buf_V_3_we1;
reg[8:0] conv_out_buf_V_4_address0;
reg conv_out_buf_V_4_ce0;
reg conv_out_buf_V_4_we0;
reg[15:0] conv_out_buf_V_4_d0;
reg[8:0] conv_out_buf_V_4_address1;
reg conv_out_buf_V_4_ce1;
reg conv_out_buf_V_4_we1;
reg[8:0] conv_out_buf_V_5_address0;
reg conv_out_buf_V_5_ce0;
reg conv_out_buf_V_5_we0;
reg[15:0] conv_out_buf_V_5_d0;
reg[8:0] conv_out_buf_V_5_address1;
reg conv_out_buf_V_5_ce1;
reg conv_out_buf_V_5_we1;
reg[8:0] conv_out_buf_V_6_address0;
reg conv_out_buf_V_6_ce0;
reg conv_out_buf_V_6_we0;
reg[15:0] conv_out_buf_V_6_d0;
reg[8:0] conv_out_buf_V_6_address1;
reg conv_out_buf_V_6_ce1;
reg conv_out_buf_V_6_we1;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_state8_pp0_stage1_iter3;
wire    ap_block_state10_pp0_stage1_iter4;
wire    ap_block_state12_pp0_stage1_iter5;
wire    ap_block_state14_pp0_stage1_iter6;
wire    ap_block_state15_pp0_stage1_iter7;
wire    ap_block_pp0_stage1_subdone;
wire   [0:0] icmp_ln41_fu_1826_p2;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_state13_pp0_stage0_iter6;
wire    ap_block_state16_pp0_stage0_iter7;
wire    ap_block_pp0_stage0_11001;
reg   [4:0] oh_1_reg_3366;
wire    ap_block_pp0_stage1_11001;
reg   [4:0] oh_1_reg_3366_pp0_iter1_reg;
reg   [4:0] oh_1_reg_3366_pp0_iter2_reg;
reg   [4:0] oh_1_reg_3366_pp0_iter3_reg;
reg   [1:0] chan_1_reg_3374;
reg   [18:0] indvar_flatten670_load_reg_3379;
wire   [3:0] empty_43_fu_1809_p2;
reg   [3:0] empty_43_reg_3384;
wire   [63:0] p_cast4_fu_1815_p1;
reg   [63:0] p_cast4_reg_3389;
reg   [63:0] p_cast4_reg_3389_pp0_iter1_reg;
reg   [63:0] p_cast4_reg_3389_pp0_iter2_reg;
reg   [63:0] p_cast4_reg_3389_pp0_iter3_reg;
reg   [0:0] icmp_ln41_reg_3446;
reg   [0:0] icmp_ln41_reg_3446_pp0_iter1_reg;
reg   [0:0] icmp_ln41_reg_3446_pp0_iter2_reg;
reg   [0:0] icmp_ln41_reg_3446_pp0_iter3_reg;
reg   [0:0] icmp_ln41_reg_3446_pp0_iter4_reg;
reg   [4:0] ow_load_reg_3450;
wire   [0:0] icmp_ln46_fu_1845_p2;
reg   [0:0] icmp_ln46_reg_3455;
reg   [0:0] icmp_ln46_reg_3455_pp0_iter1_reg;
reg   [0:0] icmp_ln46_reg_3455_pp0_iter2_reg;
reg   [0:0] icmp_ln46_reg_3455_pp0_iter3_reg;
reg   [0:0] icmp_ln46_reg_3455_pp0_iter4_reg;
wire   [1:0] select_ln41_fu_1851_p3;
reg   [1:0] select_ln41_reg_3465;
wire   [3:0] empty_52_fu_1871_p2;
reg   [3:0] empty_52_reg_3470;
wire   [2:0] select_ln41_1_fu_1882_p3;
reg   [2:0] select_ln41_1_reg_3475;
reg   [2:0] select_ln41_1_reg_3475_pp0_iter1_reg;
reg   [2:0] select_ln41_1_reg_3475_pp0_iter2_reg;
reg   [2:0] select_ln41_1_reg_3475_pp0_iter3_reg;
reg   [2:0] select_ln41_1_reg_3475_pp0_iter4_reg;
reg   [2:0] select_ln41_1_reg_3475_pp0_iter5_reg;
wire   [1:0] empty_53_fu_1890_p1;
reg   [1:0] empty_53_reg_3483;
wire   [0:0] xor_ln41_fu_1894_p2;
reg   [0:0] xor_ln41_reg_3493;
wire   [0:0] icmp_ln61_fu_1900_p2;
reg   [0:0] icmp_ln61_reg_3498;
wire   [0:0] and_ln41_3_fu_1936_p2;
reg   [0:0] and_ln41_3_reg_3503;
reg   [0:0] and_ln41_3_reg_3503_pp0_iter1_reg;
reg   [0:0] and_ln41_3_reg_3503_pp0_iter2_reg;
reg   [0:0] and_ln41_3_reg_3503_pp0_iter3_reg;
reg   [0:0] and_ln41_3_reg_3503_pp0_iter4_reg;
wire   [1:0] add_ln46_fu_1942_p2;
reg   [1:0] add_ln46_reg_3512;
wire   [0:0] or_ln46_fu_1948_p2;
reg   [0:0] or_ln46_reg_3519;
wire   [0:0] or_ln46_1_fu_1960_p2;
reg   [0:0] or_ln46_1_reg_3527;
wire   [0:0] and_ln46_1_fu_1966_p2;
reg   [0:0] and_ln46_1_reg_3532;
wire   [0:0] and_ln46_2_fu_1972_p2;
reg   [0:0] and_ln46_2_reg_3537;
reg   [0:0] and_ln46_2_reg_3537_pp0_iter1_reg;
reg   [0:0] and_ln46_2_reg_3537_pp0_iter2_reg;
reg   [0:0] and_ln46_2_reg_3537_pp0_iter3_reg;
reg   [0:0] and_ln46_2_reg_3537_pp0_iter4_reg;
wire   [0:0] xor_ln49_fu_1978_p2;
reg   [0:0] xor_ln49_reg_3548;
wire   [0:0] and_ln49_1_fu_1984_p2;
reg   [0:0] and_ln49_1_reg_3553;
reg   [0:0] and_ln49_1_reg_3553_pp0_iter1_reg;
reg   [0:0] and_ln49_1_reg_3553_pp0_iter2_reg;
reg   [0:0] and_ln49_1_reg_3553_pp0_iter3_reg;
reg   [0:0] and_ln49_1_reg_3553_pp0_iter4_reg;
reg   [2:0] j_1_reg_3563;
reg   [2:0] j_1_reg_3563_pp0_iter2_reg;
reg   [2:0] j_1_reg_3563_pp0_iter3_reg;
reg   [2:0] j_1_reg_3563_pp0_iter4_reg;
reg   [2:0] i_2_reg_3574;
reg   [2:0] i_2_reg_3574_pp0_iter2_reg;
reg   [2:0] i_2_reg_3574_pp0_iter3_reg;
reg   [2:0] i_2_reg_3574_pp0_iter4_reg;
reg   [15:0] conv_wt_buf_V_load_reg_3579;
reg   [15:0] conv_wt_buf_V_load_reg_3579_pp0_iter2_reg;
reg   [15:0] conv_wt_buf_V_load_reg_3579_pp0_iter3_reg;
reg   [15:0] conv_wt_buf_V_load_reg_3579_pp0_iter4_reg;
reg   [15:0] conv_wt_buf_V_load_1_reg_3584;
reg   [15:0] conv_wt_buf_V_load_1_reg_3584_pp0_iter2_reg;
reg   [15:0] conv_wt_buf_V_load_1_reg_3584_pp0_iter3_reg;
reg   [15:0] conv_wt_buf_V_load_1_reg_3584_pp0_iter4_reg;
reg   [15:0] conv_wt_buf_V_load_1_reg_3584_pp0_iter5_reg;
wire   [63:0] select_ln46_3_cast_fu_2122_p1;
reg   [63:0] select_ln46_3_cast_reg_3594;
reg   [63:0] select_ln46_3_cast_reg_3594_pp0_iter2_reg;
reg   [63:0] select_ln46_3_cast_reg_3594_pp0_iter3_reg;
wire   [2:0] add_ln49_fu_2159_p2;
reg   [2:0] add_ln49_reg_3651;
reg   [2:0] add_ln49_reg_3651_pp0_iter2_reg;
reg   [2:0] add_ln49_reg_3651_pp0_iter3_reg;
reg   [2:0] add_ln49_reg_3651_pp0_iter4_reg;
wire   [2:0] select_ln49_fu_2174_p3;
reg   [2:0] select_ln49_reg_3656;
wire   [2:0] select_ln49_1_fu_2182_p3;
reg   [2:0] select_ln49_1_reg_3661;
reg   [2:0] select_ln49_1_reg_3661_pp0_iter2_reg;
reg   [2:0] select_ln49_1_reg_3661_pp0_iter3_reg;
reg   [2:0] select_ln49_1_reg_3661_pp0_iter4_reg;
wire   [2:0] add_ln53_fu_2236_p2;
reg   [2:0] add_ln53_reg_3666;
reg   [2:0] add_ln53_reg_3666_pp0_iter2_reg;
reg   [2:0] add_ln53_reg_3666_pp0_iter3_reg;
reg   [2:0] add_ln53_reg_3666_pp0_iter4_reg;
wire   [0:0] or_ln53_1_fu_2246_p2;
reg   [0:0] or_ln53_1_reg_3678;
reg   [0:0] or_ln53_1_reg_3678_pp0_iter2_reg;
reg   [0:0] or_ln53_1_reg_3678_pp0_iter3_reg;
reg   [0:0] or_ln53_1_reg_3678_pp0_iter4_reg;
wire   [0:0] select_ln53_2_fu_2296_p3;
reg   [0:0] select_ln53_2_reg_3684;
reg   [0:0] select_ln53_2_reg_3684_pp0_iter2_reg;
reg   [0:0] select_ln53_2_reg_3684_pp0_iter3_reg;
reg   [0:0] select_ln53_2_reg_3684_pp0_iter4_reg;
reg   [0:0] select_ln53_2_reg_3684_pp0_iter5_reg;
reg   [0:0] select_ln53_2_reg_3684_pp0_iter6_reg;
reg   [0:0] select_ln53_2_reg_3684_pp0_iter7_reg;
wire   [0:0] and_ln53_fu_2320_p2;
reg   [0:0] and_ln53_reg_3688;
reg   [0:0] and_ln53_reg_3688_pp0_iter2_reg;
reg   [0:0] and_ln53_reg_3688_pp0_iter3_reg;
reg   [0:0] and_ln53_reg_3688_pp0_iter4_reg;
wire   [4:0] add_ln56_fu_2326_p2;
reg   [4:0] add_ln56_reg_3694;
reg   [4:0] add_ln56_reg_3694_pp0_iter2_reg;
reg   [4:0] add_ln56_reg_3694_pp0_iter3_reg;
reg   [4:0] add_ln56_reg_3694_pp0_iter4_reg;
wire   [4:0] select_ln56_fu_2348_p3;
reg   [4:0] select_ln56_reg_3700;
reg   [4:0] select_ln56_reg_3700_pp0_iter2_reg;
reg   [4:0] select_ln56_reg_3700_pp0_iter3_reg;
reg   [4:0] select_ln56_reg_3700_pp0_iter4_reg;
wire   [7:0] grp_fu_3242_p3;
reg   [7:0] add_ln1317_reg_3705;
reg   [7:0] add_ln1317_reg_3705_pp0_iter2_reg;
reg   [7:0] add_ln1317_reg_3705_pp0_iter3_reg;
reg   [7:0] add_ln1317_reg_3705_pp0_iter4_reg;
wire   [5:0] shl_ln3_fu_2395_p3;
reg   [5:0] shl_ln3_reg_3711;
reg   [5:0] shl_ln3_reg_3711_pp0_iter2_reg;
reg   [5:0] shl_ln3_reg_3711_pp0_iter3_reg;
reg   [15:0] conv_wt_buf_V_load_2_reg_3718;
reg   [15:0] conv_wt_buf_V_load_2_reg_3718_pp0_iter2_reg;
reg   [15:0] conv_wt_buf_V_load_2_reg_3718_pp0_iter3_reg;
reg   [15:0] conv_wt_buf_V_load_2_reg_3718_pp0_iter4_reg;
reg   [15:0] conv_wt_buf_V_load_3_reg_3723;
reg   [15:0] conv_wt_buf_V_load_3_reg_3723_pp0_iter2_reg;
reg   [15:0] conv_wt_buf_V_load_3_reg_3723_pp0_iter3_reg;
wire   [5:0] add_ln68_fu_2527_p2;
reg   [5:0] add_ln68_reg_3729;
reg   [5:0] add_ln68_reg_3729_pp0_iter2_reg;
reg   [5:0] add_ln68_reg_3729_pp0_iter3_reg;
reg   [5:0] add_ln68_reg_3729_pp0_iter4_reg;
reg   [3:0] tmp_14_reg_3975;
wire   [2:0] grp_fu_1820_p2;
reg   [2:0] empty_49_reg_4220;
wire   [15:0] tmp_8_mid_fu_2596_p9;
reg   [15:0] tmp_8_mid_reg_4225;
wire   [15:0] tmp_8_mid1_fu_2746_p9;
reg   [15:0] tmp_8_mid1_reg_4230;
wire   [10:0] sub_ln1317_fu_2782_p2;
reg   [10:0] sub_ln1317_reg_4235;
wire   [4:0] add_ln66_3_fu_2822_p2;
reg   [4:0] add_ln66_3_reg_4240;
wire   [6:0] add_ln66_fu_2828_p2;
reg   [6:0] add_ln66_reg_4245;
wire   [15:0] tmp_8_fu_2986_p9;
reg   [15:0] tmp_8_reg_4285;
wire   [2:0] select_ln56_2_fu_3019_p3;
reg   [2:0] select_ln56_2_reg_4290;
reg   [2:0] select_ln56_2_reg_4290_pp0_iter6_reg;
reg   [2:0] select_ln56_2_reg_4290_pp0_iter7_reg;
reg   [8:0] conv_out_buf_V_addr_reg_4295;
reg   [8:0] conv_out_buf_V_addr_reg_4295_pp0_iter6_reg;
reg   [8:0] conv_out_buf_V_addr_reg_4295_pp0_iter7_reg;
reg   [8:0] conv_out_buf_V_1_addr_reg_4301;
reg   [8:0] conv_out_buf_V_1_addr_reg_4301_pp0_iter6_reg;
reg   [8:0] conv_out_buf_V_1_addr_reg_4301_pp0_iter7_reg;
reg   [8:0] conv_out_buf_V_2_addr_reg_4307;
reg   [8:0] conv_out_buf_V_2_addr_reg_4307_pp0_iter6_reg;
reg   [8:0] conv_out_buf_V_2_addr_reg_4307_pp0_iter7_reg;
reg   [8:0] conv_out_buf_V_3_addr_reg_4313;
reg   [8:0] conv_out_buf_V_3_addr_reg_4313_pp0_iter6_reg;
reg   [8:0] conv_out_buf_V_3_addr_reg_4313_pp0_iter7_reg;
reg   [8:0] conv_out_buf_V_4_addr_reg_4319;
reg   [8:0] conv_out_buf_V_4_addr_reg_4319_pp0_iter6_reg;
reg   [8:0] conv_out_buf_V_4_addr_reg_4319_pp0_iter7_reg;
reg   [8:0] conv_out_buf_V_5_addr_reg_4325;
reg   [8:0] conv_out_buf_V_5_addr_reg_4325_pp0_iter6_reg;
reg   [8:0] conv_out_buf_V_5_addr_reg_4325_pp0_iter7_reg;
reg   [8:0] conv_out_buf_V_6_addr_reg_4331;
reg   [8:0] conv_out_buf_V_6_addr_reg_4331_pp0_iter6_reg;
reg   [8:0] conv_out_buf_V_6_addr_reg_4331_pp0_iter7_reg;
wire   [10:0] add_ln1317_2_fu_3089_p2;
reg   [10:0] add_ln1317_2_reg_4337;
reg   [15:0] conv_in_buf_V_load_reg_4342;
reg   [15:0] conv_in_buf_V_1_load_reg_4347;
reg   [15:0] conv_in_buf_V_2_load_reg_4352;
reg   [15:0] conv_in_buf_V_3_load_reg_4357;
reg   [15:0] conv_in_buf_V_4_load_reg_4362;
reg   [15:0] conv_in_buf_V_5_load_reg_4367;
reg   [15:0] conv_in_buf_V_6_load_reg_4372;
wire  signed [15:0] select_ln53_3_fu_3111_p3;
reg  signed [15:0] select_ln53_3_reg_4377;
reg   [15:0] conv_out_buf_V_load_reg_4418;
reg   [15:0] conv_out_buf_V_1_load_reg_4423;
reg   [15:0] conv_out_buf_V_2_load_reg_4428;
reg   [15:0] conv_out_buf_V_3_load_reg_4433;
reg   [15:0] conv_out_buf_V_4_load_reg_4438;
reg   [15:0] conv_out_buf_V_5_load_reg_4443;
reg   [15:0] conv_out_buf_V_6_load_reg_4448;
wire   [15:0] r_V_fu_3127_p9;
reg  signed [15:0] r_V_reg_4453;
wire   [15:0] r_V_1_fu_3143_p9;
reg  signed [15:0] r_V_1_reg_4458;
wire   [15:0] lhs_2_fu_3163_p9;
reg   [15:0] lhs_2_reg_4463;
reg   [15:0] trunc_ln864_1_reg_4471;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter5_stage0;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln41_fu_1877_p1;
wire   [63:0] p_cast7_fu_2101_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln1317_5_fu_2843_p1;
wire   [63:0] zext_ln66_3_fu_3055_p1;
wire   [63:0] zext_ln1317_8_fu_3117_p1;
reg   [4:0] ow_fu_286;
wire   [4:0] add_ln61_fu_2409_p2;
wire    ap_loop_init;
reg   [4:0] oh_fu_290;
wire   [4:0] select_ln56_4_fu_2387_p3;
reg   [9:0] indvar_flatten145_fu_294;
wire   [9:0] select_ln56_5_fu_2421_p3;
reg   [2:0] j_fu_298;
wire   [2:0] select_ln53_1_fu_2518_p3;
reg   [11:0] indvar_flatten185_fu_302;
wire   [11:0] select_ln53_7_fu_2435_p3;
reg   [2:0] i_fu_306;
reg   [14:0] indvar_flatten255_fu_310;
wire   [14:0] select_ln49_5_fu_2449_p3;
reg   [1:0] chan_fu_314;
wire   [1:0] select_ln46_1_fu_2106_p3;
reg   [16:0] indvar_flatten384_fu_318;
wire   [16:0] select_ln46_6_fu_2462_p3;
reg   [2:0] kernel_fu_322;
reg   [18:0] indvar_flatten670_fu_326;
wire   [18:0] add_ln41_1_fu_2050_p2;
wire   [0:0] icmp_ln1466_fu_3228_p2;
wire   [1:0] trunc_ln41_fu_1783_p1;
wire   [3:0] tmp_s_fu_1791_p3;
wire   [3:0] kernel_cast1_fu_1787_p1;
wire   [3:0] empty_fu_1799_p2;
wire   [3:0] chan_cast_fu_1805_p1;
wire   [3:0] grp_fu_1820_p1;
wire   [2:0] add_ln41_fu_1835_p2;
wire   [1:0] trunc_ln41_1_fu_1841_p1;
wire   [3:0] tmp_10_fu_1863_p3;
wire   [3:0] add_ln41_cast2_fu_1859_p1;
wire   [0:0] icmp_ln56_fu_1906_p2;
wire   [0:0] icmp_ln53_fu_1918_p2;
wire   [0:0] icmp_ln49_fu_1930_p2;
wire   [0:0] xor_ln46_fu_1954_p2;
wire   [0:0] and_ln41_1_fu_1912_p2;
wire   [0:0] and_ln41_2_fu_1924_p2;
wire   [1:0] empty_44_fu_2000_p1;
wire   [0:0] tmp_fu_2009_p3;
wire   [1:0] empty_45_fu_2004_p2;
wire   [2:0] tmp8_fu_2017_p3;
wire   [2:0] empty_46_fu_2025_p2;
wire   [5:0] shl_ln2_fu_2037_p3;
wire   [5:0] zext_ln49_fu_1996_p1;
wire   [3:0] p_shl1_cast_fu_2058_p3;
wire   [3:0] select_ln41_3_cast_fu_2055_p1;
wire   [0:0] empty_47_fu_2031_p2;
wire   [3:0] empty_54_fu_2065_p2;
wire   [3:0] add_ln46_cast_fu_2092_p1;
wire   [3:0] empty_55_fu_2095_p2;
wire   [3:0] select_ln41_2_fu_2071_p3;
wire   [3:0] select_ln46_2_fu_2115_p3;
wire   [2:0] tmp8_mid_fu_2127_p3;
wire   [0:0] p_mid1334_fu_2134_p2;
wire   [0:0] or_ln41_fu_2076_p2;
wire   [5:0] empty_48_fu_2044_p2;
wire   [0:0] and_ln41_fu_2081_p2;
wire   [2:0] select_ln46_fu_2085_p3;
wire   [0:0] or_ln49_fu_2165_p2;
wire   [0:0] or_ln49_1_fu_2169_p2;
wire   [2:0] tmp8_mid2_fu_2193_p3;
wire   [2:0] p_mid1207_fu_2201_p2;
wire   [0:0] p_mid1209_fu_2207_p2;
wire   [0:0] select_ln46_3_fu_2140_p3;
wire   [5:0] zext_ln49_2_fu_2220_p1;
wire   [5:0] select_ln46_5_fu_2147_p3;
wire   [0:0] and_ln46_fu_2154_p2;
wire   [0:0] or_ln53_fu_2242_p2;
wire   [1:0] empty_56_fu_2258_p1;
wire   [0:0] tmp_12_fu_2268_p3;
wire   [1:0] p_mid1161_fu_2262_p2;
wire   [2:0] tmp8_mid1_fu_2276_p3;
wire   [2:0] p_mid1163_fu_2284_p2;
wire   [0:0] p_mid1165_fu_2290_p2;
wire   [0:0] select_ln49_2_fu_2213_p3;
wire   [5:0] zext_ln49_1_fu_2189_p1;
wire   [5:0] select_ln49_4_fu_2224_p3;
wire   [0:0] xor_ln53_fu_2310_p2;
wire   [0:0] and_ln49_fu_2231_p2;
wire   [0:0] or_ln53_2_fu_2315_p2;
wire   [4:0] select_ln53_fu_2251_p3;
wire   [0:0] or_ln56_fu_2332_p2;
wire   [0:0] or_ln56_1_fu_2337_p2;
wire   [0:0] or_ln56_2_fu_2343_p2;
wire   [5:0] shl_ln58_mid1_fu_2355_p3;
wire   [5:0] p_mid1139_fu_2363_p2;
wire   [5:0] select_ln53_4_fu_2303_p3;
wire   [5:0] select_ln56_1_fu_2369_p3;
wire   [3:0] grp_fu_2381_p1;
wire   [5:0] grp_fu_2403_p0;
wire   [3:0] grp_fu_2403_p1;
wire   [9:0] add_ln56_1_fu_2415_p2;
wire   [11:0] add_ln53_1_fu_2429_p2;
wire   [14:0] add_ln49_1_fu_2443_p2;
wire   [16:0] add_ln46_1_fu_2456_p2;
wire   [5:0] select_ln53_1_cast_fu_2523_p1;
wire   [5:0] grp_fu_2532_p0;
wire   [3:0] grp_fu_2532_p1;
wire   [5:0] mul_ln1317_1_fu_2546_p0;
wire   [7:0] mul_ln1317_1_fu_2546_p1;
wire   [12:0] mul_ln1317_1_fu_2546_p2;
wire   [4:0] mul760_fu_2565_p0;
wire   [6:0] mul760_fu_2565_p1;
wire   [10:0] mul760_fu_2565_p2;
wire   [2:0] tmp_9_fu_2571_p4;
wire   [4:0] tmp_11_fu_2585_p3;
wire   [15:0] tmp_1_mid1_fu_2614_p9;
wire   [15:0] tmp_2_mid1_fu_2632_p9;
wire   [15:0] tmp_3_mid1_fu_2651_p9;
wire   [15:0] tmp_4_mid1_fu_2670_p9;
wire   [15:0] tmp_5_mid1_fu_2689_p9;
wire   [15:0] tmp_6_mid1_fu_2708_p9;
wire   [15:0] tmp_7_mid1_fu_2727_p9;
wire   [4:0] tmp_22_fu_2581_p1;
wire   [10:0] p_shl2_fu_2775_p3;
wire   [10:0] zext_ln1317_2_fu_2772_p1;
wire   [4:0] mul765_fu_2791_p0;
wire   [6:0] mul765_fu_2791_p1;
wire   [10:0] mul765_fu_2791_p2;
wire   [2:0] tmp_13_fu_2797_p4;
wire   [4:0] p_mid1_fu_2807_p1;
wire   [4:0] select_ln53_6_fu_2765_p3;
wire   [4:0] select_ln56_3_fu_2811_p3;
wire   [6:0] zext_ln66_fu_2592_p1;
wire   [6:0] zext_ln66_1_fu_2818_p1;
wire   [10:0] zext_ln1317_4_fu_2834_p1;
wire   [10:0] add_ln1317_1_fu_2837_p2;
wire   [15:0] tmp_1_fu_2854_p9;
wire   [15:0] tmp_2_fu_2872_p9;
wire   [15:0] tmp_3_fu_2891_p9;
wire   [15:0] tmp_4_fu_2910_p9;
wire   [15:0] tmp_5_fu_2929_p9;
wire   [15:0] tmp_6_fu_2948_p9;
wire   [15:0] tmp_7_fu_2967_p9;
wire   [2:0] empty_50_fu_3005_p1;
wire   [2:0] grp_fu_2381_p2;
wire   [2:0] trunc_ln56_fu_3015_p1;
wire   [2:0] select_ln53_5_fu_3008_p3;
wire   [8:0] p_shl3_fu_3026_p3;
wire   [8:0] p_shl4_fu_3033_p3;
wire   [8:0] add_ln66_1_fu_3040_p2;
wire   [8:0] zext_ln66_2_fu_3046_p1;
wire   [8:0] add_ln66_2_fu_3049_p2;
wire   [5:0] mul_ln1317_2_fu_3069_p0;
wire   [7:0] mul_ln1317_2_fu_3069_p1;
wire   [12:0] mul_ln1317_2_fu_3069_p2;
wire   [3:0] tmp_15_fu_3075_p4;
wire   [10:0] zext_ln1317_7_fu_3085_p1;
wire   [15:0] select_ln41_3_fu_3094_p3;
wire   [15:0] select_ln46_4_fu_3099_p3;
wire   [15:0] select_ln49_3_fu_3105_p3;
wire   [5:0] grp_fu_2403_p2;
wire   [5:0] grp_fu_2532_p2;
wire   [15:0] lhs_fu_3178_p6;
wire  signed [28:0] trunc_ln5_fu_3195_p1;
wire   [28:0] grp_fu_3250_p3;
wire  signed [28:0] lhs_3_fu_3217_p3;
wire  signed [31:0] grp_fu_3259_p3;
wire   [1:0] grp_fu_3242_p0;
wire   [5:0] grp_fu_3242_p1;
wire   [5:0] grp_fu_3242_p2;
wire   [28:0] grp_fu_3250_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to7;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [7:0] grp_fu_3242_p00;
wire   [7:0] grp_fu_3242_p20;
wire   [10:0] mul760_fu_2565_p00;
wire   [10:0] mul765_fu_2791_p00;
wire   [12:0] mul_ln1317_1_fu_2546_p00;
wire   [12:0] mul_ln1317_2_fu_3069_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

tiled_conv_urem_5ns_4ns_3_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_5ns_4ns_3_9_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(oh_fu_290),
    .din1(grp_fu_1820_p1),
    .ce(1'b1),
    .dout(grp_fu_1820_p2)
);

tiled_conv_urem_5ns_4ns_3_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_5ns_4ns_3_9_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln56_fu_2326_p2),
    .din1(grp_fu_2381_p1),
    .ce(1'b1),
    .dout(grp_fu_2381_p2)
);

tiled_conv_urem_6ns_4ns_6_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 6 ))
urem_6ns_4ns_6_10_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2403_p0),
    .din1(grp_fu_2403_p1),
    .ce(1'b1),
    .dout(grp_fu_2403_p2)
);

tiled_conv_urem_6ns_4ns_6_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 6 ))
urem_6ns_4ns_6_10_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2532_p0),
    .din1(grp_fu_2532_p1),
    .ce(1'b1),
    .dout(grp_fu_2532_p2)
);

tiled_conv_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U86(
    .din0(mul_ln1317_1_fu_2546_p0),
    .din1(mul_ln1317_1_fu_2546_p1),
    .dout(mul_ln1317_1_fu_2546_p2)
);

tiled_conv_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U87(
    .din0(mul760_fu_2565_p0),
    .din1(mul760_fu_2565_p1),
    .dout(mul760_fu_2565_p2)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U88(
    .din0(conv_wt_buf_V_load_3_reg_3723_pp0_iter3_reg),
    .din1(conv_wt_buf_V_7_q0),
    .din2(conv_wt_buf_V_14_q0),
    .din3(conv_wt_buf_V_21_q0),
    .din4(conv_wt_buf_V_28_q0),
    .din5(conv_wt_buf_V_35_q0),
    .din6(conv_wt_buf_V_42_q0),
    .din7(add_ln49_reg_3651_pp0_iter4_reg),
    .dout(tmp_8_mid_fu_2596_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U89(
    .din0(conv_wt_buf_V_load_3_reg_3723_pp0_iter3_reg),
    .din1(conv_wt_buf_V_1_q0),
    .din2(conv_wt_buf_V_2_q0),
    .din3(conv_wt_buf_V_3_q0),
    .din4(conv_wt_buf_V_4_q0),
    .din5(conv_wt_buf_V_5_q0),
    .din6(conv_wt_buf_V_6_q0),
    .din7(add_ln53_reg_3666_pp0_iter4_reg),
    .dout(tmp_1_mid1_fu_2614_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U90(
    .din0(conv_wt_buf_V_7_q0),
    .din1(conv_wt_buf_V_8_q0),
    .din2(conv_wt_buf_V_9_q0),
    .din3(conv_wt_buf_V_10_q0),
    .din4(conv_wt_buf_V_11_q0),
    .din5(conv_wt_buf_V_12_q0),
    .din6(conv_wt_buf_V_13_q0),
    .din7(add_ln53_reg_3666_pp0_iter4_reg),
    .dout(tmp_2_mid1_fu_2632_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U91(
    .din0(conv_wt_buf_V_14_q0),
    .din1(conv_wt_buf_V_15_q0),
    .din2(conv_wt_buf_V_16_q0),
    .din3(conv_wt_buf_V_17_q0),
    .din4(conv_wt_buf_V_18_q0),
    .din5(conv_wt_buf_V_19_q0),
    .din6(conv_wt_buf_V_20_q0),
    .din7(add_ln53_reg_3666_pp0_iter4_reg),
    .dout(tmp_3_mid1_fu_2651_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U92(
    .din0(conv_wt_buf_V_21_q0),
    .din1(conv_wt_buf_V_22_q0),
    .din2(conv_wt_buf_V_23_q0),
    .din3(conv_wt_buf_V_24_q0),
    .din4(conv_wt_buf_V_25_q0),
    .din5(conv_wt_buf_V_26_q0),
    .din6(conv_wt_buf_V_27_q0),
    .din7(add_ln53_reg_3666_pp0_iter4_reg),
    .dout(tmp_4_mid1_fu_2670_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U93(
    .din0(conv_wt_buf_V_28_q0),
    .din1(conv_wt_buf_V_29_q0),
    .din2(conv_wt_buf_V_30_q0),
    .din3(conv_wt_buf_V_31_q0),
    .din4(conv_wt_buf_V_32_q0),
    .din5(conv_wt_buf_V_33_q0),
    .din6(conv_wt_buf_V_34_q0),
    .din7(add_ln53_reg_3666_pp0_iter4_reg),
    .dout(tmp_5_mid1_fu_2689_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U94(
    .din0(conv_wt_buf_V_35_q0),
    .din1(conv_wt_buf_V_36_q0),
    .din2(conv_wt_buf_V_37_q0),
    .din3(conv_wt_buf_V_38_q0),
    .din4(conv_wt_buf_V_39_q0),
    .din5(conv_wt_buf_V_40_q0),
    .din6(conv_wt_buf_V_41_q0),
    .din7(add_ln53_reg_3666_pp0_iter4_reg),
    .dout(tmp_6_mid1_fu_2708_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U95(
    .din0(conv_wt_buf_V_42_q0),
    .din1(conv_wt_buf_V_43_q0),
    .din2(conv_wt_buf_V_44_q0),
    .din3(conv_wt_buf_V_45_q0),
    .din4(conv_wt_buf_V_46_q0),
    .din5(conv_wt_buf_V_47_q0),
    .din6(conv_wt_buf_V_48_q0),
    .din7(add_ln53_reg_3666_pp0_iter4_reg),
    .dout(tmp_7_mid1_fu_2727_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U96(
    .din0(tmp_1_mid1_fu_2614_p9),
    .din1(tmp_2_mid1_fu_2632_p9),
    .din2(tmp_3_mid1_fu_2651_p9),
    .din3(tmp_4_mid1_fu_2670_p9),
    .din4(tmp_5_mid1_fu_2689_p9),
    .din5(tmp_6_mid1_fu_2708_p9),
    .din6(tmp_7_mid1_fu_2727_p9),
    .din7(select_ln49_1_reg_3661_pp0_iter4_reg),
    .dout(tmp_8_mid1_fu_2746_p9)
);

tiled_conv_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U97(
    .din0(mul765_fu_2791_p0),
    .din1(mul765_fu_2791_p1),
    .dout(mul765_fu_2791_p2)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U98(
    .din0(conv_wt_buf_V_load_reg_3579_pp0_iter4_reg),
    .din1(conv_wt_buf_V_1_q0),
    .din2(conv_wt_buf_V_2_q0),
    .din3(conv_wt_buf_V_3_q0),
    .din4(conv_wt_buf_V_4_q0),
    .din5(conv_wt_buf_V_5_q0),
    .din6(conv_wt_buf_V_6_q0),
    .din7(j_1_reg_3563_pp0_iter4_reg),
    .dout(tmp_1_fu_2854_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U99(
    .din0(conv_wt_buf_V_7_q0),
    .din1(conv_wt_buf_V_8_q0),
    .din2(conv_wt_buf_V_9_q0),
    .din3(conv_wt_buf_V_10_q0),
    .din4(conv_wt_buf_V_11_q0),
    .din5(conv_wt_buf_V_12_q0),
    .din6(conv_wt_buf_V_13_q0),
    .din7(j_1_reg_3563_pp0_iter4_reg),
    .dout(tmp_2_fu_2872_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U100(
    .din0(conv_wt_buf_V_14_q0),
    .din1(conv_wt_buf_V_15_q0),
    .din2(conv_wt_buf_V_16_q0),
    .din3(conv_wt_buf_V_17_q0),
    .din4(conv_wt_buf_V_18_q0),
    .din5(conv_wt_buf_V_19_q0),
    .din6(conv_wt_buf_V_20_q0),
    .din7(j_1_reg_3563_pp0_iter4_reg),
    .dout(tmp_3_fu_2891_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U101(
    .din0(conv_wt_buf_V_21_q0),
    .din1(conv_wt_buf_V_22_q0),
    .din2(conv_wt_buf_V_23_q0),
    .din3(conv_wt_buf_V_24_q0),
    .din4(conv_wt_buf_V_25_q0),
    .din5(conv_wt_buf_V_26_q0),
    .din6(conv_wt_buf_V_27_q0),
    .din7(j_1_reg_3563_pp0_iter4_reg),
    .dout(tmp_4_fu_2910_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U102(
    .din0(conv_wt_buf_V_28_q0),
    .din1(conv_wt_buf_V_29_q0),
    .din2(conv_wt_buf_V_30_q0),
    .din3(conv_wt_buf_V_31_q0),
    .din4(conv_wt_buf_V_32_q0),
    .din5(conv_wt_buf_V_33_q0),
    .din6(conv_wt_buf_V_34_q0),
    .din7(j_1_reg_3563_pp0_iter4_reg),
    .dout(tmp_5_fu_2929_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U103(
    .din0(conv_wt_buf_V_35_q0),
    .din1(conv_wt_buf_V_36_q0),
    .din2(conv_wt_buf_V_37_q0),
    .din3(conv_wt_buf_V_38_q0),
    .din4(conv_wt_buf_V_39_q0),
    .din5(conv_wt_buf_V_40_q0),
    .din6(conv_wt_buf_V_41_q0),
    .din7(j_1_reg_3563_pp0_iter4_reg),
    .dout(tmp_6_fu_2948_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U104(
    .din0(conv_wt_buf_V_42_q0),
    .din1(conv_wt_buf_V_43_q0),
    .din2(conv_wt_buf_V_44_q0),
    .din3(conv_wt_buf_V_45_q0),
    .din4(conv_wt_buf_V_46_q0),
    .din5(conv_wt_buf_V_47_q0),
    .din6(conv_wt_buf_V_48_q0),
    .din7(j_1_reg_3563_pp0_iter4_reg),
    .dout(tmp_7_fu_2967_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U105(
    .din0(tmp_1_fu_2854_p9),
    .din1(tmp_2_fu_2872_p9),
    .din2(tmp_3_fu_2891_p9),
    .din3(tmp_4_fu_2910_p9),
    .din4(tmp_5_fu_2929_p9),
    .din5(tmp_6_fu_2948_p9),
    .din6(tmp_7_fu_2967_p9),
    .din7(i_2_reg_3574_pp0_iter4_reg),
    .dout(tmp_8_fu_2986_p9)
);

tiled_conv_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U106(
    .din0(mul_ln1317_2_fu_3069_p0),
    .din1(mul_ln1317_2_fu_3069_p1),
    .dout(mul_ln1317_2_fu_3069_p2)
);

tiled_conv_mux_76_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_76_16_1_1_U107(
    .din0(conv_in_buf_V_load_reg_4342),
    .din1(conv_in_buf_V_1_load_reg_4347),
    .din2(conv_in_buf_V_2_load_reg_4352),
    .din3(conv_in_buf_V_3_load_reg_4357),
    .din4(conv_in_buf_V_4_load_reg_4362),
    .din5(conv_in_buf_V_5_load_reg_4367),
    .din6(conv_in_buf_V_6_load_reg_4372),
    .din7(grp_fu_2403_p2),
    .dout(r_V_fu_3127_p9)
);

tiled_conv_mux_76_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_76_16_1_1_U108(
    .din0(conv_in_buf_V_q0),
    .din1(conv_in_buf_V_1_q0),
    .din2(conv_in_buf_V_2_q0),
    .din3(conv_in_buf_V_3_q0),
    .din4(conv_in_buf_V_4_q0),
    .din5(conv_in_buf_V_5_q0),
    .din6(conv_in_buf_V_6_q0),
    .din7(grp_fu_2532_p2),
    .dout(r_V_1_fu_3143_p9)
);

tiled_conv_mux_73_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_73_16_1_1_U109(
    .din0(conv_out_buf_V_load_reg_4418),
    .din1(conv_out_buf_V_1_load_reg_4423),
    .din2(conv_out_buf_V_2_load_reg_4428),
    .din3(conv_out_buf_V_3_load_reg_4433),
    .din4(conv_out_buf_V_4_load_reg_4438),
    .din5(conv_out_buf_V_5_load_reg_4443),
    .din6(conv_out_buf_V_6_load_reg_4448),
    .din7(select_ln56_2_reg_4290),
    .dout(lhs_2_fu_3163_p9)
);

tiled_conv_mux_43_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_43_16_1_1_U110(
    .din0(conv_bias_buf_V_8_reload),
    .din1(conv_bias_buf_V_9_reload),
    .din2(conv_bias_buf_V_10_reload),
    .din3(conv_bias_buf_V_11_reload),
    .din4(select_ln41_1_reg_3475_pp0_iter5_reg),
    .dout(lhs_fu_3178_p6)
);

tiled_conv_mac_muladd_2ns_6ns_6ns_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 8 ))
mac_muladd_2ns_6ns_6ns_8_1_1_U111(
    .din0(grp_fu_3242_p0),
    .din1(grp_fu_3242_p1),
    .din2(grp_fu_3242_p2),
    .dout(grp_fu_3242_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_1_1_U112(
    .din0(r_V_reg_4453),
    .din1(select_ln53_3_reg_4377),
    .din2(grp_fu_3250_p2),
    .dout(grp_fu_3250_p3)
);

tiled_conv_mac_muladd_16s_16s_29s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_29s_32_1_1_U113(
    .din0(r_V_1_reg_4458),
    .din1(select_ln53_3_reg_4377),
    .din2(lhs_3_fu_3217_p3),
    .dout(grp_fu_3259_p3)
);

tiled_conv_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter5_stage0)) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            chan_fu_314 <= 2'd0;
        end else if (((icmp_ln41_reg_3446 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            chan_fu_314 <= select_ln46_1_fu_2106_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_306 <= 3'd0;
        end else if (((icmp_ln41_reg_3446 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_306 <= select_ln49_1_fu_2182_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten145_fu_294 <= 10'd0;
        end else if (((icmp_ln41_reg_3446 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten145_fu_294 <= select_ln56_5_fu_2421_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten185_fu_302 <= 12'd0;
        end else if (((icmp_ln41_reg_3446 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten185_fu_302 <= select_ln53_7_fu_2435_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten255_fu_310 <= 15'd0;
        end else if (((icmp_ln41_reg_3446 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten255_fu_310 <= select_ln49_5_fu_2449_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten384_fu_318 <= 17'd0;
        end else if (((icmp_ln41_reg_3446 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten384_fu_318 <= select_ln46_6_fu_2462_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten670_fu_326 <= 19'd0;
        end else if (((icmp_ln41_reg_3446 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten670_fu_326 <= add_ln41_1_fu_2050_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        j_fu_298 <= 3'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln41_reg_3446 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        j_fu_298 <= select_ln53_1_fu_2518_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kernel_fu_322 <= 3'd0;
        end else if (((icmp_ln41_reg_3446 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            kernel_fu_322 <= select_ln41_1_reg_3475;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            oh_fu_290 <= 5'd0;
        end else if (((icmp_ln41_reg_3446 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            oh_fu_290 <= select_ln56_4_fu_2387_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ow_fu_286 <= 5'd0;
        end else if (((icmp_ln41_reg_3446 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            ow_fu_286 <= add_ln61_fu_2409_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln53_2_reg_3684_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln41_reg_3446_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1317_2_reg_4337 <= add_ln1317_2_fu_3089_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln41_reg_3446 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1317_reg_3705 <= grp_fu_3242_p3;
        conv_wt_buf_V_load_1_reg_3584 <= conv_wt_buf_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1317_reg_3705_pp0_iter2_reg <= add_ln1317_reg_3705;
        add_ln1317_reg_3705_pp0_iter3_reg <= add_ln1317_reg_3705_pp0_iter2_reg;
        add_ln1317_reg_3705_pp0_iter4_reg <= add_ln1317_reg_3705_pp0_iter3_reg;
        add_ln49_reg_3651_pp0_iter2_reg <= add_ln49_reg_3651;
        add_ln49_reg_3651_pp0_iter3_reg <= add_ln49_reg_3651_pp0_iter2_reg;
        add_ln49_reg_3651_pp0_iter4_reg <= add_ln49_reg_3651_pp0_iter3_reg;
        add_ln53_reg_3666_pp0_iter2_reg <= add_ln53_reg_3666;
        add_ln53_reg_3666_pp0_iter3_reg <= add_ln53_reg_3666_pp0_iter2_reg;
        add_ln53_reg_3666_pp0_iter4_reg <= add_ln53_reg_3666_pp0_iter3_reg;
        add_ln56_reg_3694_pp0_iter2_reg <= add_ln56_reg_3694;
        add_ln56_reg_3694_pp0_iter3_reg <= add_ln56_reg_3694_pp0_iter2_reg;
        add_ln56_reg_3694_pp0_iter4_reg <= add_ln56_reg_3694_pp0_iter3_reg;
        and_ln53_reg_3688_pp0_iter2_reg <= and_ln53_reg_3688;
        and_ln53_reg_3688_pp0_iter3_reg <= and_ln53_reg_3688_pp0_iter2_reg;
        and_ln53_reg_3688_pp0_iter4_reg <= and_ln53_reg_3688_pp0_iter3_reg;
        conv_out_buf_V_1_addr_reg_4301_pp0_iter6_reg <= conv_out_buf_V_1_addr_reg_4301;
        conv_out_buf_V_1_addr_reg_4301_pp0_iter7_reg <= conv_out_buf_V_1_addr_reg_4301_pp0_iter6_reg;
        conv_out_buf_V_2_addr_reg_4307_pp0_iter6_reg <= conv_out_buf_V_2_addr_reg_4307;
        conv_out_buf_V_2_addr_reg_4307_pp0_iter7_reg <= conv_out_buf_V_2_addr_reg_4307_pp0_iter6_reg;
        conv_out_buf_V_3_addr_reg_4313_pp0_iter6_reg <= conv_out_buf_V_3_addr_reg_4313;
        conv_out_buf_V_3_addr_reg_4313_pp0_iter7_reg <= conv_out_buf_V_3_addr_reg_4313_pp0_iter6_reg;
        conv_out_buf_V_4_addr_reg_4319_pp0_iter6_reg <= conv_out_buf_V_4_addr_reg_4319;
        conv_out_buf_V_4_addr_reg_4319_pp0_iter7_reg <= conv_out_buf_V_4_addr_reg_4319_pp0_iter6_reg;
        conv_out_buf_V_5_addr_reg_4325_pp0_iter6_reg <= conv_out_buf_V_5_addr_reg_4325;
        conv_out_buf_V_5_addr_reg_4325_pp0_iter7_reg <= conv_out_buf_V_5_addr_reg_4325_pp0_iter6_reg;
        conv_out_buf_V_6_addr_reg_4331_pp0_iter6_reg <= conv_out_buf_V_6_addr_reg_4331;
        conv_out_buf_V_6_addr_reg_4331_pp0_iter7_reg <= conv_out_buf_V_6_addr_reg_4331_pp0_iter6_reg;
        conv_out_buf_V_addr_reg_4295_pp0_iter6_reg <= conv_out_buf_V_addr_reg_4295;
        conv_out_buf_V_addr_reg_4295_pp0_iter7_reg <= conv_out_buf_V_addr_reg_4295_pp0_iter6_reg;
        conv_wt_buf_V_load_1_reg_3584_pp0_iter2_reg <= conv_wt_buf_V_load_1_reg_3584;
        conv_wt_buf_V_load_1_reg_3584_pp0_iter3_reg <= conv_wt_buf_V_load_1_reg_3584_pp0_iter2_reg;
        conv_wt_buf_V_load_1_reg_3584_pp0_iter4_reg <= conv_wt_buf_V_load_1_reg_3584_pp0_iter3_reg;
        conv_wt_buf_V_load_1_reg_3584_pp0_iter5_reg <= conv_wt_buf_V_load_1_reg_3584_pp0_iter4_reg;
        conv_wt_buf_V_load_reg_3579_pp0_iter2_reg <= conv_wt_buf_V_load_reg_3579;
        conv_wt_buf_V_load_reg_3579_pp0_iter3_reg <= conv_wt_buf_V_load_reg_3579_pp0_iter2_reg;
        conv_wt_buf_V_load_reg_3579_pp0_iter4_reg <= conv_wt_buf_V_load_reg_3579_pp0_iter3_reg;
        i_2_reg_3574 <= i_fu_306;
        i_2_reg_3574_pp0_iter2_reg <= i_2_reg_3574;
        i_2_reg_3574_pp0_iter3_reg <= i_2_reg_3574_pp0_iter2_reg;
        i_2_reg_3574_pp0_iter4_reg <= i_2_reg_3574_pp0_iter3_reg;
        j_1_reg_3563 <= j_fu_298;
        j_1_reg_3563_pp0_iter2_reg <= j_1_reg_3563;
        j_1_reg_3563_pp0_iter3_reg <= j_1_reg_3563_pp0_iter2_reg;
        j_1_reg_3563_pp0_iter4_reg <= j_1_reg_3563_pp0_iter3_reg;
        or_ln53_1_reg_3678_pp0_iter2_reg <= or_ln53_1_reg_3678;
        or_ln53_1_reg_3678_pp0_iter3_reg <= or_ln53_1_reg_3678_pp0_iter2_reg;
        or_ln53_1_reg_3678_pp0_iter4_reg <= or_ln53_1_reg_3678_pp0_iter3_reg;
        select_ln46_3_cast_reg_3594_pp0_iter2_reg[3 : 0] <= select_ln46_3_cast_reg_3594[3 : 0];
        select_ln46_3_cast_reg_3594_pp0_iter3_reg[3 : 0] <= select_ln46_3_cast_reg_3594_pp0_iter2_reg[3 : 0];
        select_ln49_1_reg_3661_pp0_iter2_reg <= select_ln49_1_reg_3661;
        select_ln49_1_reg_3661_pp0_iter3_reg <= select_ln49_1_reg_3661_pp0_iter2_reg;
        select_ln49_1_reg_3661_pp0_iter4_reg <= select_ln49_1_reg_3661_pp0_iter3_reg;
        select_ln53_2_reg_3684_pp0_iter2_reg <= select_ln53_2_reg_3684;
        select_ln53_2_reg_3684_pp0_iter3_reg <= select_ln53_2_reg_3684_pp0_iter2_reg;
        select_ln53_2_reg_3684_pp0_iter4_reg <= select_ln53_2_reg_3684_pp0_iter3_reg;
        select_ln53_2_reg_3684_pp0_iter5_reg <= select_ln53_2_reg_3684_pp0_iter4_reg;
        select_ln53_2_reg_3684_pp0_iter6_reg <= select_ln53_2_reg_3684_pp0_iter5_reg;
        select_ln53_2_reg_3684_pp0_iter7_reg <= select_ln53_2_reg_3684_pp0_iter6_reg;
        select_ln56_2_reg_4290_pp0_iter6_reg <= select_ln56_2_reg_4290;
        select_ln56_2_reg_4290_pp0_iter7_reg <= select_ln56_2_reg_4290_pp0_iter6_reg;
        select_ln56_reg_3700_pp0_iter2_reg <= select_ln56_reg_3700;
        select_ln56_reg_3700_pp0_iter3_reg <= select_ln56_reg_3700_pp0_iter2_reg;
        select_ln56_reg_3700_pp0_iter4_reg <= select_ln56_reg_3700_pp0_iter3_reg;
        shl_ln3_reg_3711_pp0_iter2_reg[5 : 1] <= shl_ln3_reg_3711[5 : 1];
        shl_ln3_reg_3711_pp0_iter3_reg[5 : 1] <= shl_ln3_reg_3711_pp0_iter2_reg[5 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_1826_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln46_reg_3512 <= add_ln46_fu_1942_p2;
        and_ln41_3_reg_3503 <= and_ln41_3_fu_1936_p2;
        and_ln46_1_reg_3532 <= and_ln46_1_fu_1966_p2;
        and_ln46_2_reg_3537 <= and_ln46_2_fu_1972_p2;
        and_ln49_1_reg_3553 <= and_ln49_1_fu_1984_p2;
        empty_52_reg_3470 <= empty_52_fu_1871_p2;
        empty_53_reg_3483 <= empty_53_fu_1890_p1;
        icmp_ln46_reg_3455 <= icmp_ln46_fu_1845_p2;
        icmp_ln61_reg_3498 <= icmp_ln61_fu_1900_p2;
        or_ln46_1_reg_3527 <= or_ln46_1_fu_1960_p2;
        or_ln46_reg_3519 <= or_ln46_fu_1948_p2;
        ow_load_reg_3450 <= ow_fu_286;
        select_ln41_1_reg_3475 <= select_ln41_1_fu_1882_p3;
        select_ln41_reg_3465 <= select_ln41_fu_1851_p3;
        xor_ln41_reg_3493 <= xor_ln41_fu_1894_p2;
        xor_ln49_reg_3548 <= xor_ln49_fu_1978_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln41_reg_3446 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln49_reg_3651 <= add_ln49_fu_2159_p2;
        add_ln53_reg_3666 <= add_ln53_fu_2236_p2;
        add_ln56_reg_3694 <= add_ln56_fu_2326_p2;
        and_ln53_reg_3688 <= and_ln53_fu_2320_p2;
        or_ln53_1_reg_3678 <= or_ln53_1_fu_2246_p2;
        select_ln46_3_cast_reg_3594[3 : 0] <= select_ln46_3_cast_fu_2122_p1[3 : 0];
        select_ln49_1_reg_3661 <= select_ln49_1_fu_2182_p3;
        select_ln49_reg_3656 <= select_ln49_fu_2174_p3;
        select_ln53_2_reg_3684 <= select_ln53_2_fu_2296_p3;
        select_ln56_reg_3700 <= select_ln56_fu_2348_p3;
        shl_ln3_reg_3711[5 : 1] <= shl_ln3_fu_2395_p3[5 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln41_reg_3446_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln66_3_reg_4240 <= add_ln66_3_fu_2822_p2;
        add_ln66_reg_4245 <= add_ln66_fu_2828_p2;
        sub_ln1317_reg_4235 <= sub_ln1317_fu_2782_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln53_2_reg_3684 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln41_reg_3446 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln68_reg_3729 <= add_ln68_fu_2527_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln68_reg_3729_pp0_iter2_reg <= add_ln68_reg_3729;
        add_ln68_reg_3729_pp0_iter3_reg <= add_ln68_reg_3729_pp0_iter2_reg;
        add_ln68_reg_3729_pp0_iter4_reg <= add_ln68_reg_3729_pp0_iter3_reg;
        and_ln41_3_reg_3503_pp0_iter1_reg <= and_ln41_3_reg_3503;
        and_ln41_3_reg_3503_pp0_iter2_reg <= and_ln41_3_reg_3503_pp0_iter1_reg;
        and_ln41_3_reg_3503_pp0_iter3_reg <= and_ln41_3_reg_3503_pp0_iter2_reg;
        and_ln41_3_reg_3503_pp0_iter4_reg <= and_ln41_3_reg_3503_pp0_iter3_reg;
        and_ln46_2_reg_3537_pp0_iter1_reg <= and_ln46_2_reg_3537;
        and_ln46_2_reg_3537_pp0_iter2_reg <= and_ln46_2_reg_3537_pp0_iter1_reg;
        and_ln46_2_reg_3537_pp0_iter3_reg <= and_ln46_2_reg_3537_pp0_iter2_reg;
        and_ln46_2_reg_3537_pp0_iter4_reg <= and_ln46_2_reg_3537_pp0_iter3_reg;
        and_ln49_1_reg_3553_pp0_iter1_reg <= and_ln49_1_reg_3553;
        and_ln49_1_reg_3553_pp0_iter2_reg <= and_ln49_1_reg_3553_pp0_iter1_reg;
        and_ln49_1_reg_3553_pp0_iter3_reg <= and_ln49_1_reg_3553_pp0_iter2_reg;
        and_ln49_1_reg_3553_pp0_iter4_reg <= and_ln49_1_reg_3553_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        chan_1_reg_3374 <= chan_fu_314;
        conv_wt_buf_V_load_2_reg_3718_pp0_iter2_reg <= conv_wt_buf_V_load_2_reg_3718;
        conv_wt_buf_V_load_2_reg_3718_pp0_iter3_reg <= conv_wt_buf_V_load_2_reg_3718_pp0_iter2_reg;
        conv_wt_buf_V_load_2_reg_3718_pp0_iter4_reg <= conv_wt_buf_V_load_2_reg_3718_pp0_iter3_reg;
        conv_wt_buf_V_load_3_reg_3723_pp0_iter2_reg <= conv_wt_buf_V_load_3_reg_3723;
        conv_wt_buf_V_load_3_reg_3723_pp0_iter3_reg <= conv_wt_buf_V_load_3_reg_3723_pp0_iter2_reg;
        empty_43_reg_3384 <= empty_43_fu_1809_p2;
        empty_49_reg_4220 <= grp_fu_1820_p2;
        icmp_ln41_reg_3446 <= icmp_ln41_fu_1826_p2;
        icmp_ln41_reg_3446_pp0_iter1_reg <= icmp_ln41_reg_3446;
        icmp_ln41_reg_3446_pp0_iter2_reg <= icmp_ln41_reg_3446_pp0_iter1_reg;
        icmp_ln41_reg_3446_pp0_iter3_reg <= icmp_ln41_reg_3446_pp0_iter2_reg;
        icmp_ln41_reg_3446_pp0_iter4_reg <= icmp_ln41_reg_3446_pp0_iter3_reg;
        icmp_ln46_reg_3455_pp0_iter1_reg <= icmp_ln46_reg_3455;
        icmp_ln46_reg_3455_pp0_iter2_reg <= icmp_ln46_reg_3455_pp0_iter1_reg;
        icmp_ln46_reg_3455_pp0_iter3_reg <= icmp_ln46_reg_3455_pp0_iter2_reg;
        icmp_ln46_reg_3455_pp0_iter4_reg <= icmp_ln46_reg_3455_pp0_iter3_reg;
        indvar_flatten670_load_reg_3379 <= indvar_flatten670_fu_326;
        oh_1_reg_3366 <= oh_fu_290;
        oh_1_reg_3366_pp0_iter1_reg <= oh_1_reg_3366;
        oh_1_reg_3366_pp0_iter2_reg <= oh_1_reg_3366_pp0_iter1_reg;
        oh_1_reg_3366_pp0_iter3_reg <= oh_1_reg_3366_pp0_iter2_reg;
        p_cast4_reg_3389[3 : 0] <= p_cast4_fu_1815_p1[3 : 0];
        p_cast4_reg_3389_pp0_iter1_reg[3 : 0] <= p_cast4_reg_3389[3 : 0];
        p_cast4_reg_3389_pp0_iter2_reg[3 : 0] <= p_cast4_reg_3389_pp0_iter1_reg[3 : 0];
        p_cast4_reg_3389_pp0_iter3_reg[3 : 0] <= p_cast4_reg_3389_pp0_iter2_reg[3 : 0];
        select_ln41_1_reg_3475_pp0_iter1_reg <= select_ln41_1_reg_3475;
        select_ln41_1_reg_3475_pp0_iter2_reg <= select_ln41_1_reg_3475_pp0_iter1_reg;
        select_ln41_1_reg_3475_pp0_iter3_reg <= select_ln41_1_reg_3475_pp0_iter2_reg;
        select_ln41_1_reg_3475_pp0_iter4_reg <= select_ln41_1_reg_3475_pp0_iter3_reg;
        select_ln41_1_reg_3475_pp0_iter5_reg <= select_ln41_1_reg_3475_pp0_iter4_reg;
        select_ln53_3_reg_4377 <= select_ln53_3_fu_3111_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln53_2_reg_3684_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln41_reg_3446_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_in_buf_V_1_load_reg_4347 <= conv_in_buf_V_1_q1;
        conv_in_buf_V_2_load_reg_4352 <= conv_in_buf_V_2_q1;
        conv_in_buf_V_3_load_reg_4357 <= conv_in_buf_V_3_q1;
        conv_in_buf_V_4_load_reg_4362 <= conv_in_buf_V_4_q1;
        conv_in_buf_V_5_load_reg_4367 <= conv_in_buf_V_5_q1;
        conv_in_buf_V_6_load_reg_4372 <= conv_in_buf_V_6_q1;
        conv_in_buf_V_load_reg_4342 <= conv_in_buf_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln41_reg_3446_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_1_addr_reg_4301 <= zext_ln66_3_fu_3055_p1;
        conv_out_buf_V_2_addr_reg_4307 <= zext_ln66_3_fu_3055_p1;
        conv_out_buf_V_3_addr_reg_4313 <= zext_ln66_3_fu_3055_p1;
        conv_out_buf_V_4_addr_reg_4319 <= zext_ln66_3_fu_3055_p1;
        conv_out_buf_V_5_addr_reg_4325 <= zext_ln66_3_fu_3055_p1;
        conv_out_buf_V_6_addr_reg_4331 <= zext_ln66_3_fu_3055_p1;
        conv_out_buf_V_addr_reg_4295 <= zext_ln66_3_fu_3055_p1;
        select_ln56_2_reg_4290 <= select_ln56_2_fu_3019_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln53_2_reg_3684_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_1_load_reg_4423 <= conv_out_buf_V_1_q1;
        conv_out_buf_V_2_load_reg_4428 <= conv_out_buf_V_2_q1;
        conv_out_buf_V_3_load_reg_4433 <= conv_out_buf_V_3_q1;
        conv_out_buf_V_4_load_reg_4438 <= conv_out_buf_V_4_q1;
        conv_out_buf_V_5_load_reg_4443 <= conv_out_buf_V_5_q1;
        conv_out_buf_V_6_load_reg_4448 <= conv_out_buf_V_6_q1;
        conv_out_buf_V_load_reg_4418 <= conv_out_buf_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln41_3_reg_3503) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln49_1_reg_3553) & (1'd0 == and_ln46_2_reg_3537) & (icmp_ln41_reg_3446 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_wt_buf_V_load_2_reg_3718 <= conv_wt_buf_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln41_reg_3446 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_wt_buf_V_load_3_reg_3723 <= conv_wt_buf_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_wt_buf_V_load_reg_3579 <= conv_wt_buf_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln53_2_reg_3684_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_2_reg_4463 <= lhs_2_fu_3163_p9;
        r_V_1_reg_4458 <= r_V_1_fu_3143_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln53_2_reg_3684_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_V_reg_4453 <= r_V_fu_3127_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln53_2_reg_3684_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln41_reg_3446_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_14_reg_3975 <= {{mul_ln1317_1_fu_2546_p2[12:9]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln49_1_reg_3553_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln41_reg_3446_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_8_mid1_reg_4230 <= tmp_8_mid1_fu_2746_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln46_2_reg_3537_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln49_1_reg_3553_pp0_iter3_reg) & (icmp_ln41_reg_3446_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_8_mid_reg_4225 <= tmp_8_mid_fu_2596_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3455_pp0_iter4_reg == 1'd0) & (1'd0 == and_ln49_1_reg_3553_pp0_iter4_reg) & (1'd0 == and_ln46_2_reg_3537_pp0_iter4_reg) & (1'd0 == and_ln41_3_reg_3503_pp0_iter4_reg) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_8_reg_4285 <= tmp_8_fu_2986_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln53_2_reg_3684_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln864_1_reg_4471 <= {{grp_fu_3259_p3[28:13]}};
    end
end

always @ (*) begin
    if (((icmp_ln41_fu_1826_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln41_reg_3446_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter5_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter5_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to7 = 1'b1;
    end else begin
        ap_idle_pp0_1to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_in_buf_V_1_ce0 = 1'b1;
    end else begin
        conv_in_buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_in_buf_V_1_ce1 = 1'b1;
    end else begin
        conv_in_buf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_in_buf_V_2_ce0 = 1'b1;
    end else begin
        conv_in_buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_in_buf_V_2_ce1 = 1'b1;
    end else begin
        conv_in_buf_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_in_buf_V_3_ce0 = 1'b1;
    end else begin
        conv_in_buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_in_buf_V_3_ce1 = 1'b1;
    end else begin
        conv_in_buf_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_in_buf_V_4_ce0 = 1'b1;
    end else begin
        conv_in_buf_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_in_buf_V_4_ce1 = 1'b1;
    end else begin
        conv_in_buf_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_in_buf_V_5_ce0 = 1'b1;
    end else begin
        conv_in_buf_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_in_buf_V_5_ce1 = 1'b1;
    end else begin
        conv_in_buf_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_in_buf_V_6_ce0 = 1'b1;
    end else begin
        conv_in_buf_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_in_buf_V_6_ce1 = 1'b1;
    end else begin
        conv_in_buf_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_in_buf_V_ce0 = 1'b1;
    end else begin
        conv_in_buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_in_buf_V_ce1 = 1'b1;
    end else begin
        conv_in_buf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_1_address0 = conv_out_buf_V_1_addr_reg_4301_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_1_address0 = conv_out_buf_V_1_addr_reg_4301;
    end else begin
        conv_out_buf_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_1_address1 = conv_out_buf_V_1_addr_reg_4301_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_1_address1 = zext_ln66_3_fu_3055_p1;
    end else begin
        conv_out_buf_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_buf_V_1_ce0 = 1'b1;
    end else begin
        conv_out_buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_buf_V_1_ce1 = 1'b1;
    end else begin
        conv_out_buf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_1_d0 = trunc_ln864_1_reg_4471;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_1_d0 = {{trunc_ln5_fu_3195_p1[28:13]}};
    end else begin
        conv_out_buf_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln53_2_reg_3684_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln56_2_reg_4290_pp0_iter7_reg == 3'd1)) | ((select_ln53_2_reg_3684_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln56_2_reg_4290 == 3'd1)))) begin
        conv_out_buf_V_1_we0 = 1'b1;
    end else begin
        conv_out_buf_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln53_2_reg_3684_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1466_fu_3228_p2 == 1'd1) & (select_ln56_2_reg_4290_pp0_iter6_reg == 3'd1))) begin
        conv_out_buf_V_1_we1 = 1'b1;
    end else begin
        conv_out_buf_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_2_address0 = conv_out_buf_V_2_addr_reg_4307_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_2_address0 = conv_out_buf_V_2_addr_reg_4307;
    end else begin
        conv_out_buf_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_2_address1 = conv_out_buf_V_2_addr_reg_4307_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_2_address1 = zext_ln66_3_fu_3055_p1;
    end else begin
        conv_out_buf_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_buf_V_2_ce0 = 1'b1;
    end else begin
        conv_out_buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_buf_V_2_ce1 = 1'b1;
    end else begin
        conv_out_buf_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_2_d0 = trunc_ln864_1_reg_4471;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_2_d0 = {{trunc_ln5_fu_3195_p1[28:13]}};
    end else begin
        conv_out_buf_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln53_2_reg_3684_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln56_2_reg_4290_pp0_iter7_reg == 3'd2)) | ((select_ln53_2_reg_3684_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln56_2_reg_4290 == 3'd2)))) begin
        conv_out_buf_V_2_we0 = 1'b1;
    end else begin
        conv_out_buf_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln53_2_reg_3684_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1466_fu_3228_p2 == 1'd1) & (select_ln56_2_reg_4290_pp0_iter6_reg == 3'd2))) begin
        conv_out_buf_V_2_we1 = 1'b1;
    end else begin
        conv_out_buf_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_3_address0 = conv_out_buf_V_3_addr_reg_4313_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_3_address0 = conv_out_buf_V_3_addr_reg_4313;
    end else begin
        conv_out_buf_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_3_address1 = conv_out_buf_V_3_addr_reg_4313_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_3_address1 = zext_ln66_3_fu_3055_p1;
    end else begin
        conv_out_buf_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_buf_V_3_ce0 = 1'b1;
    end else begin
        conv_out_buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_buf_V_3_ce1 = 1'b1;
    end else begin
        conv_out_buf_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_3_d0 = trunc_ln864_1_reg_4471;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_3_d0 = {{trunc_ln5_fu_3195_p1[28:13]}};
    end else begin
        conv_out_buf_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln53_2_reg_3684_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln56_2_reg_4290_pp0_iter7_reg == 3'd3)) | ((select_ln53_2_reg_3684_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln56_2_reg_4290 == 3'd3)))) begin
        conv_out_buf_V_3_we0 = 1'b1;
    end else begin
        conv_out_buf_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln53_2_reg_3684_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1466_fu_3228_p2 == 1'd1) & (select_ln56_2_reg_4290_pp0_iter6_reg == 3'd3))) begin
        conv_out_buf_V_3_we1 = 1'b1;
    end else begin
        conv_out_buf_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_4_address0 = conv_out_buf_V_4_addr_reg_4319_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_4_address0 = conv_out_buf_V_4_addr_reg_4319;
    end else begin
        conv_out_buf_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_4_address1 = conv_out_buf_V_4_addr_reg_4319_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_4_address1 = zext_ln66_3_fu_3055_p1;
    end else begin
        conv_out_buf_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_buf_V_4_ce0 = 1'b1;
    end else begin
        conv_out_buf_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_buf_V_4_ce1 = 1'b1;
    end else begin
        conv_out_buf_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_4_d0 = trunc_ln864_1_reg_4471;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_4_d0 = {{trunc_ln5_fu_3195_p1[28:13]}};
    end else begin
        conv_out_buf_V_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln53_2_reg_3684_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln56_2_reg_4290_pp0_iter7_reg == 3'd4)) | ((select_ln53_2_reg_3684_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln56_2_reg_4290 == 3'd4)))) begin
        conv_out_buf_V_4_we0 = 1'b1;
    end else begin
        conv_out_buf_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln53_2_reg_3684_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1466_fu_3228_p2 == 1'd1) & (select_ln56_2_reg_4290_pp0_iter6_reg == 3'd4))) begin
        conv_out_buf_V_4_we1 = 1'b1;
    end else begin
        conv_out_buf_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_5_address0 = conv_out_buf_V_5_addr_reg_4325_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_5_address0 = conv_out_buf_V_5_addr_reg_4325;
    end else begin
        conv_out_buf_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_5_address1 = conv_out_buf_V_5_addr_reg_4325_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_5_address1 = zext_ln66_3_fu_3055_p1;
    end else begin
        conv_out_buf_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_buf_V_5_ce0 = 1'b1;
    end else begin
        conv_out_buf_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_buf_V_5_ce1 = 1'b1;
    end else begin
        conv_out_buf_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_5_d0 = trunc_ln864_1_reg_4471;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_5_d0 = {{trunc_ln5_fu_3195_p1[28:13]}};
    end else begin
        conv_out_buf_V_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln53_2_reg_3684_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln56_2_reg_4290_pp0_iter7_reg == 3'd5)) | ((select_ln53_2_reg_3684_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln56_2_reg_4290 == 3'd5)))) begin
        conv_out_buf_V_5_we0 = 1'b1;
    end else begin
        conv_out_buf_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln53_2_reg_3684_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1466_fu_3228_p2 == 1'd1) & (select_ln56_2_reg_4290_pp0_iter6_reg == 3'd5))) begin
        conv_out_buf_V_5_we1 = 1'b1;
    end else begin
        conv_out_buf_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_6_address0 = conv_out_buf_V_6_addr_reg_4331_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_6_address0 = conv_out_buf_V_6_addr_reg_4331;
    end else begin
        conv_out_buf_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_6_address1 = conv_out_buf_V_6_addr_reg_4331_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_6_address1 = zext_ln66_3_fu_3055_p1;
    end else begin
        conv_out_buf_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_buf_V_6_ce0 = 1'b1;
    end else begin
        conv_out_buf_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_buf_V_6_ce1 = 1'b1;
    end else begin
        conv_out_buf_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_6_d0 = trunc_ln864_1_reg_4471;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_6_d0 = {{trunc_ln5_fu_3195_p1[28:13]}};
    end else begin
        conv_out_buf_V_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((select_ln53_2_reg_3684_pp0_iter7_reg == 1'd0) & (select_ln56_2_reg_4290_pp0_iter7_reg == 3'd6)) | ((select_ln53_2_reg_3684_pp0_iter7_reg == 1'd0) & (select_ln56_2_reg_4290_pp0_iter7_reg == 3'd7)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((select_ln53_2_reg_3684_pp0_iter5_reg == 1'd1) & (select_ln56_2_reg_4290 == 3'd6)) | ((select_ln53_2_reg_3684_pp0_iter5_reg == 1'd1) & (select_ln56_2_reg_4290 == 3'd7)))))) begin
        conv_out_buf_V_6_we0 = 1'b1;
    end else begin
        conv_out_buf_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((select_ln53_2_reg_3684_pp0_iter6_reg == 1'd0) & (icmp_ln1466_fu_3228_p2 == 1'd1) & (select_ln56_2_reg_4290_pp0_iter6_reg == 3'd6)) | ((select_ln53_2_reg_3684_pp0_iter6_reg == 1'd0) & (icmp_ln1466_fu_3228_p2 == 1'd1) & (select_ln56_2_reg_4290_pp0_iter6_reg == 3'd7))))) begin
        conv_out_buf_V_6_we1 = 1'b1;
    end else begin
        conv_out_buf_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_address0 = conv_out_buf_V_addr_reg_4295_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_address0 = conv_out_buf_V_addr_reg_4295;
    end else begin
        conv_out_buf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_address1 = conv_out_buf_V_addr_reg_4295_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_address1 = zext_ln66_3_fu_3055_p1;
    end else begin
        conv_out_buf_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_buf_V_ce0 = 1'b1;
    end else begin
        conv_out_buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_buf_V_ce1 = 1'b1;
    end else begin
        conv_out_buf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_buf_V_d0 = trunc_ln864_1_reg_4471;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_buf_V_d0 = {{trunc_ln5_fu_3195_p1[28:13]}};
    end else begin
        conv_out_buf_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln53_2_reg_3684_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln56_2_reg_4290_pp0_iter7_reg == 3'd0)) | ((select_ln53_2_reg_3684_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln56_2_reg_4290 == 3'd0)))) begin
        conv_out_buf_V_we0 = 1'b1;
    end else begin
        conv_out_buf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln53_2_reg_3684_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1466_fu_3228_p2 == 1'd1) & (select_ln56_2_reg_4290_pp0_iter6_reg == 3'd0))) begin
        conv_out_buf_V_we1 = 1'b1;
    end else begin
        conv_out_buf_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_10_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_10_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_10_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_10_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_11_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_11_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_11_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_11_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_12_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_12_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_12_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_12_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_13_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_13_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_13_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_13_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_14_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_14_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_14_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_14_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_15_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_15_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_15_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_15_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_16_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_16_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_16_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_16_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_17_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_17_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_17_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_17_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_18_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_18_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_18_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_18_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_19_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_19_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_19_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_19_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_1_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_1_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_1_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_1_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_20_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_20_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_20_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_20_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_21_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_21_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_21_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_21_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_22_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_22_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_22_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_22_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_23_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_23_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_23_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_23_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_24_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_24_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_24_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_24_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_25_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_25_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_25_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_25_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_26_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_26_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_26_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_26_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_27_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_27_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_27_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_27_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_28_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_28_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_28_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_28_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_29_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_29_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_29_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_29_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_2_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_2_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_2_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_2_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_30_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_30_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_30_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_30_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_31_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_31_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_31_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_31_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_32_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_32_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_32_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_32_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_32_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_33_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_33_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_33_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_33_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_33_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_34_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_34_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_34_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_34_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_34_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_35_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_35_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_35_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_35_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_35_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_36_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_36_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_36_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_36_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_36_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_37_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_37_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_37_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_37_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_37_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_38_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_38_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_38_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_38_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_38_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_39_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_39_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_39_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_39_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_39_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_3_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_3_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_3_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_3_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_40_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_40_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_40_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_40_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_40_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_41_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_41_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_41_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_41_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_41_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_42_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_42_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_42_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_42_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_42_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_43_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_43_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_43_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_43_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_43_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_44_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_44_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_44_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_44_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_44_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_45_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_45_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_45_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_45_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_45_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_46_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_46_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_46_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_46_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_46_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_47_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_47_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_47_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_47_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_47_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_48_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_48_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_48_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_48_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_48_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_4_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_4_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_4_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_4_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_5_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_5_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_5_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_5_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_6_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_6_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_6_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_6_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_7_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_7_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_7_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_7_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_8_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_8_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_8_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_8_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_wt_buf_V_9_address0 = p_cast4_reg_3389_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_wt_buf_V_9_address0 = select_ln46_3_cast_reg_3594_pp0_iter3_reg;
        end else begin
            conv_wt_buf_V_9_address0 = 'bx;
        end
    end else begin
        conv_wt_buf_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_9_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_wt_buf_V_address0 = select_ln46_3_cast_fu_2122_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_wt_buf_V_address0 = zext_ln41_fu_1877_p1;
    end else begin
        conv_wt_buf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_wt_buf_V_address1 = p_cast7_fu_2101_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_wt_buf_V_address1 = p_cast4_fu_1815_p1;
    end else begin
        conv_wt_buf_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_wt_buf_V_ce1 = 1'b1;
    end else begin
        conv_wt_buf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to7 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1317_1_fu_2837_p2 = (sub_ln1317_fu_2782_p2 + zext_ln1317_4_fu_2834_p1);

assign add_ln1317_2_fu_3089_p2 = (sub_ln1317_reg_4235 + zext_ln1317_7_fu_3085_p1);

assign add_ln41_1_fu_2050_p2 = (indvar_flatten670_load_reg_3379 + 19'd1);

assign add_ln41_cast2_fu_1859_p1 = add_ln41_fu_1835_p2;

assign add_ln41_fu_1835_p2 = (kernel_fu_322 + 3'd1);

assign add_ln46_1_fu_2456_p2 = (indvar_flatten384_fu_318 + 17'd1);

assign add_ln46_cast_fu_2092_p1 = add_ln46_reg_3512;

assign add_ln46_fu_1942_p2 = (select_ln41_fu_1851_p3 + 2'd1);

assign add_ln49_1_fu_2443_p2 = (indvar_flatten255_fu_310 + 15'd1);

assign add_ln49_fu_2159_p2 = (select_ln46_fu_2085_p3 + 3'd1);

assign add_ln53_1_fu_2429_p2 = (indvar_flatten185_fu_302 + 12'd1);

assign add_ln53_fu_2236_p2 = (select_ln49_fu_2174_p3 + 3'd1);

assign add_ln56_1_fu_2415_p2 = (indvar_flatten145_fu_294 + 10'd1);

assign add_ln56_fu_2326_p2 = (select_ln53_fu_2251_p3 + 5'd1);

assign add_ln61_fu_2409_p2 = (select_ln56_fu_2348_p3 + 5'd1);

assign add_ln66_1_fu_3040_p2 = (p_shl3_fu_3026_p3 + p_shl4_fu_3033_p3);

assign add_ln66_2_fu_3049_p2 = (add_ln66_1_fu_3040_p2 + zext_ln66_2_fu_3046_p1);

assign add_ln66_3_fu_2822_p2 = (tmp_11_fu_2585_p3 + select_ln56_3_fu_2811_p3);

assign add_ln66_fu_2828_p2 = (zext_ln66_fu_2592_p1 + zext_ln66_1_fu_2818_p1);

assign add_ln68_fu_2527_p2 = (shl_ln3_reg_3711 + select_ln53_1_cast_fu_2523_p1);

assign and_ln41_1_fu_1912_p2 = (xor_ln41_fu_1894_p2 & icmp_ln56_fu_1906_p2);

assign and_ln41_2_fu_1924_p2 = (xor_ln41_fu_1894_p2 & icmp_ln53_fu_1918_p2);

assign and_ln41_3_fu_1936_p2 = (xor_ln41_fu_1894_p2 & icmp_ln49_fu_1930_p2);

assign and_ln41_fu_2081_p2 = (xor_ln41_reg_3493 & icmp_ln61_reg_3498);

assign and_ln46_1_fu_1966_p2 = (or_ln46_1_fu_1960_p2 & and_ln41_1_fu_1912_p2);

assign and_ln46_2_fu_1972_p2 = (or_ln46_1_fu_1960_p2 & and_ln41_2_fu_1924_p2);

assign and_ln46_fu_2154_p2 = (or_ln46_1_reg_3527 & and_ln41_fu_2081_p2);

assign and_ln49_1_fu_1984_p2 = (xor_ln49_fu_1978_p2 & and_ln46_1_fu_1966_p2);

assign and_ln49_fu_2231_p2 = (xor_ln49_reg_3548 & and_ln46_fu_2154_p2);

assign and_ln53_fu_2320_p2 = (or_ln53_2_fu_2315_p2 & and_ln49_fu_2231_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign chan_cast_fu_1805_p1 = chan_fu_314;

assign conv_in_buf_V_1_address0 = zext_ln1317_8_fu_3117_p1;

assign conv_in_buf_V_1_address1 = zext_ln1317_5_fu_2843_p1;

assign conv_in_buf_V_2_address0 = zext_ln1317_8_fu_3117_p1;

assign conv_in_buf_V_2_address1 = zext_ln1317_5_fu_2843_p1;

assign conv_in_buf_V_3_address0 = zext_ln1317_8_fu_3117_p1;

assign conv_in_buf_V_3_address1 = zext_ln1317_5_fu_2843_p1;

assign conv_in_buf_V_4_address0 = zext_ln1317_8_fu_3117_p1;

assign conv_in_buf_V_4_address1 = zext_ln1317_5_fu_2843_p1;

assign conv_in_buf_V_5_address0 = zext_ln1317_8_fu_3117_p1;

assign conv_in_buf_V_5_address1 = zext_ln1317_5_fu_2843_p1;

assign conv_in_buf_V_6_address0 = zext_ln1317_8_fu_3117_p1;

assign conv_in_buf_V_6_address1 = zext_ln1317_5_fu_2843_p1;

assign conv_in_buf_V_address0 = zext_ln1317_8_fu_3117_p1;

assign conv_in_buf_V_address1 = zext_ln1317_5_fu_2843_p1;

assign conv_out_buf_V_1_d1 = 16'd0;

assign conv_out_buf_V_2_d1 = 16'd0;

assign conv_out_buf_V_3_d1 = 16'd0;

assign conv_out_buf_V_4_d1 = 16'd0;

assign conv_out_buf_V_5_d1 = 16'd0;

assign conv_out_buf_V_6_d1 = 16'd0;

assign conv_out_buf_V_d1 = 16'd0;

assign empty_43_fu_1809_p2 = (empty_fu_1799_p2 + chan_cast_fu_1805_p1);

assign empty_44_fu_2000_p1 = j_fu_298[1:0];

assign empty_45_fu_2004_p2 = (empty_44_fu_2000_p1 | chan_1_reg_3374);

assign empty_46_fu_2025_p2 = (tmp8_fu_2017_p3 | i_fu_306);

assign empty_47_fu_2031_p2 = ((empty_46_fu_2025_p2 == 3'd0) ? 1'b1 : 1'b0);

assign empty_48_fu_2044_p2 = (shl_ln2_fu_2037_p3 + zext_ln49_fu_1996_p1);

assign empty_50_fu_3005_p1 = empty_49_reg_4220[2:0];

assign empty_52_fu_1871_p2 = (tmp_10_fu_1863_p3 - add_ln41_cast2_fu_1859_p1);

assign empty_53_fu_1890_p1 = select_ln41_1_fu_1882_p3[1:0];

assign empty_54_fu_2065_p2 = (p_shl1_cast_fu_2058_p3 - select_ln41_3_cast_fu_2055_p1);

assign empty_55_fu_2095_p2 = (empty_54_fu_2065_p2 + add_ln46_cast_fu_2092_p1);

assign empty_56_fu_2258_p1 = add_ln53_fu_2236_p2[1:0];

assign empty_fu_1799_p2 = (tmp_s_fu_1791_p3 - kernel_cast1_fu_1787_p1);

assign grp_fu_1820_p1 = 5'd7;

assign grp_fu_2381_p1 = 5'd7;

assign grp_fu_2403_p0 = {{select_ln56_fu_2348_p3}, {1'd0}};

assign grp_fu_2403_p1 = 6'd7;

assign grp_fu_2532_p0 = (shl_ln3_reg_3711 + select_ln53_1_cast_fu_2523_p1);

assign grp_fu_2532_p1 = 6'd7;

assign grp_fu_3242_p0 = grp_fu_3242_p00;

assign grp_fu_3242_p00 = select_ln46_1_fu_2106_p3;

assign grp_fu_3242_p1 = 8'd52;

assign grp_fu_3242_p2 = grp_fu_3242_p20;

assign grp_fu_3242_p20 = select_ln56_1_fu_2369_p3;

assign grp_fu_3250_p2 = {{lhs_fu_3178_p6}, {13'd0}};

assign icmp_ln1466_fu_3228_p2 = ((grp_fu_3259_p3 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_1826_p2 = ((indvar_flatten670_fu_326 == 19'd270480) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_1845_p2 = ((indvar_flatten384_fu_318 == 17'd67620) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_1930_p2 = ((indvar_flatten255_fu_310 == 15'd22540) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_1918_p2 = ((indvar_flatten185_fu_302 == 12'd3220) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_1906_p2 = ((indvar_flatten145_fu_294 == 10'd460) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_1900_p2 = ((ow_fu_286 == 5'd20) ? 1'b1 : 1'b0);

assign kernel_cast1_fu_1787_p1 = kernel_fu_322;

assign lhs_3_fu_3217_p3 = {{lhs_2_reg_4463}, {13'd0}};

assign mul760_fu_2565_p0 = mul760_fu_2565_p00;

assign mul760_fu_2565_p00 = oh_1_reg_3366_pp0_iter3_reg;

assign mul760_fu_2565_p1 = 11'd37;

assign mul765_fu_2791_p0 = mul765_fu_2791_p00;

assign mul765_fu_2791_p00 = add_ln56_reg_3694_pp0_iter4_reg;

assign mul765_fu_2791_p1 = 11'd37;

assign mul_ln1317_1_fu_2546_p0 = mul_ln1317_1_fu_2546_p00;

assign mul_ln1317_1_fu_2546_p00 = shl_ln3_reg_3711_pp0_iter3_reg;

assign mul_ln1317_1_fu_2546_p1 = 13'd74;

assign mul_ln1317_2_fu_3069_p0 = mul_ln1317_2_fu_3069_p00;

assign mul_ln1317_2_fu_3069_p00 = add_ln68_reg_3729_pp0_iter4_reg;

assign mul_ln1317_2_fu_3069_p1 = 13'd74;

assign or_ln41_fu_2076_p2 = (icmp_ln46_reg_3455 | empty_47_fu_2031_p2);

assign or_ln46_1_fu_1960_p2 = (xor_ln46_fu_1954_p2 | icmp_ln46_fu_1845_p2);

assign or_ln46_fu_1948_p2 = (icmp_ln46_fu_1845_p2 | and_ln41_3_fu_1936_p2);

assign or_ln49_1_fu_2169_p2 = (or_ln49_fu_2165_p2 | icmp_ln46_reg_3455);

assign or_ln49_fu_2165_p2 = (and_ln46_2_reg_3537 | and_ln41_3_reg_3503);

assign or_ln53_1_fu_2246_p2 = (or_ln53_fu_2242_p2 | or_ln46_reg_3519);

assign or_ln53_2_fu_2315_p2 = (xor_ln53_fu_2310_p2 | and_ln46_2_reg_3537);

assign or_ln53_fu_2242_p2 = (and_ln49_1_reg_3553 | and_ln46_2_reg_3537);

assign or_ln56_1_fu_2337_p2 = (or_ln56_fu_2332_p2 | or_ln49_fu_2165_p2);

assign or_ln56_2_fu_2343_p2 = (or_ln56_1_fu_2337_p2 | icmp_ln46_reg_3455);

assign or_ln56_fu_2332_p2 = (and_ln53_fu_2320_p2 | and_ln49_1_reg_3553);

assign p_cast4_fu_1815_p1 = empty_43_fu_1809_p2;

assign p_cast7_fu_2101_p1 = empty_55_fu_2095_p2;

assign p_mid1139_fu_2363_p2 = (shl_ln58_mid1_fu_2355_p3 + zext_ln49_1_fu_2189_p1);

assign p_mid1161_fu_2262_p2 = (select_ln46_1_fu_2106_p3 | empty_56_fu_2258_p1);

assign p_mid1163_fu_2284_p2 = (tmp8_mid1_fu_2276_p3 | select_ln49_1_fu_2182_p3);

assign p_mid1165_fu_2290_p2 = ((p_mid1163_fu_2284_p2 == 3'd0) ? 1'b1 : 1'b0);

assign p_mid1207_fu_2201_p2 = (tmp8_mid2_fu_2193_p3 | add_ln49_fu_2159_p2);

assign p_mid1209_fu_2207_p2 = ((p_mid1207_fu_2201_p2 == 3'd0) ? 1'b1 : 1'b0);

assign p_mid1334_fu_2134_p2 = ((tmp8_mid_fu_2127_p3 == 3'd0) ? 1'b1 : 1'b0);

assign p_mid1_fu_2807_p1 = tmp_13_fu_2797_p4;

assign p_shl1_cast_fu_2058_p3 = {{empty_53_reg_3483}, {2'd0}};

assign p_shl2_fu_2775_p3 = {{add_ln1317_reg_3705_pp0_iter4_reg}, {3'd0}};

assign p_shl3_fu_3026_p3 = {{add_ln66_3_reg_4240}, {4'd0}};

assign p_shl4_fu_3033_p3 = {{add_ln66_reg_4245}, {2'd0}};

assign select_ln41_1_fu_1882_p3 = ((icmp_ln46_fu_1845_p2[0:0] == 1'b1) ? add_ln41_fu_1835_p2 : kernel_fu_322);

assign select_ln41_2_fu_2071_p3 = ((icmp_ln46_reg_3455[0:0] == 1'b1) ? empty_52_reg_3470 : empty_43_reg_3384);

assign select_ln41_3_cast_fu_2055_p1 = select_ln41_1_reg_3475;

assign select_ln41_3_fu_3094_p3 = ((icmp_ln46_reg_3455_pp0_iter4_reg[0:0] == 1'b1) ? conv_wt_buf_V_load_1_reg_3584_pp0_iter5_reg : tmp_8_reg_4285);

assign select_ln41_fu_1851_p3 = ((icmp_ln46_fu_1845_p2[0:0] == 1'b1) ? 2'd0 : chan_fu_314);

assign select_ln46_1_fu_2106_p3 = ((and_ln41_3_reg_3503[0:0] == 1'b1) ? add_ln46_reg_3512 : select_ln41_reg_3465);

assign select_ln46_2_fu_2115_p3 = ((and_ln41_3_reg_3503[0:0] == 1'b1) ? empty_55_fu_2095_p2 : select_ln41_2_fu_2071_p3);

assign select_ln46_3_cast_fu_2122_p1 = select_ln46_2_fu_2115_p3;

assign select_ln46_3_fu_2140_p3 = ((and_ln41_3_reg_3503[0:0] == 1'b1) ? p_mid1334_fu_2134_p2 : or_ln41_fu_2076_p2);

assign select_ln46_4_fu_3099_p3 = ((and_ln41_3_reg_3503_pp0_iter4_reg[0:0] == 1'b1) ? conv_wt_buf_V_load_2_reg_3718_pp0_iter4_reg : select_ln41_3_fu_3094_p3);

assign select_ln46_5_fu_2147_p3 = ((or_ln46_reg_3519[0:0] == 1'b1) ? 6'd0 : empty_48_fu_2044_p2);

assign select_ln46_6_fu_2462_p3 = ((icmp_ln46_reg_3455[0:0] == 1'b1) ? 17'd1 : add_ln46_1_fu_2456_p2);

assign select_ln46_fu_2085_p3 = ((or_ln46_reg_3519[0:0] == 1'b1) ? 3'd0 : i_fu_306);

assign select_ln49_1_fu_2182_p3 = ((and_ln46_2_reg_3537[0:0] == 1'b1) ? add_ln49_fu_2159_p2 : select_ln46_fu_2085_p3);

assign select_ln49_2_fu_2213_p3 = ((and_ln46_2_reg_3537[0:0] == 1'b1) ? p_mid1209_fu_2207_p2 : select_ln46_3_fu_2140_p3);

assign select_ln49_3_fu_3105_p3 = ((and_ln46_2_reg_3537_pp0_iter4_reg[0:0] == 1'b1) ? tmp_8_mid_reg_4225 : select_ln46_4_fu_3099_p3);

assign select_ln49_4_fu_2224_p3 = ((and_ln46_2_reg_3537[0:0] == 1'b1) ? zext_ln49_2_fu_2220_p1 : select_ln46_5_fu_2147_p3);

assign select_ln49_5_fu_2449_p3 = ((or_ln46_reg_3519[0:0] == 1'b1) ? 15'd1 : add_ln49_1_fu_2443_p2);

assign select_ln49_fu_2174_p3 = ((or_ln49_1_fu_2169_p2[0:0] == 1'b1) ? 3'd0 : j_fu_298);

assign select_ln53_1_cast_fu_2523_p1 = select_ln53_1_fu_2518_p3;

assign select_ln53_1_fu_2518_p3 = ((and_ln49_1_reg_3553[0:0] == 1'b1) ? add_ln53_reg_3666 : select_ln49_reg_3656);

assign select_ln53_2_fu_2296_p3 = ((and_ln49_1_reg_3553[0:0] == 1'b1) ? p_mid1165_fu_2290_p2 : select_ln49_2_fu_2213_p3);

assign select_ln53_3_fu_3111_p3 = ((and_ln49_1_reg_3553_pp0_iter4_reg[0:0] == 1'b1) ? tmp_8_mid1_reg_4230 : select_ln49_3_fu_3105_p3);

assign select_ln53_4_fu_2303_p3 = ((and_ln49_1_reg_3553[0:0] == 1'b1) ? zext_ln49_1_fu_2189_p1 : select_ln49_4_fu_2224_p3);

assign select_ln53_5_fu_3008_p3 = ((or_ln53_1_reg_3678_pp0_iter4_reg[0:0] == 1'b1) ? 3'd0 : empty_50_fu_3005_p1);

assign select_ln53_6_fu_2765_p3 = ((or_ln53_1_reg_3678_pp0_iter4_reg[0:0] == 1'b1) ? 5'd0 : tmp_22_fu_2581_p1);

assign select_ln53_7_fu_2435_p3 = ((or_ln49_1_fu_2169_p2[0:0] == 1'b1) ? 12'd1 : add_ln53_1_fu_2429_p2);

assign select_ln53_fu_2251_p3 = ((or_ln53_1_fu_2246_p2[0:0] == 1'b1) ? 5'd0 : oh_1_reg_3366);

assign select_ln56_1_fu_2369_p3 = ((and_ln53_fu_2320_p2[0:0] == 1'b1) ? p_mid1139_fu_2363_p2 : select_ln53_4_fu_2303_p3);

assign select_ln56_2_fu_3019_p3 = ((and_ln53_reg_3688_pp0_iter4_reg[0:0] == 1'b1) ? trunc_ln56_fu_3015_p1 : select_ln53_5_fu_3008_p3);

assign select_ln56_3_fu_2811_p3 = ((and_ln53_reg_3688_pp0_iter4_reg[0:0] == 1'b1) ? p_mid1_fu_2807_p1 : select_ln53_6_fu_2765_p3);

assign select_ln56_4_fu_2387_p3 = ((and_ln53_fu_2320_p2[0:0] == 1'b1) ? add_ln56_fu_2326_p2 : select_ln53_fu_2251_p3);

assign select_ln56_5_fu_2421_p3 = ((or_ln53_1_fu_2246_p2[0:0] == 1'b1) ? 10'd1 : add_ln56_1_fu_2415_p2);

assign select_ln56_fu_2348_p3 = ((or_ln56_2_fu_2343_p2[0:0] == 1'b1) ? 5'd0 : ow_load_reg_3450);

assign shl_ln2_fu_2037_p3 = {{oh_1_reg_3366}, {1'd0}};

assign shl_ln3_fu_2395_p3 = {{select_ln56_fu_2348_p3}, {1'd0}};

assign shl_ln58_mid1_fu_2355_p3 = {{add_ln56_fu_2326_p2}, {1'd0}};

assign sub_ln1317_fu_2782_p2 = (p_shl2_fu_2775_p3 - zext_ln1317_2_fu_2772_p1);

assign tmp8_fu_2017_p3 = {{tmp_fu_2009_p3}, {empty_45_fu_2004_p2}};

assign tmp8_mid1_fu_2276_p3 = {{tmp_12_fu_2268_p3}, {p_mid1161_fu_2262_p2}};

assign tmp8_mid2_fu_2193_p3 = {{1'd0}, {select_ln46_1_fu_2106_p3}};

assign tmp8_mid_fu_2127_p3 = {{1'd0}, {add_ln46_reg_3512}};

assign tmp_10_fu_1863_p3 = {{trunc_ln41_1_fu_1841_p1}, {2'd0}};

assign tmp_11_fu_2585_p3 = {{select_ln41_1_reg_3475_pp0_iter3_reg}, {2'd0}};

assign tmp_12_fu_2268_p3 = add_ln53_fu_2236_p2[32'd2];

assign tmp_13_fu_2797_p4 = {{mul765_fu_2791_p2[10:8]}};

assign tmp_15_fu_3075_p4 = {{mul_ln1317_2_fu_3069_p2[12:9]}};

assign tmp_22_fu_2581_p1 = tmp_9_fu_2571_p4;

assign tmp_9_fu_2571_p4 = {{mul760_fu_2565_p2[10:8]}};

assign tmp_fu_2009_p3 = j_fu_298[32'd2];

assign tmp_s_fu_1791_p3 = {{trunc_ln41_fu_1783_p1}, {2'd0}};

assign trunc_ln41_1_fu_1841_p1 = add_ln41_fu_1835_p2[1:0];

assign trunc_ln41_fu_1783_p1 = kernel_fu_322[1:0];

assign trunc_ln56_fu_3015_p1 = grp_fu_2381_p2[2:0];

assign trunc_ln5_fu_3195_p1 = grp_fu_3250_p3;

assign xor_ln41_fu_1894_p2 = (icmp_ln46_fu_1845_p2 ^ 1'd1);

assign xor_ln46_fu_1954_p2 = (icmp_ln49_fu_1930_p2 ^ 1'd1);

assign xor_ln49_fu_1978_p2 = (1'd1 ^ and_ln46_2_fu_1972_p2);

assign xor_ln53_fu_2310_p2 = (1'd1 ^ and_ln46_1_reg_3532);

assign zext_ln1317_2_fu_2772_p1 = add_ln1317_reg_3705_pp0_iter4_reg;

assign zext_ln1317_4_fu_2834_p1 = tmp_14_reg_3975;

assign zext_ln1317_5_fu_2843_p1 = add_ln1317_1_fu_2837_p2;

assign zext_ln1317_7_fu_3085_p1 = tmp_15_fu_3075_p4;

assign zext_ln1317_8_fu_3117_p1 = add_ln1317_2_reg_4337;

assign zext_ln41_fu_1877_p1 = empty_52_fu_1871_p2;

assign zext_ln49_1_fu_2189_p1 = select_ln49_1_fu_2182_p3;

assign zext_ln49_2_fu_2220_p1 = add_ln49_fu_2159_p2;

assign zext_ln49_fu_1996_p1 = i_fu_306;

assign zext_ln66_1_fu_2818_p1 = select_ln56_3_fu_2811_p3;

assign zext_ln66_2_fu_3046_p1 = select_ln56_reg_3700_pp0_iter4_reg;

assign zext_ln66_3_fu_3055_p1 = add_ln66_2_fu_3049_p2;

assign zext_ln66_fu_2592_p1 = tmp_11_fu_2585_p3;

always @ (posedge ap_clk) begin
    p_cast4_reg_3389[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    p_cast4_reg_3389_pp0_iter1_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    p_cast4_reg_3389_pp0_iter2_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    p_cast4_reg_3389_pp0_iter3_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    select_ln46_3_cast_reg_3594[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    select_ln46_3_cast_reg_3594_pp0_iter2_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    select_ln46_3_cast_reg_3594_pp0_iter3_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    shl_ln3_reg_3711[0] <= 1'b0;
    shl_ln3_reg_3711_pp0_iter2_reg[0] <= 1'b0;
    shl_ln3_reg_3711_pp0_iter3_reg[0] <= 1'b0;
end

endmodule //tiled_conv_tiled_conv_Pipeline_KERNEL_KERN_I_HEIGHT_WIDTH
