
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102549                       # Number of seconds simulated
sim_ticks                                102548569944                       # Number of ticks simulated
final_tick                               628735554708                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158333                       # Simulator instruction rate (inst/s)
host_op_rate                                   199734                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1858501                       # Simulator tick rate (ticks/s)
host_mem_usage                               67375668                       # Number of bytes of host memory used
host_seconds                                 55178.10                       # Real time elapsed on the host
sim_insts                                  8736498299                       # Number of instructions simulated
sim_ops                                   11020936298                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       779008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1045888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1047936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1790336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1665664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3377408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3380096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2834048                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15959680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4606720                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4606720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6086                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8171                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8187                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13987                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        13013                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        26386                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        26407                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        22141                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                124685                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           35990                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                35990                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46183                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7596478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        52424                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10198953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53672                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10218924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        42438                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17458420                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        47431                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16242684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        44935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     32934716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        47431                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     32960928                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        48679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     27636153                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               155630449                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46183                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        52424                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53672                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        42438                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        47431                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        44935                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        47431                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        48679                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             383194                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44922323                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44922323                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44922323                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46183                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7596478                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        52424                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10198953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53672                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10218924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        42438                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17458420                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        47431                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16242684                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        44935                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     32934716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        47431                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     32960928                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        48679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     27636153                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              200552772                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               245919833                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22052484                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18359598                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2000032                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8486492                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8080613                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2373379                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93020                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191841654                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120956211                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22052484                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10453992                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25217506                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5563484                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9482188                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         11908940                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1911378                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230086653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.646054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.017641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204869147     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1547199      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1953047      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3093548      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1308286      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1683057      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1950110      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          892630      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12789629      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230086653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089673                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491852                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190712651                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10720136                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25097230                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        11885                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3544749                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3357820                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          544                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147845554                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2592                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3544749                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190906238                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         617925                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      9562089                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24915591                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       540057                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146932690                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          132                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         77662                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       377006                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205212007                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    683315978                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    683315978                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33325473                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35721                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18673                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1900607                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13749634                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7198930                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81027                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1636066                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143452984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35855                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137701631                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       126856                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17279074                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35075582                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230086653                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.598477                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.320269                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171731199     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26618015     11.57%     86.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10885042      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6097729      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8263169      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2540232      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2498370      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1346887      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       106010      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230086653                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         939160     78.93%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        127956     10.75%     89.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122796     10.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116005058     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1883005      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12619581      9.16%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7176940      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137701631                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.559945                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1189912                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008641                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506806682                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160768570                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134118505                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138891543                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102361                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2577700                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          662                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        99594                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3544749                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         469903                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59506                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143488843                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       112511                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13749634                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7198930                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18674                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         52074                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           57                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          662                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1183377                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1124360                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2307737                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135303416                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12415787                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2398214                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19592118                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19138994                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7176331                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.550193                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134118927                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134118505                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80368715                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215861901                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.545375                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372315                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20266068                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017175                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226541904                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.543932                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.363963                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    174389724     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26429319     11.67%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9592734      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4783832      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4375918      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836752      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1816746      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       865918      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2450961      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226541904                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2450961                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367579614                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290523533                       # The number of ROB writes
system.switch_cpus0.timesIdled                2904518                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15833180                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.459198                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.459198                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.406637                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.406637                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608817286                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187412457                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136751963                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus1.numCycles               245919833                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19938344                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16312814                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1946396                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8156055                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7838210                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2060482                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88646                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    192013439                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             111541351                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19938344                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9898692                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23270693                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5318152                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5428081                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11746226                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1948027                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    224058643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.611268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.952783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       200787950     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1081327      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1718313      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2334477      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2399331      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2030502      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1134326      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1696743      0.76%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10875674      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    224058643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081077                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.453568                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       190039308                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7418931                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23228100                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        26239                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3346064                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3283118                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          367                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     136855356                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1928                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3346064                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190557092                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1413848                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4797705                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22742499                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1201432                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     136808891                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          177                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        176809                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       516382                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    190912203                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    636452966                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    636452966                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    165548281                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25363922                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33915                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17640                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3569320                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12793186                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6941827                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        82109                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1671944                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         136655685                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34035                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129786703                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        17784                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15086207                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36112924                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1214                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    224058643                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579253                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270501                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    169128272     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22600175     10.09%     85.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11437739      5.10%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8629133      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6778039      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2739105      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1727803      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       897864      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       120513      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    224058643                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          24548     11.38%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         78981     36.62%     48.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       112144     52.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109156662     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1939504      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16272      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11753948      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6920317      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129786703                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.527760                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             215673                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    483865506                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    151776450                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127846043                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     130002376                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       263120                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2038549                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          525                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        99975                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3346064                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1123821                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       117413                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    136689857                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         7750                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12793186                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6941827                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17643                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         99087                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          525                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1132091                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1094066                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2226157                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    128000081                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11061908                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1786622                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  137                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17981956                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18188129                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6920048                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520495                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127846273                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127846043                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73384956                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        197739256                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519869                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371120                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96503679                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118746745                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17943138                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32821                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1971002                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    220712579                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.538015                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.386250                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171985137     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24156718     10.94%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9119124      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4351994      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3673061      1.66%     96.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2105051      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1830677      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       832300      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2658517      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    220712579                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96503679                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118746745                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17596489                       # Number of memory references committed
system.switch_cpus1.commit.loads             10754637                       # Number of loads committed
system.switch_cpus1.commit.membars              16374                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17123298                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106989574                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2445267                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2658517                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           354743282                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          276725891                       # The number of ROB writes
system.switch_cpus1.timesIdled                2907803                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21861190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96503679                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118746745                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96503679                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.548295                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.548295                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392419                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392419                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       576096693                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178082919                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126883916                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32792                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus2.numCycles               245919829                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19975170                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16343331                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1950635                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8166982                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7853657                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2064498                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88683                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    192379267                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             111747601                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19975170                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9918155                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23313506                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5330470                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5210760                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          261                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         11768959                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1952073                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    224258277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.953599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       200944771     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1083102      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1721706      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2337601      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2403337      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2034172      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1140080      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1699818      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10893690      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    224258277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081226                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.454407                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       190399935                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7207342                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23270420                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        26473                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3354106                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3288913                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          365                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     137105775                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1930                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3354106                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       190918794                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1410647                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4586880                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22784100                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1203747                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     137059505                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          175                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        177102                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       517472                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    191261762                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    637620977                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    637620977                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165842790                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25418972                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33959                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17654                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3575697                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12815883                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6954786                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        82142                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1673726                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         136905267                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34077                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        130019373                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17789                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15116764                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36202508                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1200                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    224258277                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579775                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270986                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    169229753     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22642312     10.10%     85.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11457190      5.11%     90.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8642245      3.85%     94.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6790582      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2745248      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1730318      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       899562      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       121067      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    224258277                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          24465     11.33%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         79118     36.63%     47.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       112394     52.04%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109351014     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1942978      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16301      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11776146      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6932934      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     130019373                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528706                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             215977                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001661                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    484530789                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    152056624                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    128075474                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     130235350                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       264759                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2042138                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          518                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       100773                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3354106                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1119629                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       118035                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    136939481                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         7738                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12815883                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6954786                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17658                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         99628                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          518                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1136026                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1095589                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2231615                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128229681                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11082071                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1789692                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  137                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18014741                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18220610                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6932670                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521429                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128075682                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            128075474                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         73513392                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        198084418                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520802                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371122                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96675309                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118957958                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     17981549                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32877                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1975284                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    220904171                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538505                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.386780                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    172089090     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24200511     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9136884      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4358229      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3679544      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2108533      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1834987      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       832915      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2663478      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    220904171                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96675309                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118957958                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17627758                       # Number of memory references committed
system.switch_cpus2.commit.loads             10773745                       # Number of loads committed
system.switch_cpus2.commit.membars              16402                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17153780                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107179855                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2449619                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2663478                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           355179537                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          277233181                       # The number of ROB writes
system.switch_cpus2.timesIdled                2914482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21661552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96675309                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118957958                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96675309                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.543771                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.543771                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393117                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393117                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       577131532                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      178400860                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      127118339                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32848                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus3.numCycles               245919833                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        18072463                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16130367                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1435777                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     11976455                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11786867                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1082234                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        43304                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    190822305                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             102631282                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           18072463                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12869101                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             22871258                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        4716205                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4525582                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11544110                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1409227                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    221491514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.519085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.759395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       198620256     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3487712      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1756537      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3446073      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1103729      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3190918      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          502628      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          820560      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         8563101      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    221491514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073489                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.417336                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       188952021                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6439884                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         22825793                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        18341                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3255471                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1713484                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        16898                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     114790171                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        32020                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3255471                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       189165221                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4038077                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1735320                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         22620474                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       676947                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     114628102                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          125                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         89380                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       520030                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    150211890                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    519457887                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    519457887                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    121824453                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        28387418                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15353                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         7761                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1548977                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     20665006                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3359049                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        21361                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       765603                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         114030823                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        15407                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        106777197                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        69704                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20567866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     42114950                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           90                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    221491514                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.482083                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.095039                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    174689192     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     14705723      6.64%     85.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     15692885      7.09%     92.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9093751      4.11%     96.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      4683371      2.11%     98.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1176245      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1390310      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        32414      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        27623      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    221491514                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         179068     57.40%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         72648     23.29%     80.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        60263     19.32%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     83732347     78.42%     78.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       836269      0.78%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         7593      0.01%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     18870716     17.67%     96.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3330272      3.12%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     106777197                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.434195                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             311979                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002922                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    435427591                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    134614366                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    104073132                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     107089176                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        84175                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4190507                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          276                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        83415                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3255471                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3250649                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        82704                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    114046304                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         5136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     20665006                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3359049                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         7756                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         38211                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1760                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          276                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       967601                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       555232                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1522833                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    105425757                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     18604207                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1351440                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   74                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21934330                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        16030329                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3330123                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.428700                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             104096934                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            104073132                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         62968796                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        137132340                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.423199                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.459183                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     82914836                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     93337574                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20712815                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        15317                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1426726                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    218236043                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.427691                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.297569                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    183491805     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     13646031      6.25%     90.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8772628      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2758280      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4583238      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       894142      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       566496      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       518575      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3004848      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    218236043                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     82914836                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      93337574                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19750126                       # Number of memory references committed
system.switch_cpus3.commit.loads             16474494                       # Number of loads committed
system.switch_cpus3.commit.membars               7642                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          14322578                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         81565052                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1166048                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3004848                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           329281272                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          231358825                       # The number of ROB writes
system.switch_cpus3.timesIdled                4252942                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               24428319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           82914836                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             93337574                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     82914836                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.965933                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.965933                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.337162                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.337162                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       490045357                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      135589540                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      121935877                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         15302                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus4.numCycles               245919826                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19356060                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     15873865                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1899011                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8113529                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7563852                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1989588                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        85853                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    184824249                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             109956419                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19356060                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9553440                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24191930                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5383482                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      10021773                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11385719                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1884697                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    222491964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.604299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.950226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       198300034     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2624575      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3035514      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1668551      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1912516      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1064012      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          720473      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1872875      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11293414      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    222491964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078709                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.447123                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       183323180                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     11551270                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         23988785                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       192452                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3436275                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3140840                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        17737                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     134233884                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        88029                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3436275                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       183617626                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4270227                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      6458043                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23897379                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       812412                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     134150750                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          198                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        210355                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       374091                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    186453310                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    624572491                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    624572491                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    159328290                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        27125020                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        35423                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        19871                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2169620                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     12818664                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6975694                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       182415                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1545734                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         133952590                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        35512                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        126654936                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       181632                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     16647424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     38376192                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4214                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    222491964                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.569256                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.260081                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    169114731     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     21477675      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11542800      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      7976031      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      6972849      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3565983      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       868330      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       556243      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       417322      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    222491964                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          34177     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        116544     42.64%     55.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       122581     44.85%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    106016309     83.70%     83.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1977494      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        15516      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11718865      9.25%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6926752      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     126654936                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.515025                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             273302                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002158                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    476256770                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    150636709                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    124540068                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     126928238                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       318001                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2261102                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          752                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1185                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       144710                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         7759                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked         1126                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3436275                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3803834                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       141935                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    133988222                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        53047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     12818664                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6975694                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        19879                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         99594                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1185                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1103198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1063120                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2166318                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    124777803                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11002897                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1877133                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            17928197                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17465233                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6925300                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.507392                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             124542204                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            124540068                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         74024204                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        193850161                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.506425                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381863                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     93562423                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    114789790                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19199892                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        31298                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1909869                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    219055689                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.524021                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.342166                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    172158658     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     21747874      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9115609      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5477848      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3789259      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2450539      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1268848      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1022097      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2024957      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    219055689                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     93562423                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     114789790                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              17388546                       # Number of memory references committed
system.switch_cpus4.commit.loads             10557562                       # Number of loads committed
system.switch_cpus4.commit.membars              15614                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          16428373                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        103487649                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2335415                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2024957                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           351019777                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          271415707                       # The number of ROB writes
system.switch_cpus4.timesIdled                2833016                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               23427862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           93562423                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            114789790                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     93562423                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.628404                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.628404                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.380459                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.380459                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       562872149                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      172858210                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      125278755                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         31270                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus5.numCycles               245919833                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18262997                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16479082                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       961140                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7335061                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         6543280                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1011291                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        42676                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    193879404                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             114837944                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18262997                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      7554571                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             22719948                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3005941                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles      12490149                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11128096                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       965865                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    231110136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.582963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.900576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       208390188     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          812636      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1657282      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          702472      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         3777039      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3366783      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          659516      0.29%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1358922      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10385298      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    231110136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074264                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.466973                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       192573892                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     13807672                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         22636360                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        72068                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2020139                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1603046                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          496                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     134664580                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2738                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2020139                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       192784506                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles       12103217                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1013209                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         22515133                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       673927                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     134592564                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         1226                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        304572                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       234508                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        11580                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    158014204                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    633936688                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    633936688                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    140274048                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        17740115                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        15629                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         7889                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1631189                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     31778461                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     16075486                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       147641                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       778987                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         134332915                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        15677                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        129232243                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        72007                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     10247887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     24433611                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           81                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    231110136                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.559180                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.354357                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    184998568     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     13919775      6.02%     86.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11353716      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      4909023      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6175711      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      5944533      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3375591      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       266840      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       166379      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    231110136                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         326494     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2525601     86.33%     97.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        73303      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     81065474     62.73%     62.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1127169      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         7738      0.01%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     30993908     23.98%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     16037954     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     129232243                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.525506                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            2925398                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022637                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    492572027                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    144599849                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    128132469                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     132157641                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       233717                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1224222                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          522                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3376                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        99743                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        11406                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2020139                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles       11670978                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       193001                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    134348677                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1245                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     31778461                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     16075486                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         7891                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        128057                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           98                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3376                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       564288                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       561793                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1126081                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    128329274                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     30889776                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       902969                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   85                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            46926018                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16816729                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          16036242                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521834                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             128135951                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            128132469                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         69207920                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        136409360                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.521033                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507355                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    104116671                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    122354421                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     12008415                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        15596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       982387                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    229089997                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534089                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.356211                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    184661198     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     16256120      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      7612762      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      7509913      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2053803      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      8687341      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       651775      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       476209      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1180876      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    229089997                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    104116671                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     122354421                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              46529952                       # Number of memory references committed
system.switch_cpus5.commit.loads             30554219                       # Number of loads committed
system.switch_cpus5.commit.membars               7786                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          16157604                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        108802533                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1185178                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1180876                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           362271645                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          270746077                       # The number of ROB writes
system.switch_cpus5.timesIdled                4221993                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               14809697                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          104116671                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            122354421                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    104116671                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.361964                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.361964                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.423376                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.423376                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       634461304                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      148797632                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      160388221                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         15572                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus6.numCycles               245919833                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        18248876                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16465998                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       954922                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      6930484                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         6524517                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1009266                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        42414                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    193554109                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             114770228                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           18248876                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      7533783                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             22695815                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3000323                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      12885484                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11105656                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       959541                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    231156941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.582456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.900090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       208461126     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          809109      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1654157      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          701267      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         3772468      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3359167      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          652308      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1360821      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        10386518      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    231156941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074207                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.466698                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       192233436                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     14218014                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         22612769                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        71684                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2021033                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1602582                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          500                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     134575605                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2752                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2021033                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       192446472                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles       12505519                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1019831                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         22489240                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       674841                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     134504425                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         1088                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        306262                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       237760                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         5879                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    157898996                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    633521432                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    633521432                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    140150003                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        17748989                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        15619                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         7886                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1642888                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     31744194                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     16060736                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       147134                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       779195                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         134247399                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        15668                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        129097894                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        70998                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     10301173                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     24684394                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    231156941                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.558486                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.353815                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    185111268     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     13885434      6.01%     86.09% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11337910      4.90%     90.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      4902279      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6175627      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      5938750      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3372601      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       266637      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       166435      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    231156941                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         326336     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2522075     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        73199      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     80976246     62.72%     62.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1127708      0.87%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         7731      0.01%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     30962197     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     16024012     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     129097894                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.524959                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            2921610                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022631                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    492345337                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    144567582                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    128002066                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     132019504                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       231522                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1214886                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          500                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3351                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        98125                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        11393                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2021033                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles       12075086                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       194443                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    134263146                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1278                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     31744194                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     16060736                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         7888                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        129259                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           86                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3351                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       556584                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       563038                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1119622                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    128198594                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     30858775                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       899300                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            46881281                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        16799079                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          16022506                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.521302                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             128005562                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            128002066                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         69132062                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        136282481                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.520503                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507270                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    104026678                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    122248203                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     12029181                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        15584                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       975899                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    229135908                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533518                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.355701                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    184749917     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     16239513      7.09%     87.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      7602566      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      7506413      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2051276      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      8678024      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       650272      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       475953      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1181974      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    229135908                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    104026678                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     122248203                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              46491919                       # Number of memory references committed
system.switch_cpus6.commit.loads             30529308                       # Number of loads committed
system.switch_cpus6.commit.membars               7780                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16143376                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        108708016                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1184026                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1181974                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           362231006                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          270576010                       # The number of ROB writes
system.switch_cpus6.timesIdled                4209868                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               14762892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          104026678                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            122248203                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    104026678                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.364007                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.364007                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.423011                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.423011                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       633802931                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      148638290                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      160277155                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         15560                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus7.numCycles               245919585                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19044233                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     15574162                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1860412                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8085731                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7538063                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1961306                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        82792                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    184952361                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             108001178                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19044233                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9499369                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             22649634                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5381920                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5074124                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         11370492                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1873358                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    216156942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.959078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       193507308     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1229273      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1943922      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3080905      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1287488      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1448112      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1522600      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          995809      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11141525      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    216156942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077441                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.439173                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       183264550                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6775609                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         22579699                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        56735                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3480347                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3122880                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          452                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     131907720                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2910                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3480347                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       183532181                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1759733                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4234376                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         22372129                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       778174                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     131827951                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        22987                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        225767                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       288179                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        38863                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    183009161                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    613257537                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    613257537                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    156467942                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26541022                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        33664                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18534                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2348359                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12573112                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6754678                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       204157                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1530892                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         131651657                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        33754                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        124705454                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       154841                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     16479657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     36661830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3243                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    216156942                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.576921                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269027                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    163549517     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     21128878      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11550622      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      7865824      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7351023      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2124003      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1640188      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       562471      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       384416      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    216156942                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          29121     12.61%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         88644     38.39%     51.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       113109     48.99%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    104471991     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1967995      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15128      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11529743      9.25%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6720597      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     124705454                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.507099                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             230874                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001851                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    465953565                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    148166442                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    122712552                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     124936328                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       376017                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2246170                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          364                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1399                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       189794                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         7772                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3480347                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1124961                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       113436                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    131685543                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        48026                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12573112                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6754678                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18516                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         84197                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1399                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1090063                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1057489                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2147552                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    122939868                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10844484                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1765586                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            17563396                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17306634                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6718912                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.499919                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             122713433                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            122712552                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         71748725                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        187433526                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.498995                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382796                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     91908610                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    112656409                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19029240                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        30511                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1899732                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    212676595                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.529708                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.382827                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    166943021     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     22144731     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8625477      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4646529      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3481060      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1942155      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1195972      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1070910      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2626740      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    212676595                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     91908610                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     112656409                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16891804                       # Number of memory references committed
system.switch_cpus7.commit.loads             10326925                       # Number of loads committed
system.switch_cpus7.commit.membars              15222                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16171313                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        101511885                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2288599                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2626740                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           341734893                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          266852048                       # The number of ROB writes
system.switch_cpus7.timesIdled                2985750                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               29762643                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           91908610                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            112656409                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     91908610                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.675697                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.675697                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.373734                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.373734                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       554419312                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      170104861                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      123027549                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         30484                       # number of misc regfile writes
system.l20.replacements                          6123                       # number of replacements
system.l20.tagsinuse                      4095.175168                       # Cycle average of tags in use
system.l20.total_refs                          287160                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10215                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.111601                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          121.100674                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    18.467368                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2210.629058                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1744.978069                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.029566                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004509                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.539704                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.426020                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999799                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        29053                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29055                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9229                       # number of Writeback hits
system.l20.Writeback_hits::total                 9229                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          206                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  206                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        29259                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29261                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        29259                       # number of overall hits
system.l20.overall_hits::total                  29261                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6086                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6123                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6086                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6123                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6086                       # number of overall misses
system.l20.overall_misses::total                 6123                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     50674106                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2772862358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2823536464                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     50674106                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2772862358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2823536464                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     50674106                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2772862358                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2823536464                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        35139                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              35178                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9229                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9229                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          206                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              206                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        35345                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               35384                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        35345                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              35384                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.173198                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.174058                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.172188                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.173044                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.172188                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.173044                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 455613.269471                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 461136.120203                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 455613.269471                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 461136.120203                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 455613.269471                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 461136.120203                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3584                       # number of writebacks
system.l20.writebacks::total                     3584                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6086                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6123                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6086                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6123                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6086                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6123                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2335636425                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2383653684                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2335636425                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2383653684                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2335636425                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2383653684                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.173198                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.174058                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.172188                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.173044                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.172188                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.173044                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 383772.005422                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 389295.065164                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 383772.005422                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 389295.065164                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 383772.005422                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 389295.065164                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8214                       # number of replacements
system.l21.tagsinuse                      4095.366652                       # Cycle average of tags in use
system.l21.total_refs                          301923                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12310                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.526645                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.599017                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.439684                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2460.016456                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1543.311496                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019189                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003281                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.600590                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.376785                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        31181                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31183                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9676                       # number of Writeback hits
system.l21.Writeback_hits::total                 9676                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          148                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  148                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        31329                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31331                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        31329                       # number of overall hits
system.l21.overall_hits::total                  31331                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8172                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8214                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8172                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8214                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8172                       # number of overall misses
system.l21.overall_misses::total                 8214                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     40459482                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3878232363                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3918691845                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     40459482                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3878232363                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3918691845                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     40459482                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3878232363                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3918691845                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39353                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39397                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9676                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9676                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          148                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              148                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39501                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39545                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39501                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39545                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.207659                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.208493                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.206881                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.207713                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.206881                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.207713                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       963321                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 474575.668502                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 477074.731556                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       963321                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 474575.668502                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 477074.731556                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       963321                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 474575.668502                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 477074.731556                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4320                       # number of writebacks
system.l21.writebacks::total                     4320                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8171                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8213                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8171                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8213                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8171                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8213                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     37429632                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3289159494                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3326589126                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     37429632                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3289159494                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3326589126                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     37429632                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3289159494                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3326589126                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.207633                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.208468                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.206856                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.207687                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.206856                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.207687                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 891181.714286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 402540.630767                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 405039.464995                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 891181.714286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 402540.630767                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 405039.464995                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 891181.714286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 402540.630767                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 405039.464995                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8231                       # number of replacements
system.l22.tagsinuse                      4095.363257                       # Cycle average of tags in use
system.l22.total_refs                          301995                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12327                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.498661                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.596374                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.954159                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2461.042811                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1541.769912                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019189                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003407                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.600841                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.376409                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        31236                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31238                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9693                       # number of Writeback hits
system.l22.Writeback_hits::total                 9693                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          149                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  149                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        31385                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31387                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        31385                       # number of overall hits
system.l22.overall_hits::total                  31387                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8187                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8230                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8187                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8230                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8187                       # number of overall misses
system.l22.overall_misses::total                 8230                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     37678804                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3678887240                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3716566044                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     37678804                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3678887240                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3716566044                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     37678804                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3678887240                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3716566044                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        39423                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              39468                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9693                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9693                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          149                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              149                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        39572                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               39617                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        39572                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              39617                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.207671                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.208523                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.206889                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.207739                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.206889                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.207739                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 876251.255814                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 449357.180897                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 451587.611665                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 876251.255814                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 449357.180897                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 451587.611665                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 876251.255814                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 449357.180897                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 451587.611665                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4328                       # number of writebacks
system.l22.writebacks::total                     4328                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8187                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8230                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8187                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8230                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8187                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8230                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     34591404                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3090868464                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3125459868                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     34591404                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3090868464                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3125459868                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     34591404                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3090868464                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3125459868                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.207671                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.208523                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.206889                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.207739                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.206889                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.207739                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 804451.255814                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 377533.707585                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 379764.260996                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 804451.255814                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 377533.707585                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 379764.260996                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 804451.255814                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 377533.707585                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 379764.260996                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         14021                       # number of replacements
system.l23.tagsinuse                      4095.815563                       # Cycle average of tags in use
system.l23.total_refs                          219526                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18117                       # Sample count of references to valid blocks.
system.l23.avg_refs                         12.117128                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           52.312928                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.841631                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2925.339621                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1110.321383                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.012772                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001914                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.714194                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.271075                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999955                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        38029                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  38030                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            6596                       # number of Writeback hits
system.l23.Writeback_hits::total                 6596                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           66                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   66                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        38095                       # number of demand (read+write) hits
system.l23.demand_hits::total                   38096                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        38095                       # number of overall hits
system.l23.overall_hits::total                  38096                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           34                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        13987                       # number of ReadReq misses
system.l23.ReadReq_misses::total                14021                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           34                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        13987                       # number of demand (read+write) misses
system.l23.demand_misses::total                 14021                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           34                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        13987                       # number of overall misses
system.l23.overall_misses::total                14021                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     31126693                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6257175218                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6288301911                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     31126693                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6257175218                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6288301911                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     31126693                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6257175218                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6288301911                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           35                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        52016                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              52051                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         6596                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             6596                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           66                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               66                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           35                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        52082                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               52117                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           35                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        52082                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              52117                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.268898                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.269370                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.268557                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.269029                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.268557                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.269029                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 915490.970588                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 447356.489454                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 448491.684687                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 915490.970588                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 447356.489454                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 448491.684687                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 915490.970588                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 447356.489454                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 448491.684687                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2105                       # number of writebacks
system.l23.writebacks::total                     2105                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        13987                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           14021                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        13987                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            14021                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        13987                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           14021                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     28684956                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   5252201642                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   5280886598                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     28684956                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   5252201642                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   5280886598                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     28684956                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   5252201642                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   5280886598                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.268898                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.269370                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.268557                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.269029                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.268557                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.269029                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 843675.176471                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 375505.944234                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 376641.223736                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 843675.176471                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 375505.944234                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 376641.223736                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 843675.176471                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 375505.944234                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 376641.223736                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         13052                       # number of replacements
system.l24.tagsinuse                      4095.474247                       # Cycle average of tags in use
system.l24.total_refs                          401184                       # Total number of references to valid blocks.
system.l24.sampled_refs                         17146                       # Sample count of references to valid blocks.
system.l24.avg_refs                         23.398110                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           84.904249                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     9.020803                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2727.166631                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1274.382564                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.020729                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002202                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.665812                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.311129                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999872                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        39228                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  39229                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           22216                       # number of Writeback hits
system.l24.Writeback_hits::total                22216                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          147                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  147                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        39375                       # number of demand (read+write) hits
system.l24.demand_hits::total                   39376                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        39375                       # number of overall hits
system.l24.overall_hits::total                  39376                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        13008                       # number of ReadReq misses
system.l24.ReadReq_misses::total                13046                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            5                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        13013                       # number of demand (read+write) misses
system.l24.demand_misses::total                 13051                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        13013                       # number of overall misses
system.l24.overall_misses::total                13051                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     29193141                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   6569764082                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     6598957223                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      2895944                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      2895944                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     29193141                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   6572660026                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      6601853167                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     29193141                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   6572660026                       # number of overall miss cycles
system.l24.overall_miss_latency::total     6601853167                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        52236                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              52275                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        22216                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            22216                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          152                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              152                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        52388                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               52427                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        52388                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              52427                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.249024                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.249565                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.032895                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.032895                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.248397                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.248937                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.248397                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.248937                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 768240.552632                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 505055.664360                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 505822.261459                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data 579188.800000                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total 579188.800000                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 768240.552632                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 505084.148621                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 505850.369090                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 768240.552632                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 505084.148621                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 505850.369090                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                7908                       # number of writebacks
system.l24.writebacks::total                     7908                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        13008                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           13046                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            5                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        13013                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            13051                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        13013                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           13051                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     26462976                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   5635281266                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   5661744242                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      2536944                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      2536944                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     26462976                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   5637818210                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   5664281186                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     26462976                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   5637818210                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   5664281186                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.249024                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.249565                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.032895                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.032895                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.248397                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.248937                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.248397                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.248937                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 696394.105263                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 433216.579490                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 433983.155143                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 507388.800000                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total 507388.800000                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 696394.105263                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 433245.078767                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 434011.277756                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 696394.105263                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 433245.078767                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 434011.277756                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         26422                       # number of replacements
system.l25.tagsinuse                      4095.910264                       # Cycle average of tags in use
system.l25.total_refs                          385967                       # Total number of references to valid blocks.
system.l25.sampled_refs                         30518                       # Sample count of references to valid blocks.
system.l25.avg_refs                         12.647192                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           10.181123                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     4.317017                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  3312.183968                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data           769.228156                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002486                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001054                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.808639                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.187800                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        48682                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  48683                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           19903                       # number of Writeback hits
system.l25.Writeback_hits::total                19903                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           74                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   74                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        48756                       # number of demand (read+write) hits
system.l25.demand_hits::total                   48757                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        48756                       # number of overall hits
system.l25.overall_hits::total                  48757                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        26387                       # number of ReadReq misses
system.l25.ReadReq_misses::total                26423                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        26387                       # number of demand (read+write) misses
system.l25.demand_misses::total                 26423                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        26387                       # number of overall misses
system.l25.overall_misses::total                26423                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     34274126                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  13631590808                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    13665864934                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     34274126                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  13631590808                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     13665864934                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     34274126                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  13631590808                       # number of overall miss cycles
system.l25.overall_miss_latency::total    13665864934                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        75069                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              75106                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        19903                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            19903                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           74                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               74                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        75143                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               75180                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        75143                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              75180                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.351503                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.351809                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.351157                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.351463                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.351157                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.351463                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 952059.055556                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 516602.524273                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 517195.811755                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 952059.055556                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 516602.524273                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 517195.811755                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 952059.055556                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 516602.524273                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 517195.811755                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4863                       # number of writebacks
system.l25.writebacks::total                     4863                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        26387                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           26423                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        26387                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            26423                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        26387                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           26423                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     31688415                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  11736451581                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  11768139996                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     31688415                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  11736451581                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  11768139996                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     31688415                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  11736451581                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  11768139996                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.351503                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.351809                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.351157                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.351463                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.351157                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.351463                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 880233.750000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 444781.581119                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 445374.862658                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 880233.750000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 444781.581119                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 445374.862658                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 880233.750000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 444781.581119                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 445374.862658                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         26445                       # number of replacements
system.l26.tagsinuse                      4095.912449                       # Cycle average of tags in use
system.l26.total_refs                          385959                       # Total number of references to valid blocks.
system.l26.sampled_refs                         30541                       # Sample count of references to valid blocks.
system.l26.avg_refs                         12.637405                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           10.183526                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     4.550708                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  3315.233408                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data           765.944808                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002486                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001111                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.809383                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.186998                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999979                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        48645                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  48646                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           19932                       # number of Writeback hits
system.l26.Writeback_hits::total                19932                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           72                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   72                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        48717                       # number of demand (read+write) hits
system.l26.demand_hits::total                   48718                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        48717                       # number of overall hits
system.l26.overall_hits::total                  48718                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        26407                       # number of ReadReq misses
system.l26.ReadReq_misses::total                26445                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        26407                       # number of demand (read+write) misses
system.l26.demand_misses::total                 26445                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        26407                       # number of overall misses
system.l26.overall_misses::total                26445                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     27854127                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  13983524734                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    14011378861                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     27854127                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  13983524734                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     14011378861                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     27854127                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  13983524734                       # number of overall miss cycles
system.l26.overall_miss_latency::total    14011378861                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        75052                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              75091                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        19932                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            19932                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           72                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               72                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        75124                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               75163                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        75124                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              75163                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.351849                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.352173                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.351512                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.351835                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.351512                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.351835                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 733003.342105                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 529538.559246                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 529830.926867                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 733003.342105                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 529538.559246                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 529830.926867                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 733003.342105                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 529538.559246                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 529830.926867                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                4856                       # number of writebacks
system.l26.writebacks::total                     4856                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        26407                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           26445                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        26407                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            26445                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        26407                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           26445                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     25123508                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  12086318704                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  12111442212                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     25123508                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  12086318704                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  12111442212                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     25123508                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  12086318704                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  12111442212                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.351849                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.352173                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.351512                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.351835                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.351512                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.351835                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 661144.947368                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 457693.744234                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 457986.092343                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 661144.947368                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 457693.744234                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 457986.092343                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 661144.947368                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 457693.744234                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 457986.092343                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         22183                       # number of replacements
system.l27.tagsinuse                      4095.575671                       # Cycle average of tags in use
system.l27.total_refs                          377036                       # Total number of references to valid blocks.
system.l27.sampled_refs                         26279                       # Sample count of references to valid blocks.
system.l27.avg_refs                         14.347426                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           37.277383                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    11.640638                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2592.347228                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1454.310421                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009101                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002842                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.632897                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.355056                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        44630                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  44631                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           13513                       # number of Writeback hits
system.l27.Writeback_hits::total                13513                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          123                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  123                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        44753                       # number of demand (read+write) hits
system.l27.demand_hits::total                   44754                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        44753                       # number of overall hits
system.l27.overall_hits::total                  44754                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        22140                       # number of ReadReq misses
system.l27.ReadReq_misses::total                22179                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        22141                       # number of demand (read+write) misses
system.l27.demand_misses::total                 22180                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        22141                       # number of overall misses
system.l27.overall_misses::total                22180                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     44170802                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data  11307336904                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total    11351507706                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       232566                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       232566                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     44170802                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data  11307569470                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total     11351740272                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     44170802                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data  11307569470                       # number of overall miss cycles
system.l27.overall_miss_latency::total    11351740272                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           40                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        66770                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              66810                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        13513                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            13513                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          124                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              124                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           40                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        66894                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               66934                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           40                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        66894                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              66934                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.331586                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.331971                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.008065                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.008065                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.330986                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.331371                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.330986                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.331371                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1132584.666667                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 510719.824029                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 511813.323685                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       232566                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       232566                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1132584.666667                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 510707.261190                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 511800.733634                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1132584.666667                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 510707.261190                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 511800.733634                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4026                       # number of writebacks
system.l27.writebacks::total                     4026                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        22140                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           22179                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        22141                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            22180                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        22141                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           22180                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     41370044                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   9717284788                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   9758654832                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       160766                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       160766                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     41370044                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   9717445554                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   9758815598                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     41370044                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   9717445554                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   9758815598                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.331586                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.331971                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.008065                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.008065                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.330986                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.331371                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.330986                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.331371                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1060770.358974                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 438901.751942                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 439995.258217                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       160766                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       160766                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1060770.358974                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 438889.189919                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 439982.668981                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1060770.358974                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 438889.189919                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 439982.668981                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               493.581899                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011916981                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2048414.941296                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.581899                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061830                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790997                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11908881                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11908881                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11908881                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11908881                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11908881                       # number of overall hits
system.cpu0.icache.overall_hits::total       11908881                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     80166869                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80166869                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11908940                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11908940                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11908940                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11908940                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11908940                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11908940                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       211139                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35345                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163371009                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35601                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4588.944384                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.474470                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.525530                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912010                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087990                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9506519                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9506519                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062516                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062516                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18398                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18398                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16569035                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16569035                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16569035                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16569035                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90893                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90893                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2103                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2103                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92996                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92996                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92996                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92996                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12407307297                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12407307297                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    135115313                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    135115313                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12542422610                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12542422610                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12542422610                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12542422610                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9597412                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9597412                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16662031                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16662031                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16662031                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16662031                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009471                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009471                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005581                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005581                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005581                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005581                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 136504.541571                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 136504.541571                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 64248.841179                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64248.841179                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134870.560132                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134870.560132                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134870.560132                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134870.560132                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8610                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets  2152.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9229                       # number of writebacks
system.cpu0.dcache.writebacks::total             9229                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55754                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55754                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57651                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57651                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57651                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57651                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35139                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35139                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35345                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35345                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4714236139                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4714236139                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15065687                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15065687                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4729301826                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4729301826                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4729301826                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4729301826                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002121                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002121                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002121                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002121                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 134159.655625                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 134159.655625                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 73134.402913                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73134.402913                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 133803.984326                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 133803.984326                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 133803.984326                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 133803.984326                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               517.959133                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008658637                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1943465.581888                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.959133                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068845                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.830063                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11746166                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11746166                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11746166                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11746166                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11746166                       # number of overall hits
system.cpu1.icache.overall_hits::total       11746166                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           60                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           60                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           60                       # number of overall misses
system.cpu1.icache.overall_misses::total           60                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     49446995                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     49446995                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     49446995                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     49446995                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     49446995                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     49446995                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11746226                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11746226                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11746226                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11746226                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11746226                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11746226                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 824116.583333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 824116.583333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 824116.583333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 824116.583333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 824116.583333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 824116.583333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     40946691                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     40946691                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     40946691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     40946691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     40946691                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     40946691                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 930606.613636                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 930606.613636                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 930606.613636                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 930606.613636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 930606.613636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 930606.613636                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39501                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165557840                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39757                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4164.243781                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.537157                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.462843                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912255                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087745                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8088856                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8088856                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6809480                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6809480                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17510                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17510                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16396                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16396                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14898336                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14898336                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14898336                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14898336                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       126626                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       126626                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          874                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          874                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       127500                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        127500                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       127500                       # number of overall misses
system.cpu1.dcache.overall_misses::total       127500                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  23937502211                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23937502211                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     73513352                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     73513352                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24011015563                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24011015563                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24011015563                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24011015563                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8215482                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8215482                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6810354                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6810354                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16396                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16396                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15025836                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15025836                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15025836                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15025836                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015413                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015413                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000128                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008485                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008485                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008485                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008485                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 189040.972715                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 189040.972715                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84111.386728                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84111.386728                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 188321.690690                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 188321.690690                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 188321.690690                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 188321.690690                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9676                       # number of writebacks
system.cpu1.dcache.writebacks::total             9676                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        87273                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        87273                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          726                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          726                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        87999                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        87999                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        87999                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        87999                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39353                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39353                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          148                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          148                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39501                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39501                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39501                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39501                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5978240523                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5978240523                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      9539553                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9539553                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5987780076                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5987780076                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5987780076                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5987780076                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004790                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004790                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002629                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002629                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002629                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002629                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 151913.209234                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 151913.209234                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64456.439189                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64456.439189                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 151585.531404                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 151585.531404                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 151585.531404                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 151585.531404                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               518.958116                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008681367                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1939771.859615                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    43.958116                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.070446                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.831664                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11768896                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11768896                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11768896                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11768896                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11768896                       # number of overall hits
system.cpu2.icache.overall_hits::total       11768896                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           62                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           62                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           62                       # number of overall misses
system.cpu2.icache.overall_misses::total           62                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     45578946                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     45578946                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     45578946                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     45578946                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     45578946                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     45578946                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11768958                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11768958                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11768958                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11768958                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11768958                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11768958                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 735144.290323                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 735144.290323                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 735144.290323                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 735144.290323                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 735144.290323                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 735144.290323                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       119102                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       119102                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     38168302                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     38168302                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     38168302                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     38168302                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     38168302                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     38168302                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 848184.488889                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 848184.488889                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 848184.488889                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 848184.488889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 848184.488889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 848184.488889                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39572                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165583712                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39828                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4157.469921                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.539965                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.460035                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912265                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087735                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8102584                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8102584                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6821581                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6821581                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17525                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17525                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16424                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16424                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14924165                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14924165                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14924165                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14924165                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       126848                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       126848                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          882                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          882                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       127730                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        127730                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       127730                       # number of overall misses
system.cpu2.dcache.overall_misses::total       127730                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  23449438905                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  23449438905                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     74278942                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     74278942                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  23523717847                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  23523717847                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  23523717847                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  23523717847                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8229432                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8229432                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6822463                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6822463                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15051895                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15051895                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15051895                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15051895                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015414                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015414                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008486                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008486                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008486                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008486                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 184862.503981                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 184862.503981                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84216.487528                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84216.487528                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 184167.524051                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 184167.524051                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 184167.524051                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 184167.524051                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9693                       # number of writebacks
system.cpu2.dcache.writebacks::total             9693                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        87425                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        87425                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          733                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          733                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        88158                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        88158                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        88158                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        88158                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39423                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39423                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          149                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39572                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39572                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39572                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39572                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5782565078                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5782565078                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9603541                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9603541                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5792168619                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5792168619                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5792168619                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5792168619                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004790                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004790                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002629                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002629                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002629                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002629                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146679.985744                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 146679.985744                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64453.295302                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64453.295302                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 146370.378525                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 146370.378525                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 146370.378525                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 146370.378525                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               558.934714                       # Cycle average of tags in use
system.cpu3.icache.total_refs               928271509                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1651728.663701                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    33.812389                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.122324                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.054187                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841542                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.895729                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11544064                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11544064                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11544064                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11544064                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11544064                       # number of overall hits
system.cpu3.icache.overall_hits::total       11544064                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           46                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           46                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           46                       # number of overall misses
system.cpu3.icache.overall_misses::total           46                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     38312287                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     38312287                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     38312287                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     38312287                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     38312287                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     38312287                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11544110                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11544110                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11544110                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11544110                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11544110                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11544110                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 832875.804348                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 832875.804348                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 832875.804348                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 832875.804348                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 832875.804348                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 832875.804348                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     31516929                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     31516929                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     31516929                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     31516929                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     31516929                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     31516929                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 900483.685714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 900483.685714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 900483.685714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 900483.685714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 900483.685714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 900483.685714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52082                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               222947495                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52338                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4259.763365                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   202.506023                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    53.493977                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.791039                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.208961                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     16993950                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       16993950                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3259849                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3259849                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         7698                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         7698                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         7651                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         7651                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     20253799                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        20253799                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     20253799                       # number of overall hits
system.cpu3.dcache.overall_hits::total       20253799                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       179284                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       179284                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          312                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          312                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       179596                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        179596                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       179596                       # number of overall misses
system.cpu3.dcache.overall_misses::total       179596                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  42194557396                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  42194557396                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     26957677                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     26957677                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  42221515073                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  42221515073                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  42221515073                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  42221515073                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     17173234                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     17173234                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3260161                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3260161                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         7698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         7698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         7651                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         7651                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     20433395                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20433395                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     20433395                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20433395                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010440                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010440                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000096                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000096                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008789                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008789                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008789                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008789                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 235350.379264                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 235350.379264                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86402.810897                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86402.810897                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 235091.622714                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 235091.622714                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 235091.622714                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 235091.622714                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         6596                       # number of writebacks
system.cpu3.dcache.writebacks::total             6596                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       127268                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       127268                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          246                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          246                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       127514                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       127514                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       127514                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       127514                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52016                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52016                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           66                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           66                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52082                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52082                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52082                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52082                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   8865487210                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8865487210                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4318808                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4318808                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   8869806018                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8869806018                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   8869806018                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8869806018                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003029                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003029                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002549                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002549                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002549                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002549                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 170437.696286                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 170437.696286                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65436.484848                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65436.484848                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 170304.635344                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 170304.635344                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 170304.635344                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 170304.635344                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               519.220995                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1009605413                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1937822.289827                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.151269                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   481.069725                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.061140                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.770945                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.832085                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11385668                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11385668                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11385668                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11385668                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11385668                       # number of overall hits
system.cpu4.icache.overall_hits::total       11385668                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     33650910                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     33650910                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     33650910                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     33650910                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     33650910                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     33650910                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11385719                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11385719                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11385719                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11385719                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11385719                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11385719                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 659821.764706                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 659821.764706                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 659821.764706                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 659821.764706                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 659821.764706                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 659821.764706                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     29574267                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     29574267                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     29574267                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     29574267                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     29574267                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     29574267                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 758314.538462                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 758314.538462                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 758314.538462                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 758314.538462                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 758314.538462                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 758314.538462                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 52388                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               171363431                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 52644                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3255.136977                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.585380                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.414620                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912443                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087557                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8032384                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8032384                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6792051                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6792051                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        16983                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        16983                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        15635                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        15635                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     14824435                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        14824435                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     14824435                       # number of overall hits
system.cpu4.dcache.overall_hits::total       14824435                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       179895                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       179895                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         5437                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         5437                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       185332                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        185332                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       185332                       # number of overall misses
system.cpu4.dcache.overall_misses::total       185332                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  42433807586                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  42433807586                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data   2094567225                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   2094567225                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  44528374811                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  44528374811                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  44528374811                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  44528374811                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8212279                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8212279                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6797488                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6797488                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        16983                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        16983                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        15635                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        15635                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15009767                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15009767                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15009767                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15009767                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021906                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021906                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000800                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000800                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012347                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012347                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012347                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012347                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 235880.972712                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 235880.972712                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 385243.190178                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 385243.190178                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 240262.743676                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 240262.743676                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 240262.743676                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 240262.743676                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets     13234677                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets             87                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 152122.724138                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        22216                       # number of writebacks
system.cpu4.dcache.writebacks::total            22216                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       127659                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       127659                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         5285                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         5285                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       132944                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       132944                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       132944                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       132944                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        52236                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        52236                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          152                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        52388                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        52388                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        52388                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        52388                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   9253057773                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9253057773                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     12501875                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     12501875                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   9265559648                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9265559648                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   9265559648                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9265559648                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006361                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006361                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003490                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003490                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003490                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003490                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 177139.478004                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 177139.478004                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 82249.177632                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 82249.177632                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 176864.160647                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 176864.160647                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 176864.160647                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 176864.160647                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               577.430100                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1038843357                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1791109.236207                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    35.393008                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   542.037092                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.056720                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.868649                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.925369                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11128036                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11128036                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11128036                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11128036                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11128036                       # number of overall hits
system.cpu5.icache.overall_hits::total       11128036                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           60                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           60                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           60                       # number of overall misses
system.cpu5.icache.overall_misses::total           60                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     48038890                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     48038890                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     48038890                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     48038890                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     48038890                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     48038890                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11128096                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11128096                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11128096                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11128096                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11128096                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11128096                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 800648.166667                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 800648.166667                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 800648.166667                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 800648.166667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 800648.166667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 800648.166667                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           23                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           23                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           23                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     34677639                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     34677639                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     34677639                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     34677639                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     34677639                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     34677639                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 937233.486486                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 937233.486486                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 937233.486486                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 937233.486486                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 937233.486486                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 937233.486486                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 75142                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               445856843                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 75398                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5913.377583                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.904738                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.095262                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437128                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562872                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     29146397                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       29146397                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     15959668                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      15959668                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         7802                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         7802                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         7786                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         7786                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     45106065                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        45106065                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     45106065                       # number of overall hits
system.cpu5.dcache.overall_hits::total       45106065                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       269895                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       269895                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          269                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          269                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       270164                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        270164                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       270164                       # number of overall misses
system.cpu5.dcache.overall_misses::total       270164                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  66846746129                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  66846746129                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     25962431                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     25962431                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  66872708560                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  66872708560                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  66872708560                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  66872708560                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     29416292                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     29416292                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     15959937                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     15959937                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         7802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         7802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         7786                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7786                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     45376229                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     45376229                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     45376229                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     45376229                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009175                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009175                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000017                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005954                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005954                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005954                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005954                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 247676.859997                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 247676.859997                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 96514.613383                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 96514.613383                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 247526.349032                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 247526.349032                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 247526.349032                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 247526.349032                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        19903                       # number of writebacks
system.cpu5.dcache.writebacks::total            19903                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       194826                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       194826                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          195                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          195                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       195021                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       195021                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       195021                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       195021                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        75069                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        75069                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           74                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           74                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        75143                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        75143                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        75143                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        75143                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  17183278871                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  17183278871                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5100869                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5100869                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  17188379740                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  17188379740                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  17188379740                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  17188379740                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001656                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001656                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001656                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001656                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 228899.797133                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 228899.797133                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 68930.662162                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 68930.662162                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 228742.261288                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 228742.261288                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 228742.261288                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 228742.261288                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               578.098985                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1038820920                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1784915.670103                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    36.775971                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.323014                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.058936                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867505                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.926441                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11105599                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11105599                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11105599                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11105599                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11105599                       # number of overall hits
system.cpu6.icache.overall_hits::total       11105599                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           57                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           57                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           57                       # number of overall misses
system.cpu6.icache.overall_misses::total           57                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     37456134                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     37456134                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     37456134                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     37456134                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     37456134                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     37456134                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11105656                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11105656                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11105656                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11105656                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11105656                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11105656                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 657125.157895                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 657125.157895                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 657125.157895                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 657125.157895                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 657125.157895                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 657125.157895                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           18                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           18                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           18                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     28289354                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     28289354                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     28289354                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     28289354                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     28289354                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     28289354                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 725368.051282                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 725368.051282                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 725368.051282                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 725368.051282                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 725368.051282                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 725368.051282                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 75124                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               445815381                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 75380                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5914.239599                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.904398                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.095602                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437127                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562873                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     29118053                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       29118053                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     15946564                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      15946564                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         7794                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         7794                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         7780                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         7780                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     45064617                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        45064617                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     45064617                       # number of overall hits
system.cpu6.dcache.overall_hits::total       45064617                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       270588                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       270588                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          265                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          265                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       270853                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        270853                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       270853                       # number of overall misses
system.cpu6.dcache.overall_misses::total       270853                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  68311481366                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  68311481366                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     28372991                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     28372991                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  68339854357                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  68339854357                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  68339854357                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  68339854357                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     29388641                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     29388641                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     15946829                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     15946829                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         7794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         7794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         7780                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         7780                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     45335470                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     45335470                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     45335470                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     45335470                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009207                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009207                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005974                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005974                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005974                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005974                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 252455.694140                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 252455.694140                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 107067.890566                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 107067.890566                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 252313.448095                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 252313.448095                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 252313.448095                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 252313.448095                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        19932                       # number of writebacks
system.cpu6.dcache.writebacks::total            19932                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       195536                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       195536                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          193                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          193                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       195729                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       195729                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       195729                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       195729                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        75052                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        75052                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           72                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        75124                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        75124                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        75124                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        75124                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  17533853348                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  17533853348                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      4892836                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      4892836                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  17538746184                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  17538746184                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  17538746184                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  17538746184                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001657                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001657                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001657                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001657                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 233622.732879                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 233622.732879                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 67956.055556                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 67956.055556                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 233463.955380                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 233463.955380                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 233463.955380                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 233463.955380                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               527.843299                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1014038110                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1913279.452830                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    38.762385                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   489.080913                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.062119                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.783784                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.845903                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11370429                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11370429                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11370429                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11370429                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11370429                       # number of overall hits
system.cpu7.icache.overall_hits::total       11370429                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           63                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           63                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           63                       # number of overall misses
system.cpu7.icache.overall_misses::total           63                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     69191645                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     69191645                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     69191645                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     69191645                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     69191645                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     69191645                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11370492                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11370492                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11370492                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11370492                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11370492                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11370492                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000006                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000006                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1098280.079365                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1098280.079365                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1098280.079365                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1098280.079365                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1098280.079365                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1098280.079365                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           23                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           23                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           23                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     44569462                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     44569462                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     44569462                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     44569462                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     44569462                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     44569462                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1114236.550000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1114236.550000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1114236.550000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1114236.550000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1114236.550000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1114236.550000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 66894                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               179837737                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 67150                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2678.149471                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.069089                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.930911                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914332                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085668                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7885413                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7885413                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6533337                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6533337                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18337                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18337                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15242                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15242                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14418750                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14418750                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14418750                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14418750                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       171801                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       171801                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          749                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          749                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       172550                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        172550                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       172550                       # number of overall misses
system.cpu7.dcache.overall_misses::total       172550                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  39123831274                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  39123831274                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     64405556                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     64405556                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  39188236830                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  39188236830                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  39188236830                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  39188236830                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8057214                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8057214                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6534086                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6534086                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15242                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15242                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     14591300                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     14591300                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     14591300                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     14591300                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021323                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021323                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011826                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011826                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011826                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011826                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 227727.610864                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 227727.610864                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85988.726302                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85988.726302                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 227112.354854                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 227112.354854                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 227112.354854                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 227112.354854                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        13513                       # number of writebacks
system.cpu7.dcache.writebacks::total            13513                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       105031                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       105031                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          625                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          625                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       105656                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       105656                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       105656                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       105656                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        66770                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        66770                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          124                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        66894                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        66894                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        66894                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        66894                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  14423353137                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  14423353137                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8251007                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8251007                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  14431604144                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  14431604144                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  14431604144                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  14431604144                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008287                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008287                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004585                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004585                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004585                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004585                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 216015.473072                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 216015.473072                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66540.379032                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66540.379032                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 215738.394236                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 215738.394236                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 215738.394236                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 215738.394236                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
