<stg><name>get_crop_lines</name>


<trans_list>

<trans id="25" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="17" op_3_bw="8" op_4_bw="8">
<![CDATA[
codeRepl:3  call fastcc void @get_line_bases(i8* %bottom_data_V, [6 x i17]* @line_bases)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="17" op_3_bw="8" op_4_bw="8">
<![CDATA[
codeRepl:3  call fastcc void @get_line_bases(i8* %bottom_data_V, [6 x i17]* @line_bases)

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="13" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="8" op_3_bw="48" op_4_bw="8" op_5_bw="48" op_6_bw="0" op_7_bw="0">
<![CDATA[
codeRepl:4  call fastcc void @extr_half_1_cent([6 x i17]* @line_bases, i8* %eroded_data_V, [72 x i48]* @centroids)

]]></Node>
<StgValue><ssdm name="call_ln344"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="14" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="8" op_3_bw="48" op_4_bw="8" op_5_bw="48" op_6_bw="0" op_7_bw="0">
<![CDATA[
codeRepl:4  call fastcc void @extr_half_1_cent([6 x i17]* @line_bases, i8* %eroded_data_V, [72 x i48]* @centroids)

]]></Node>
<StgValue><ssdm name="call_ln344"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="15" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="8" op_3_bw="48" op_4_bw="8" op_5_bw="48" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
codeRepl:5  call fastcc void @extr_half_2_cent([6 x i17]* @line_bases, i8* %eroded_data_V, [72 x i48]* @centroids)

]]></Node>
<StgValue><ssdm name="call_ln345"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="16" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="8" op_3_bw="48" op_4_bw="8" op_5_bw="48" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
codeRepl:5  call fastcc void @extr_half_2_cent([6 x i17]* @line_bases, i8* %eroded_data_V, [72 x i48]* @centroids)

]]></Node>
<StgValue><ssdm name="call_ln345"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="17" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="48" op_3_bw="48" op_4_bw="57" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl:6  %lines_founded = call fastcc i1 @get_lines_lsl()

]]></Node>
<StgValue><ssdm name="lines_founded"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="18" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="48" op_3_bw="48" op_4_bw="57" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl:6  %lines_founded = call fastcc i1 @get_lines_lsl()

]]></Node>
<StgValue><ssdm name="lines_founded"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="19" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="1" op_3_bw="57" op_4_bw="1" op_5_bw="1">
<![CDATA[
codeRepl:7  call fastcc void @get_weed_mask(i2* %weed_mask_tmp_data_V, i1 %lines_founded)

]]></Node>
<StgValue><ssdm name="call_ln461"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="20" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i2* %weed_mask_tmp_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i8* %bottom_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i8* %eroded_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="1" op_3_bw="57" op_4_bw="1" op_5_bw="1">
<![CDATA[
codeRepl:7  call fastcc void @get_weed_mask(i2* %weed_mask_tmp_data_V, i1 %lines_founded)

]]></Node>
<StgValue><ssdm name="call_ln461"/></StgValue>
</operation>

<operation id="24" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
codeRepl:8  ret void

]]></Node>
<StgValue><ssdm name="ret_ln462"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
