-makelib xcelium_lib/xil_defaultlib -sv \
  "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib xcelium_lib/xpm \
  "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib xcelium_lib/xbip_utils_v3_0_10 \
  "../../../../Test_Platform.srcs/sources_1/bd/FIFO/ip/FIFO_SDDR_ST_0_0/src/ST_TIMER/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_reg_fd_v12_0_6 \
  "../../../../Test_Platform.srcs/sources_1/bd/FIFO/ip/FIFO_SDDR_ST_0_0/src/ST_TIMER/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../../Test_Platform.srcs/sources_1/bd/FIFO/ip/FIFO_SDDR_ST_0_0/src/ST_TIMER/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_pipe_v3_0_6 \
  "../../../../Test_Platform.srcs/sources_1/bd/FIFO/ip/FIFO_SDDR_ST_0_0/src/ST_TIMER/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../../Test_Platform.srcs/sources_1/bd/FIFO/ip/FIFO_SDDR_ST_0_0/src/ST_TIMER/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_addsub_v3_0_6 \
  "../../../../Test_Platform.srcs/sources_1/bd/FIFO/ip/FIFO_SDDR_ST_0_0/src/ST_TIMER/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_addsub_v12_0_13 \
  "../../../../Test_Platform.srcs/sources_1/bd/FIFO/ip/FIFO_SDDR_ST_0_0/src/ST_TIMER/hdl/c_addsub_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_gate_bit_v12_0_6 \
  "../../../../Test_Platform.srcs/sources_1/bd/FIFO/ip/FIFO_SDDR_ST_0_0/src/ST_TIMER/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_counter_v3_0_6 \
  "../../../../Test_Platform.srcs/sources_1/bd/FIFO/ip/FIFO_SDDR_ST_0_0/src/ST_TIMER/hdl/xbip_counter_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_counter_binary_v12_0_13 \
  "../../../../Test_Platform.srcs/sources_1/bd/FIFO/ip/FIFO_SDDR_ST_0_0/src/ST_TIMER/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/FIFO/ip/FIFO_SDDR_ST_0_0/src/ST_TIMER/sim/ST_TIMER.vhd" \
  "../../../bd/FIFO/ipshared/5919/src/SDDR_ST.vhd" \
  "../../../bd/FIFO/ip/FIFO_SDDR_ST_0_0/sim/FIFO_SDDR_ST_0_0.vhd" \
-endlib
-makelib xcelium_lib/xlconcat_v2_1_3 \
  "../../../../Test_Platform.srcs/sources_1/bd/FIFO/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/FIFO/ip/FIFO_xlconcat_0_0/sim/FIFO_xlconcat_0_0.v" \
-endlib
-makelib xcelium_lib/util_vector_logic_v2_0_1 \
  "../../../../Test_Platform.srcs/sources_1/bd/FIFO/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/FIFO/ip/FIFO_util_vector_logic_1_0/sim/FIFO_util_vector_logic_1_0.v" \
  "../../../bd/FIFO/ip/FIFO_selectio_wiz_0_0/FIFO_selectio_wiz_0_0_selectio_wiz.v" \
  "../../../bd/FIFO/ip/FIFO_selectio_wiz_0_0/FIFO_selectio_wiz_0_0.v" \
  "../../../bd/FIFO/ip/FIFO_util_vector_logic_2_0/sim/FIFO_util_vector_logic_2_0.v" \
  "../../../bd/FIFO/ip/FIFO_util_vector_logic_0_1/sim/FIFO_util_vector_logic_0_1.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/FIFO/ip/FIFO_capacity_controller_0_0/sim/FIFO_capacity_controller_0_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/FIFO/ip/FIFO_util_vector_logic_3_0/sim/FIFO_util_vector_logic_3_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/FIFO/ip/FIFO_DATA_SPLITTER_0_0/sim/FIFO_DATA_SPLITTER_0_0.vhd" \
-endlib
-makelib xcelium_lib/blk_mem_gen_v8_4_3 \
  "../../../../Test_Platform.srcs/sources_1/bd/FIFO/ipshared/c001/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/FIFO/ip/FIFO_blk_mem_gen_0_0/sim/FIFO_blk_mem_gen_0_0.v" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_4 \
  "../../../../Test_Platform.srcs/sources_1/bd/FIFO/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_4 \
  "../../../../Test_Platform.srcs/sources_1/bd/FIFO/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.vhd" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_4 \
  "../../../../Test_Platform.srcs/sources_1/bd/FIFO/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/FIFO/ip/FIFO_fifo_generator_0_1/sim/FIFO_fifo_generator_0_1.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/FIFO/ip/FIFO_FIFO_R_CT_0_0/sim/FIFO_FIFO_R_CT_0_0.vhd" \
  "../../../bd/FIFO/sim/FIFO.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

