<stg><name>generate_ibh<512></name>


<trans_list>

<trans id="108" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1">
<![CDATA[
entry:11  %gi_state_1_load = load i1* @gi_state_1, align 1

]]></Node>
<StgValue><ssdm name="gi_state_1_load"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5">
<![CDATA[
entry:12  %meta_op_code_7_load = load i5* @meta_op_code_7, align 1

]]></Node>
<StgValue><ssdm name="meta_op_code_7_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:14  br i1 %gi_state_1_load, label %6, label %0

]]></Node>
<StgValue><ssdm name="br_ln1137"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="16" op_3_bw="24" op_4_bw="24" op_5_bw="1" op_6_bw="22" op_7_bw="32">
<![CDATA[
:0  %tmp_15 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i5P.i16P.i24P.i24P.i1P.i22P(i5* @tx_ibhMetaFifo_V_op_s, i16* @tx_ibhMetaFifo_V_par, i24* @tx_ibhMetaFifo_V_des, i24* @tx_ibhMetaFifo_V_psn, i1* @tx_ibhMetaFifo_V_val, i22* @tx_ibhMetaFifo_V_num, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_15, label %1, label %._crit_edge3.i

]]></Node>
<StgValue><ssdm name="br_ln1140"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
:0  %tmp_16 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i24P(i24* @tx_dstQpFifo_V_V, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_16, label %2, label %._crit_edge3.i

]]></Node>
<StgValue><ssdm name="br_ln1140"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="92" op_0_bw="92" op_1_bw="5" op_2_bw="16" op_3_bw="24" op_4_bw="24" op_5_bw="1" op_6_bw="22" op_7_bw="1">
<![CDATA[
:0  %empty = call { i5, i16, i24, i24, i1, i22 } @_ssdm_op_Read.ap_fifo.volatile.i5P.i16P.i24P.i24P.i1P.i22P(i5* @tx_ibhMetaFifo_V_op_s, i16* @tx_ibhMetaFifo_V_par, i24* @tx_ibhMetaFifo_V_des, i24* @tx_ibhMetaFifo_V_psn, i1* @tx_ibhMetaFifo_V_val, i22* @tx_ibhMetaFifo_V_num) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="92">
<![CDATA[
:1  %tmp_op_code = extractvalue { i5, i16, i24, i24, i1, i22 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_op_code"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="92">
<![CDATA[
:2  %tmp_dest_qp_V = extractvalue { i5, i16, i24, i24, i1, i22 } %empty, 2

]]></Node>
<StgValue><ssdm name="tmp_dest_qp_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="92">
<![CDATA[
:3  %tmp_psn_V_8 = extractvalue { i5, i16, i24, i24, i1, i22 } %empty, 3

]]></Node>
<StgValue><ssdm name="tmp_psn_V_8"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="92">
<![CDATA[
:4  %tmp_validPSN = extractvalue { i5, i16, i24, i24, i1, i22 } %empty, 4

]]></Node>
<StgValue><ssdm name="tmp_validPSN"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="22" op_0_bw="92">
<![CDATA[
:5  %tmp_numPkg_V = extractvalue { i5, i16, i24, i24, i1, i22 } %empty, 5

]]></Node>
<StgValue><ssdm name="tmp_numPkg_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
:6  store i5 %tmp_op_code, i5* @meta_op_code_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln380"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
:8  store i22 %tmp_numPkg_V, i22* @meta_numPkg_V_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln380"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="1">
<![CDATA[
:9  %tmp_V = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* @tx_dstQpFifo_V_V) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="96" op_0_bw="96">
<![CDATA[
:10  %p_Val2_58 = load i96* @header_header_V, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_58"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="5">
<![CDATA[
:11  %zext_ln240 = zext i5 %tmp_op_code to i8

]]></Node>
<StgValue><ssdm name="zext_ln240"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
:12  %p_Result_86 = call i96 @llvm.part.set.i96.i8(i96 %p_Val2_58, i8 %zext_ln240, i32 0, i32 7) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_86"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:13  %p_Result_87 = call i96 @llvm.part.set.i96.i16(i96 %p_Result_86, i16 -1, i32 16, i32 31) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_87"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %p_Result_126_i_i_i = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_psn_V_8, i32 16, i32 23) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_126_i_i_i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %p_Result_126_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_psn_V_8, i32 8, i32 15) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_126_1_i_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="24">
<![CDATA[
:16  %trunc_ln647_19 = trunc i24 %tmp_psn_V_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_19"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
:17  %agg_result_V_0_2_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %trunc_ln647_19, i8 %p_Result_126_1_i_i, i8 %p_Result_126_i_i_i) nounwind

]]></Node>
<StgValue><ssdm name="agg_result_V_0_2_i_i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="24" op_3_bw="32" op_4_bw="32">
<![CDATA[
:18  %p_Result_88 = call i96 @llvm.part.set.i96.i24(i96 %p_Result_87, i24 %agg_result_V_0_2_i_i, i32 72, i32 95) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_88"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %p_Result_126_i_i1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_V, i32 16, i32 23) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_126_i_i1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %p_Result_126_1_i_i_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_V, i32 8, i32 15) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_126_1_i_i_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="24">
<![CDATA[
:21  %trunc_ln647_20 = trunc i24 %tmp_V to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_20"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
:22  %agg_result_V_0_2_i_i_1 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %trunc_ln647_20, i8 %p_Result_126_1_i_i_2, i8 %p_Result_126_i_i1) nounwind

]]></Node>
<StgValue><ssdm name="agg_result_V_0_2_i_i_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="24" op_3_bw="32" op_4_bw="32">
<![CDATA[
:23  %p_Result_89 = call i96 @llvm.part.set.i96.i24(i96 %p_Result_88, i24 %agg_result_V_0_2_i_i_1, i32 40, i32 63) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_89"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="96" op_1_bw="96" op_2_bw="96">
<![CDATA[
:24  store i96 %p_Result_89, i96* @header_header_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:25  br i1 %tmp_validPSN, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln1154"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_validPSN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 true, i1* @gi_state_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln1164"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="123" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i123P(i123* @stateTable2txIbh_rsp_1, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %7, label %._crit_edge5.i

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="123" op_0_bw="123" op_1_bw="123" op_2_bw="1">
<![CDATA[
:0  %tmp_2 = call i123 @_ssdm_op_Read.ap_fifo.volatile.i123P(i123* @stateTable2txIbh_rsp_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="123">
<![CDATA[
:1  %trunc_ln321 = trunc i123 %tmp_2 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="24" op_1_bw="123" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_Val2_56 = call i24 @_ssdm_op_PartSelect.i24.i123.i32.i32(i123 %tmp_2, i32 48, i32 71) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_56"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %icmp_ln1172 = icmp eq i5 %meta_op_code_7_load, -15

]]></Node>
<StgValue><ssdm name="icmp_ln1172"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln1172, label %8, label %9

]]></Node>
<StgValue><ssdm name="br_ln1172"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="123" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_126_i_i13_1 = call i8 @_ssdm_op_PartSelect.i8.i123.i32.i32(i123 %tmp_2, i32 64, i32 71) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_126_i_i13_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="123" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %p_Result_126_1_i_i_4 = call i8 @_ssdm_op_PartSelect.i8.i123.i32.i32(i123 %tmp_2, i32 56, i32 63) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_126_1_i_i_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="123" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_Result_126_2_i_i_4 = call i8 @_ssdm_op_PartSelect.i8.i123.i32.i32(i123 %tmp_2, i32 48, i32 55) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_126_2_i_i_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="96" op_0_bw="96">
<![CDATA[
:3  %p_Val2_57 = load i96* @header_header_V, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_57"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="25" op_0_bw="25" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="1">
<![CDATA[
:4  %tmp_s = call i25 @_ssdm_op_BitConcatenate.i25.i8.i8.i8.i1(i8 %p_Result_126_2_i_i_4, i8 %p_Result_126_1_i_i_4, i8 %p_Result_126_i_i13_1, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="25" op_3_bw="32" op_4_bw="32">
<![CDATA[
:5  %p_Result_81 = call i96 @_ssdm_op_PartSet.i96.i96.i25.i32.i32(i96 %p_Val2_57, i25 %tmp_s, i32 71, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_81"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="96" op_1_bw="96" op_2_bw="96">
<![CDATA[
:6  store i96 %p_Result_81, i96* @header_header_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:0  %p_Val2_s = add i24 -1, %trunc_ln321

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %p_Result_126_i_i = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 16, i32 23) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_126_i_i"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_Result_126_1_i_i_3 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 8, i32 15) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_126_1_i_i_3"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="24">
<![CDATA[
:3  %trunc_ln647 = trunc i24 %p_Val2_s to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
:4  %agg_result_V_0_2_i_i_2 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %trunc_ln647, i8 %p_Result_126_1_i_i_3, i8 %p_Result_126_i_i) nounwind

]]></Node>
<StgValue><ssdm name="agg_result_V_0_2_i_i_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="96" op_0_bw="96">
<![CDATA[
:5  %p_Val2_55 = load i96* @header_header_V, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_55"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="24" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6  %p_Result_s = call i96 @llvm.part.set.i96.i24(i96 %p_Val2_55, i24 %agg_result_V_0_2_i_i_2, i32 72, i32 95) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="96" op_1_bw="96" op_2_bw="96">
<![CDATA[
:7  store i96 %p_Result_s, i96* @header_header_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln360"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %10

]]></Node>
<StgValue><ssdm name="br_ln1176"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 false, i1* @gi_state_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln1191"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="123" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i123* @stateTable2txIbh_rsp_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i41* @txIbh2stateTable_upd_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i24* @tx_dstQpFifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="113" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i113* @tx_ibhHeaderFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i24* @tx_ibhMetaFifo_V_des, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecInterface(i22* @tx_ibhMetaFifo_V_num, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(i5* @tx_ibhMetaFifo_V_op_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(i16* @tx_ibhMetaFifo_V_par, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(i24* @tx_ibhMetaFifo_V_psn, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_ibhMetaFifo_V_val, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln1126"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="24" op_0_bw="24">
<![CDATA[
entry:13  %meta_dest_qp_V_3_loa = load i24* @meta_dest_qp_V_3, align 4

]]></Node>
<StgValue><ssdm name="meta_dest_qp_V_3_loa"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
:7  store i24 %tmp_dest_qp_V, i24* @meta_dest_qp_V_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln380"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_validPSN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="24">
<![CDATA[
:0  %tmp_qpn_V_20 = trunc i24 %tmp_dest_qp_V to i16

]]></Node>
<StgValue><ssdm name="tmp_qpn_V_20"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_validPSN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="41" op_0_bw="41" op_1_bw="41" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_1 = call i41 @llvm.part.set.i41.i16(i41 undef, i16 %tmp_qpn_V_20, i32 0, i32 15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_validPSN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="41" op_0_bw="41" op_1_bw="41" op_2_bw="32" op_3_bw="1">
<![CDATA[
:2  %tmp_1_6 = call i41 @_ssdm_op_BitSet.i41.i41.i32.i1(i41 %tmp_1, i32 40, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1_6"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_validPSN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="41">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i41P(i41* @txIbh2stateTable_upd_1, i41 %tmp_1_6) nounwind

]]></Node>
<StgValue><ssdm name="write_ln1163"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_validPSN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_validPSN" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="113" op_0_bw="113" op_1_bw="96" op_2_bw="17">
<![CDATA[
:0  %tmp108 = call i113 @_ssdm_op_BitConcatenate.i113.i96.i17(i96 %p_Result_89, i17 0) nounwind

]]></Node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_validPSN" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="113" op_2_bw="113">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i113P(i113* @tx_ibhHeaderFifo_V, i113 %tmp108) nounwind

]]></Node>
<StgValue><ssdm name="write_ln1156"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_validPSN" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln1158"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge3.i

]]></Node>
<StgValue><ssdm name="br_ln1166"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3.i:0  br label %"generate_ibh<512>.exit"

]]></Node>
<StgValue><ssdm name="br_ln1167"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="22" op_0_bw="22">
<![CDATA[
:7  %meta_numPkg_V_1_load = load i22* @meta_numPkg_V_1, align 4

]]></Node>
<StgValue><ssdm name="meta_numPkg_V_1_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="22">
<![CDATA[
:8  %zext_ln209 = zext i22 %meta_numPkg_V_1_load to i24

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:9  %nextPsn_V = add i24 %p_Val2_56, %zext_ln209

]]></Node>
<StgValue><ssdm name="nextPsn_V"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="24">
<![CDATA[
:10  %tmp_qpn_V = trunc i24 %meta_dest_qp_V_3_loa to i16

]]></Node>
<StgValue><ssdm name="tmp_qpn_V"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="41" op_0_bw="41" op_1_bw="1" op_2_bw="24" op_3_bw="16">
<![CDATA[
:11  %tmp_3 = call i41 @_ssdm_op_BitConcatenate.i41.i1.i24.i16(i1 true, i24 %nextPsn_V, i16 %tmp_qpn_V) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln1172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="41">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_fifo.volatile.i41P(i41* @txIbh2stateTable_upd_1, i41 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="write_ln1183"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="96" op_0_bw="96" op_1_bw="0" op_2_bw="96" op_3_bw="0">
<![CDATA[
:0  %tmp_header_V = phi i96 [ %p_Result_81, %9 ], [ %p_Result_s, %8 ]

]]></Node>
<StgValue><ssdm name="tmp_header_V"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="113" op_0_bw="113" op_1_bw="96" op_2_bw="17">
<![CDATA[
:1  %tmp_4 = call i113 @_ssdm_op_BitConcatenate.i113.i96.i17(i96 %tmp_header_V, i17 0) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="113" op_2_bw="113">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i113P(i113* @tx_ibhHeaderFifo_V, i113 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="write_ln1190"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge5.i

]]></Node>
<StgValue><ssdm name="br_ln1192"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5.i:0  br label %"generate_ibh<512>.exit"

]]></Node>
<StgValue><ssdm name="br_ln1193"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0">
<![CDATA[
generate_ibh<512>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
