INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/fpga-axi4_lite/vivado/axi-lite/axi-lite.srcs/sources_1/new/axi_lite_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/fpga-axi4_lite/vivado/axi-lite/axi-lite.srcs/sim_1/new/tb_axi_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/fpga-axi4_lite/vivado/axi-lite/axi-lite.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
