{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699181462673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699181462673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  5 11:51:02 2023 " "Processing started: Sun Nov  5 11:51:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699181462673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181462673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Quartus -c Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Quartus -c Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181462674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699181462872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699181462872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello-adc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hello-adc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hello-adc " "Found entity 1: hello-adc" {  } { { "hello-adc.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181469450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detect-Behavioral " "Found design unit 1: detect-Behavioral" {  } { { "detect.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/detect.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469775 ""} { "Info" "ISGN_ENTITY_NAME" "1 detect " "Found entity 1: detect" {  } { { "detect.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/detect.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181469775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Div2Hz05s.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Div2Hz05s.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Div2Hz05s " "Found entity 1: Div2Hz05s" {  } { { "Div2Hz05s.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Div2Hz05s.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181469775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AffichagePorte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AffichagePorte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AffichagePorte-BEHAVIOR " "Found design unit 1: AffichagePorte-BEHAVIOR" {  } { { "AffichagePorte.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/AffichagePorte.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469776 ""} { "Info" "ISGN_ENTITY_NAME" "1 AffichagePorte " "Found entity 1: AffichagePorte" {  } { { "AffichagePorte.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/AffichagePorte.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181469776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ETAGE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ETAGE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ETAGE-BEHAVIOR " "Found design unit 1: ETAGE-BEHAVIOR" {  } { { "ETAGE.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ETAGE.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469777 ""} { "Info" "ISGN_ENTITY_NAME" "1 ETAGE " "Found entity 1: ETAGE" {  } { { "ETAGE.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ETAGE.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181469777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivHorloge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DivHorloge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DivHorloge " "Found entity 1: DivHorloge" {  } { { "DivHorloge.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/DivHorloge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181469777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivHorloge Robin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DivHorloge Robin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DivHorloge Robin " "Found entity 1: DivHorloge Robin" {  } { { "DivHorloge Robin.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/DivHorloge Robin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181469777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quartus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Quartus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Quartus " "Found entity 1: Quartus" {  } { { "Quartus.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181469778 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hello-adc " "Elaborating entity \"hello-adc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699181469816 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ADC_to_12bits.vhd 2 1 " "Using design file ADC_to_12bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_to_12bits-A " "Found design unit 1: ADC_to_12bits-A" {  } { { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469819 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_to_12bits " "Found entity 1: ADC_to_12bits" {  } { { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469819 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699181469819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_to_12bits ADC_to_12bits:inst1 " "Elaborating entity \"ADC_to_12bits\" for hierarchy \"ADC_to_12bits:inst1\"" {  } { { "hello-adc.bdf" "inst1" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf" { { 96 1208 1416 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181469820 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_channel ADC_to_12bits.vhd(74) " "Verilog HDL or VHDL warning at ADC_to_12bits.vhd(74): object \"cur_channel\" assigned a value but never read" {  } { { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699181469821 "|hello-adc|ADC_to_12bits:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "handred ADC_to_12bits.vhd(86) " "Verilog HDL or VHDL warning at ADC_to_12bits.vhd(86): object \"handred\" assigned a value but never read" {  } { { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699181469821 "|hello-adc|ADC_to_12bits:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "adc_sample_to_out.vhd 2 1 " "Using design file adc_sample_to_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_sample_to_out-A " "Found design unit 1: adc_sample_to_out-A" {  } { { "adc_sample_to_out.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/adc_sample_to_out.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469823 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_sample_to_out " "Found entity 1: adc_sample_to_out" {  } { { "adc_sample_to_out.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/adc_sample_to_out.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469823 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699181469823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_sample_to_out ADC_to_12bits:inst1\|adc_sample_to_out:adc_sample_to_out_conv " "Elaborating entity \"adc_sample_to_out\" for hierarchy \"ADC_to_12bits:inst1\|adc_sample_to_out:adc_sample_to_out_conv\"" {  } { { "ADC_to_12bits.vhd" "adc_sample_to_out_conv" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181469823 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hello_adc.v 1 1 " "Using design file hello_adc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc " "Found entity 1: hello_adc" {  } { { "hello_adc.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469826 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699181469826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc ADC_to_12bits:inst1\|hello_adc:qsys_u0 " "Elaborating entity \"hello_adc\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\"" {  } { { "ADC_to_12bits.vhd" "qsys_u0" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181469826 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hello_adc_adc_control_core.v 1 1 " "Using design file hello_adc_adc_control_core.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc_adc_control_core " "Found entity 1: hello_adc_adc_control_core" {  } { { "hello_adc_adc_control_core.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469829 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699181469829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_adc_control_core ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core " "Elaborating entity \"hello_adc_adc_control_core\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\"" {  } { { "hello_adc.v" "adc_control_core" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181469829 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_modular_adc_control.v 1 1 " "Using design file altera_modular_adc_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "altera_modular_adc_control.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469832 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699181469832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\"" {  } { { "hello_adc_adc_control_core.v" "control_internal" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181469832 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "altera_modular_adc_control_fsm.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1699181469839 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_modular_adc_control_fsm.v 1 1 " "Using design file altera_modular_adc_control_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "altera_modular_adc_control_fsm.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469840 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699181469840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "altera_modular_adc_control.v" "u_control_fsm" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181469843 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "altera_modular_adc_control_fsm.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699181469844 "|hello-adc|ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181469868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "altera_modular_adc_control_fsm.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181469871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699181469871 ""}  } { { "altera_modular_adc_control_fsm.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699181469871 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_modular_adc_control_avrg_fifo.v 1 1 " "Using design file altera_modular_adc_control_avrg_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181469874 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699181469874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181469874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181470058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181470062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699181470062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699181470062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699181470062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699181470062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699181470062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699181470062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699181470062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699181470062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699181470062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699181470062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699181470062 ""}  } { { "altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699181470062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181470092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181470092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181470092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181470096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181470096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181470096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181470100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181470100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181470100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181470131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181470131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181470131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181470165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181470165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181470165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181470200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181470200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181470201 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Using design file fiftyfivenm_adcblock_top_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "fiftyfivenm_adcblock_top_wrapper.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181470208 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699181470208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "altera_modular_adc_control.v" "adc_inst" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181470208 ""}
{ "Warning" "WSGN_SEARCH_FILE" "chsel_code_converter_sw_to_hw.v 1 1 " "Using design file chsel_code_converter_sw_to_hw.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "chsel_code_converter_sw_to_hw.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181470213 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699181470213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181470214 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Using design file fiftyfivenm_adcblock_primitive_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181470219 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699181470219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181470219 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hello_adc_altpll.v 4 4 " "Using design file hello_adc_altpll.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc_altpll_dffpipe_l2c " "Found entity 1: hello_adc_altpll_dffpipe_l2c" {  } { { "hello_adc_altpll.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181470226 ""} { "Info" "ISGN_ENTITY_NAME" "2 hello_adc_altpll_stdsync_sv6 " "Found entity 2: hello_adc_altpll_stdsync_sv6" {  } { { "hello_adc_altpll.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181470226 ""} { "Info" "ISGN_ENTITY_NAME" "3 hello_adc_altpll_altpll_5b92 " "Found entity 3: hello_adc_altpll_altpll_5b92" {  } { { "hello_adc_altpll.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181470226 ""} { "Info" "ISGN_ENTITY_NAME" "4 hello_adc_altpll " "Found entity 4: hello_adc_altpll" {  } { { "hello_adc_altpll.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181470226 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699181470226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll " "Elaborating entity \"hello_adc_altpll\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\"" {  } { { "hello_adc.v" "altpll" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181470226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_stdsync_sv6 ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"hello_adc_altpll_stdsync_sv6\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\"" {  } { { "hello_adc_altpll.v" "stdsync2" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181470227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_dffpipe_l2c ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\|hello_adc_altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"hello_adc_altpll_dffpipe_l2c\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\|hello_adc_altpll_dffpipe_l2c:dffpipe3\"" {  } { { "hello_adc_altpll.v" "dffpipe3" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181470228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_altpll_5b92 ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1 " "Elaborating entity \"hello_adc_altpll_altpll_5b92\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\"" {  } { { "hello_adc_altpll.v" "sd1" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181470228 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_reset_controller.v 1 1 " "Using design file altera_reset_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "altera_reset_controller.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181470231 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699181470231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ADC_to_12bits:inst1\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\"" {  } { { "hello_adc.v" "rst_controller" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181470232 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_reset_synchronizer.v 1 1 " "Using design file altera_reset_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "altera_reset_synchronizer.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181470237 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699181470237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADC_to_12bits:inst1\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181470238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADC_to_12bits:inst1\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181470240 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v" 108 0 0 } } { "hello_adc_adc_control_core.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v" 92 0 0 } } { "hello_adc.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 44 0 0 } } { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 157 0 0 } } { "hello-adc.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf" { { 96 1208 1416 336 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699181470314 "|hello-adc|ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v" 108 0 0 } } { "hello_adc_adc_control_core.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v" 92 0 0 } } { "hello_adc.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 44 0 0 } } { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 157 0 0 } } { "hello-adc.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf" { { 96 1208 1416 336 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699181470314 "|hello-adc|ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v" 108 0 0 } } { "hello_adc_adc_control_core.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v" 92 0 0 } } { "hello_adc.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 44 0 0 } } { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 157 0 0 } } { "hello-adc.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf" { { 96 1208 1416 336 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699181470314 "|hello-adc|ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v" 108 0 0 } } { "hello_adc_adc_control_core.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v" 92 0 0 } } { "hello_adc.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 44 0 0 } } { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 157 0 0 } } { "hello-adc.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf" { { 96 1208 1416 336 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699181470314 "|hello-adc|ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v" 108 0 0 } } { "hello_adc_adc_control_core.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v" 92 0 0 } } { "hello_adc.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 44 0 0 } } { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 157 0 0 } } { "hello-adc.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf" { { 96 1208 1416 336 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699181470314 "|hello-adc|ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v" 108 0 0 } } { "hello_adc_adc_control_core.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v" 92 0 0 } } { "hello_adc.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 44 0 0 } } { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 157 0 0 } } { "hello-adc.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf" { { 96 1208 1416 336 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699181470314 "|hello-adc|ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v" 108 0 0 } } { "hello_adc_adc_control_core.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v" 92 0 0 } } { "hello_adc.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 44 0 0 } } { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 157 0 0 } } { "hello-adc.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf" { { 96 1208 1416 336 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699181470314 "|hello-adc|ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v" 108 0 0 } } { "hello_adc_adc_control_core.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v" 92 0 0 } } { "hello_adc.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 44 0 0 } } { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 157 0 0 } } { "hello-adc.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf" { { 96 1208 1416 336 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699181470314 "|hello-adc|ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v" 108 0 0 } } { "hello_adc_adc_control_core.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v" 92 0 0 } } { "hello_adc.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 44 0 0 } } { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 157 0 0 } } { "hello-adc.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf" { { 96 1208 1416 336 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699181470314 "|hello-adc|ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v" 108 0 0 } } { "hello_adc_adc_control_core.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v" 92 0 0 } } { "hello_adc.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 44 0 0 } } { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 157 0 0 } } { "hello-adc.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf" { { 96 1208 1416 336 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699181470314 "|hello-adc|ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v" 108 0 0 } } { "hello_adc_adc_control_core.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v" 92 0 0 } } { "hello_adc.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 44 0 0 } } { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 157 0 0 } } { "hello-adc.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf" { { 96 1208 1416 336 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699181470314 "|hello-adc|ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v" 108 0 0 } } { "hello_adc_adc_control_core.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v" 92 0 0 } } { "hello_adc.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 44 0 0 } } { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 157 0 0 } } { "hello-adc.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf" { { 96 1208 1416 336 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699181470314 "|hello-adc|ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1699181470314 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1699181470314 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|wire_pll7_clk\[0\] " "Synthesized away node \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|wire_pll7_clk\[0\]\"" {  } { { "hello_adc_altpll.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v" 193 -1 0 } } { "hello_adc_altpll.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v" 295 0 0 } } { "hello_adc.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 71 0 0 } } { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 157 0 0 } } { "hello-adc.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf" { { 96 1208 1416 336 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699181470472 "|hello-adc|ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1|pll7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1699181470472 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1699181470472 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "89 " "89 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699181470673 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/output_files/Quartus.map.smsg " "Generated suppressed messages file /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/output_files/Quartus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181470695 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699181470768 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181470768 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "hello-adc.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf" { { 120 776 944 136 "ADC_CLK_10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699181470808 "|hello-adc|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "hello-adc.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf" { { 136 760 944 152 "MAX10_CLK1_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699181470808 "|hello-adc|MAX10_CLK1_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699181470808 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699181470808 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699181470808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699181470808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699181470825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  5 11:51:10 2023 " "Processing ended: Sun Nov  5 11:51:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699181470825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699181470825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699181470825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181470825 ""}
