

================================================================
== Vitis HLS Report for 'decision_function'
================================================================
* Date:           Sat Feb 17 17:32:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  3.878 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     243|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      51|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|     294|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1200|  1920|  484800|  242400|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+----+---+----+-----+
    |      Instance     |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+----------------+---------+----+---+----+-----+
    |mux_104_28_1_1_U1  |mux_104_28_1_1  |        0|   0|  0|  51|    0|
    +-------------------+----------------+---------+----+---+----+-----+
    |Total              |                |        0|   0|  0|  51|    0|
    +-------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |and_ln73_10_fu_276_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln73_1_fu_192_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln73_2_fu_204_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln73_3_fu_222_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln73_4_fu_228_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln73_5_fu_246_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln73_6_fu_264_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln73_7_fu_282_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln73_8_fu_186_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln73_9_fu_240_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln73_fu_174_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln75_1_fu_258_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln75_fu_216_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1652_1_fu_126_p2  |      icmp|   0|  0|  18|          28|          12|
    |icmp_ln1652_2_fu_132_p2  |      icmp|   0|  0|  18|          28|          11|
    |icmp_ln1652_3_fu_138_p2  |      icmp|   0|  0|  18|          28|          19|
    |icmp_ln1652_4_fu_144_p2  |      icmp|   0|  0|  18|          28|          12|
    |icmp_ln1652_5_fu_150_p2  |      icmp|   0|  0|  18|          28|          11|
    |icmp_ln1652_6_fu_156_p2  |      icmp|   0|  0|  18|          28|           6|
    |icmp_ln1652_7_fu_162_p2  |      icmp|   0|  0|  18|          28|          20|
    |icmp_ln1652_8_fu_168_p2  |      icmp|   0|  0|  18|          28|          20|
    |icmp_ln1652_fu_120_p2    |      icmp|   0|  0|  18|          28|           8|
    |or_ln88_1_fu_294_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln88_2_fu_300_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln88_3_fu_306_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln88_4_fu_312_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln88_5_fu_318_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln88_6_fu_324_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln88_fu_288_p2        |        or|   0|  0|   2|           1|           1|
    |agg_result_fu_412_p11    |    select|   0|  0|   4|           1|           4|
    |select_ln89_1_fu_348_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln89_2_fu_360_p3  |    select|   0|  0|   4|           1|           3|
    |select_ln89_3_fu_368_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln89_4_fu_376_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln89_5_fu_384_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln89_6_fu_396_p3  |    select|   0|  0|   5|           1|           4|
    |select_ln89_fu_340_p3    |    select|   0|  0|   3|           1|           2|
    |xor_ln75_1_fu_198_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln75_2_fu_210_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln75_3_fu_234_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln75_4_fu_252_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln75_5_fu_270_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln75_fu_180_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln89_fu_330_p2       |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 243|         288|         176|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  decision_function|  return value|
|ap_return  |  out|   28|  ap_ctrl_hs|  decision_function|  return value|
|p_read1    |   in|   28|     ap_none|            p_read1|        scalar|
|p_read2    |   in|   28|     ap_none|            p_read2|        scalar|
|p_read3    |   in|   28|     ap_none|            p_read3|        scalar|
|p_read4    |   in|   28|     ap_none|            p_read4|        scalar|
|p_read5    |   in|   28|     ap_none|            p_read5|        scalar|
|p_read6    |   in|   28|     ap_none|            p_read6|        scalar|
|p_read7    |   in|   28|     ap_none|            p_read7|        scalar|
+-----------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.87>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln52 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:52]   --->   Operation 2 'specpipeline' 'specpipeline_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %p_read7"   --->   Operation 3 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_1 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %p_read6"   --->   Operation 4 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_2 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %p_read5"   --->   Operation 5 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_3 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %p_read4"   --->   Operation 6 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read33 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %p_read3"   --->   Operation 7 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read22 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %p_read2"   --->   Operation 8 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read11 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %p_read1"   --->   Operation 9 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.12ns)   --->   "%icmp_ln1652 = icmp_slt  i28 %p_read22, i28 268435354"   --->   Operation 10 'icmp' 'icmp_ln1652' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.12ns)   --->   "%icmp_ln1652_1 = icmp_slt  i28 %p_read, i28 3488"   --->   Operation 11 'icmp' 'icmp_ln1652_1' <Predicate = (icmp_ln1652 & or_ln88_1 & or_ln88_2 & or_ln88_3 & or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.12ns)   --->   "%icmp_ln1652_2 = icmp_slt  i28 %p_read_2, i28 1178"   --->   Operation 12 'icmp' 'icmp_ln1652_2' <Predicate = (icmp_ln1652 & or_ln88_1 & or_ln88_2 & or_ln88_3 & or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.12ns)   --->   "%icmp_ln1652_3 = icmp_slt  i28 %p_read11, i28 268231041"   --->   Operation 13 'icmp' 'icmp_ln1652_3' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.12ns)   --->   "%icmp_ln1652_4 = icmp_slt  i28 %p_read, i28 3011"   --->   Operation 14 'icmp' 'icmp_ln1652_4' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.12ns)   --->   "%icmp_ln1652_5 = icmp_slt  i28 %p_read33, i28 1895"   --->   Operation 15 'icmp' 'icmp_ln1652_5' <Predicate = (or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.12ns)   --->   "%icmp_ln1652_6 = icmp_slt  i28 %p_read_1, i28 268435431"   --->   Operation 16 'icmp' 'icmp_ln1652_6' <Predicate = (or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.12ns)   --->   "%icmp_ln1652_7 = icmp_slt  i28 %p_read_2, i28 268156084"   --->   Operation 17 'icmp' 'icmp_ln1652_7' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.12ns)   --->   "%icmp_ln1652_8 = icmp_slt  i28 %p_read_3, i28 268171495"   --->   Operation 18 'icmp' 'icmp_ln1652_8' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.33ns)   --->   "%and_ln73 = and i1 %icmp_ln1652_1, i1 %icmp_ln1652" [firmware/BDT.h:73]   --->   Operation 19 'and' 'and_ln73' <Predicate = (icmp_ln1652 & or_ln88_1 & or_ln88_2 & or_ln88_3 & or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_1)   --->   "%xor_ln75 = xor i1 %icmp_ln1652_1, i1 1" [firmware/BDT.h:75]   --->   Operation 20 'xor' 'xor_ln75' <Predicate = (icmp_ln1652 & or_ln88_1 & or_ln88_2 & or_ln88_3 & or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_1)   --->   "%and_ln73_8 = and i1 %icmp_ln1652_2, i1 %xor_ln75" [firmware/BDT.h:73]   --->   Operation 21 'and' 'and_ln73_8' <Predicate = (icmp_ln1652 & or_ln88_1 & or_ln88_2 & or_ln88_3 & or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_1)   --->   "%and_ln73_1 = and i1 %and_ln73_8, i1 %icmp_ln1652" [firmware/BDT.h:73]   --->   Operation 22 'and' 'and_ln73_1' <Predicate = (icmp_ln1652 & or_ln88_1 & or_ln88_2 & or_ln88_3 & or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.33ns)   --->   "%xor_ln75_1 = xor i1 %icmp_ln1652, i1 1" [firmware/BDT.h:75]   --->   Operation 23 'xor' 'xor_ln75_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_1)   --->   "%and_ln73_2 = and i1 %icmp_ln1652_3, i1 %xor_ln75_1" [firmware/BDT.h:73]   --->   Operation 24 'and' 'and_ln73_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node and_ln75)   --->   "%xor_ln75_2 = xor i1 %icmp_ln1652_3, i1 1" [firmware/BDT.h:75]   --->   Operation 25 'xor' 'xor_ln75_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln75 = and i1 %xor_ln75_2, i1 %xor_ln75_1" [firmware/BDT.h:75]   --->   Operation 26 'and' 'and_ln75' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.33ns)   --->   "%and_ln73_3 = and i1 %icmp_ln1652_4, i1 %and_ln75" [firmware/BDT.h:73]   --->   Operation 27 'and' 'and_ln73_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_2)   --->   "%and_ln73_4 = and i1 %icmp_ln1652_5, i1 %and_ln73_3" [firmware/BDT.h:73]   --->   Operation 28 'and' 'and_ln73_4' <Predicate = (or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_5)   --->   "%xor_ln75_3 = xor i1 %icmp_ln1652_5, i1 1" [firmware/BDT.h:75]   --->   Operation 29 'xor' 'xor_ln75_3' <Predicate = (or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_5)   --->   "%and_ln73_9 = and i1 %icmp_ln1652_6, i1 %xor_ln75_3" [firmware/BDT.h:73]   --->   Operation 30 'and' 'and_ln73_9' <Predicate = (or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_5)   --->   "%and_ln73_5 = and i1 %and_ln73_9, i1 %and_ln73_3" [firmware/BDT.h:73]   --->   Operation 31 'and' 'and_ln73_5' <Predicate = (or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln75_1)   --->   "%xor_ln75_4 = xor i1 %icmp_ln1652_4, i1 1" [firmware/BDT.h:75]   --->   Operation 32 'xor' 'xor_ln75_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln75_1 = and i1 %and_ln75, i1 %xor_ln75_4" [firmware/BDT.h:75]   --->   Operation 33 'and' 'and_ln75_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln88_5)   --->   "%and_ln73_6 = and i1 %icmp_ln1652_7, i1 %and_ln75_1" [firmware/BDT.h:73]   --->   Operation 34 'and' 'and_ln73_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln75_5 = xor i1 %icmp_ln1652_7, i1 1" [firmware/BDT.h:75]   --->   Operation 35 'xor' 'xor_ln75_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln73_10 = and i1 %icmp_ln1652_8, i1 %xor_ln75_5" [firmware/BDT.h:73]   --->   Operation 36 'and' 'and_ln73_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln73_7 = and i1 %and_ln73_10, i1 %and_ln75_1" [firmware/BDT.h:73]   --->   Operation 37 'and' 'and_ln73_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_1)   --->   "%or_ln88 = or i1 %and_ln73, i1 %and_ln73_1" [firmware/BDT.h:88]   --->   Operation 38 'or' 'or_ln88' <Predicate = (icmp_ln1652 & or_ln88_1 & or_ln88_2 & or_ln88_3 & or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln88_1 = or i1 %icmp_ln1652, i1 %and_ln73_2" [firmware/BDT.h:88]   --->   Operation 39 'or' 'or_ln88_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln88_2 = or i1 %or_ln88_1, i1 %and_ln73_4" [firmware/BDT.h:88]   --->   Operation 40 'or' 'or_ln88_2' <Predicate = (or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_5)   --->   "%or_ln88_3 = or i1 %or_ln88_2, i1 %and_ln73_5" [firmware/BDT.h:88]   --->   Operation 41 'or' 'or_ln88_3' <Predicate = (or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.33ns)   --->   "%or_ln88_4 = or i1 %or_ln88_1, i1 %and_ln73_3" [firmware/BDT.h:88]   --->   Operation 42 'or' 'or_ln88_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln88_5 = or i1 %or_ln88_4, i1 %and_ln73_6" [firmware/BDT.h:88]   --->   Operation 43 'or' 'or_ln88_5' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln88_6 = or i1 %or_ln88_5, i1 %and_ln73_7" [firmware/BDT.h:88]   --->   Operation 44 'or' 'or_ln88_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_1)   --->   "%xor_ln89 = xor i1 %and_ln73, i1 1" [firmware/BDT.h:89]   --->   Operation 45 'xor' 'xor_ln89' <Predicate = (or_ln88 & icmp_ln1652 & or_ln88_1 & or_ln88_2 & or_ln88_3 & or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_1)   --->   "%zext_ln89 = zext i1 %xor_ln89" [firmware/BDT.h:89]   --->   Operation 46 'zext' 'zext_ln89' <Predicate = (or_ln88 & icmp_ln1652 & or_ln88_1 & or_ln88_2 & or_ln88_3 & or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_1)   --->   "%select_ln89 = select i1 %or_ln88, i2 %zext_ln89, i2 2" [firmware/BDT.h:89]   --->   Operation 47 'select' 'select_ln89' <Predicate = (icmp_ln1652 & or_ln88_1 & or_ln88_2 & or_ln88_3 & or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln89_1 = select i1 %icmp_ln1652, i2 %select_ln89, i2 3" [firmware/BDT.h:89]   --->   Operation 48 'select' 'select_ln89_1' <Predicate = (or_ln88_1 & or_ln88_2 & or_ln88_3 & or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_3)   --->   "%zext_ln89_1 = zext i2 %select_ln89_1" [firmware/BDT.h:89]   --->   Operation 49 'zext' 'zext_ln89_1' <Predicate = (or_ln88_1 & or_ln88_2 & or_ln88_3 & or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_3)   --->   "%select_ln89_2 = select i1 %or_ln88_1, i3 %zext_ln89_1, i3 4" [firmware/BDT.h:89]   --->   Operation 50 'select' 'select_ln89_2' <Predicate = (or_ln88_2 & or_ln88_3 & or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.19ns) (out node of the LUT)   --->   "%select_ln89_3 = select i1 %or_ln88_2, i3 %select_ln89_2, i3 5" [firmware/BDT.h:89]   --->   Operation 51 'select' 'select_ln89_3' <Predicate = (or_ln88_3 & or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 0.19> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_5)   --->   "%select_ln89_4 = select i1 %or_ln88_3, i3 %select_ln89_3, i3 6" [firmware/BDT.h:89]   --->   Operation 52 'select' 'select_ln89_4' <Predicate = (or_ln88_4 & or_ln88_5 & or_ln88_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln89_5 = select i1 %or_ln88_4, i3 %select_ln89_4, i3 7" [firmware/BDT.h:89]   --->   Operation 53 'select' 'select_ln89_5' <Predicate = (or_ln88_5 & or_ln88_6)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%zext_ln89_2 = zext i3 %select_ln89_5" [firmware/BDT.h:89]   --->   Operation 54 'zext' 'zext_ln89_2' <Predicate = (or_ln88_5 & or_ln88_6)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln89_6 = select i1 %or_ln88_5, i4 %zext_ln89_2, i4 8" [firmware/BDT.h:89]   --->   Operation 55 'select' 'select_ln89_6' <Predicate = (or_ln88_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln89_7 = select i1 %or_ln88_6, i4 %select_ln89_6, i4 9" [firmware/BDT.h:89]   --->   Operation 56 'select' 'select_ln89_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.87ns) (out node of the LUT)   --->   "%agg_result = mux i28 @_ssdm_op_Mux.ap_auto.10i28.i4, i28 43, i28 268435447, i28 23, i28 23, i28 41, i28 16, i28 268435455, i28 13, i28 9, i28 268435447, i4 %select_ln89_7" [firmware/BDT.h:89]   --->   Operation 57 'mux' 'agg_result' <Predicate = true> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln93 = ret i28 %agg_result" [firmware/BDT.h:93]   --->   Operation 58 'ret' 'ret_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln52 (specpipeline) [ 00]
p_read            (read        ) [ 00]
p_read_1          (read        ) [ 00]
p_read_2          (read        ) [ 00]
p_read_3          (read        ) [ 00]
p_read33          (read        ) [ 00]
p_read22          (read        ) [ 00]
p_read11          (read        ) [ 00]
icmp_ln1652       (icmp        ) [ 01]
icmp_ln1652_1     (icmp        ) [ 00]
icmp_ln1652_2     (icmp        ) [ 00]
icmp_ln1652_3     (icmp        ) [ 00]
icmp_ln1652_4     (icmp        ) [ 00]
icmp_ln1652_5     (icmp        ) [ 00]
icmp_ln1652_6     (icmp        ) [ 00]
icmp_ln1652_7     (icmp        ) [ 00]
icmp_ln1652_8     (icmp        ) [ 00]
and_ln73          (and         ) [ 00]
xor_ln75          (xor         ) [ 00]
and_ln73_8        (and         ) [ 00]
and_ln73_1        (and         ) [ 00]
xor_ln75_1        (xor         ) [ 00]
and_ln73_2        (and         ) [ 00]
xor_ln75_2        (xor         ) [ 00]
and_ln75          (and         ) [ 00]
and_ln73_3        (and         ) [ 00]
and_ln73_4        (and         ) [ 00]
xor_ln75_3        (xor         ) [ 00]
and_ln73_9        (and         ) [ 00]
and_ln73_5        (and         ) [ 00]
xor_ln75_4        (xor         ) [ 00]
and_ln75_1        (and         ) [ 00]
and_ln73_6        (and         ) [ 00]
xor_ln75_5        (xor         ) [ 00]
and_ln73_10       (and         ) [ 00]
and_ln73_7        (and         ) [ 00]
or_ln88           (or          ) [ 01]
or_ln88_1         (or          ) [ 01]
or_ln88_2         (or          ) [ 01]
or_ln88_3         (or          ) [ 01]
or_ln88_4         (or          ) [ 01]
or_ln88_5         (or          ) [ 01]
or_ln88_6         (or          ) [ 01]
xor_ln89          (xor         ) [ 00]
zext_ln89         (zext        ) [ 00]
select_ln89       (select      ) [ 00]
select_ln89_1     (select      ) [ 00]
zext_ln89_1       (zext        ) [ 00]
select_ln89_2     (select      ) [ 00]
select_ln89_3     (select      ) [ 00]
select_ln89_4     (select      ) [ 00]
select_ln89_5     (select      ) [ 00]
zext_ln89_2       (zext        ) [ 00]
select_ln89_6     (select      ) [ 00]
select_ln89_7     (select      ) [ 00]
agg_result        (mux         ) [ 00]
ret_ln93          (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10i28.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="28" slack="0"/>
<pin id="80" dir="0" index="1" bw="28" slack="0"/>
<pin id="81" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_1_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="28" slack="0"/>
<pin id="86" dir="0" index="1" bw="28" slack="0"/>
<pin id="87" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_2_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="28" slack="0"/>
<pin id="92" dir="0" index="1" bw="28" slack="0"/>
<pin id="93" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_3_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="28" slack="0"/>
<pin id="98" dir="0" index="1" bw="28" slack="0"/>
<pin id="99" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read33_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="28" slack="0"/>
<pin id="104" dir="0" index="1" bw="28" slack="0"/>
<pin id="105" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read33/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read22_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="28" slack="0"/>
<pin id="110" dir="0" index="1" bw="28" slack="0"/>
<pin id="111" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read11_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="28" slack="0"/>
<pin id="116" dir="0" index="1" bw="28" slack="0"/>
<pin id="117" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read11/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln1652_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="28" slack="0"/>
<pin id="122" dir="0" index="1" bw="28" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1652/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln1652_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="28" slack="0"/>
<pin id="128" dir="0" index="1" bw="28" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1652_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln1652_2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="28" slack="0"/>
<pin id="134" dir="0" index="1" bw="28" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1652_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln1652_3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="28" slack="0"/>
<pin id="140" dir="0" index="1" bw="28" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1652_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln1652_4_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="28" slack="0"/>
<pin id="146" dir="0" index="1" bw="28" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1652_4/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln1652_5_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="28" slack="0"/>
<pin id="152" dir="0" index="1" bw="28" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1652_5/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln1652_6_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="28" slack="0"/>
<pin id="158" dir="0" index="1" bw="28" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1652_6/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln1652_7_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="28" slack="0"/>
<pin id="164" dir="0" index="1" bw="28" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1652_7/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln1652_8_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="28" slack="0"/>
<pin id="170" dir="0" index="1" bw="28" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1652_8/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="and_ln73_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="xor_ln75_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="and_ln73_8_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_8/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="and_ln73_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="xor_ln75_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="and_ln73_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_2/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="xor_ln75_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="and_ln75_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln75/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="and_ln73_3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_3/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="and_ln73_4_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_4/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="xor_ln75_3_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_3/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="and_ln73_9_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_9/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="and_ln73_5_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_5/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln75_4_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_4/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="and_ln75_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln75_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="and_ln73_6_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_6/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="xor_ln75_5_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_5/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="and_ln73_10_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_10/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="and_ln73_7_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_7/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="or_ln88_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="or_ln88_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="or_ln88_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_2/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="or_ln88_3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_3/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="or_ln88_4_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_4/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="or_ln88_5_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_5/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="or_ln88_6_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_6/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="xor_ln89_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln89/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln89_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln89_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="2" slack="0"/>
<pin id="343" dir="0" index="2" bw="2" slack="0"/>
<pin id="344" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln89_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="2" slack="0"/>
<pin id="351" dir="0" index="2" bw="2" slack="0"/>
<pin id="352" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln89_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_1/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln89_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="3" slack="0"/>
<pin id="363" dir="0" index="2" bw="3" slack="0"/>
<pin id="364" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_2/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln89_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="3" slack="0"/>
<pin id="371" dir="0" index="2" bw="3" slack="0"/>
<pin id="372" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_3/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="select_ln89_4_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="3" slack="0"/>
<pin id="379" dir="0" index="2" bw="3" slack="0"/>
<pin id="380" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_4/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="select_ln89_5_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="3" slack="0"/>
<pin id="387" dir="0" index="2" bw="3" slack="0"/>
<pin id="388" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_5/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln89_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_2/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="select_ln89_6_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="4" slack="0"/>
<pin id="399" dir="0" index="2" bw="4" slack="0"/>
<pin id="400" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_6/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln89_7_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="4" slack="0"/>
<pin id="407" dir="0" index="2" bw="4" slack="0"/>
<pin id="408" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_7/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="agg_result_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="28" slack="0"/>
<pin id="414" dir="0" index="1" bw="7" slack="0"/>
<pin id="415" dir="0" index="2" bw="5" slack="0"/>
<pin id="416" dir="0" index="3" bw="6" slack="0"/>
<pin id="417" dir="0" index="4" bw="6" slack="0"/>
<pin id="418" dir="0" index="5" bw="7" slack="0"/>
<pin id="419" dir="0" index="6" bw="6" slack="0"/>
<pin id="420" dir="0" index="7" bw="1" slack="0"/>
<pin id="421" dir="0" index="8" bw="5" slack="0"/>
<pin id="422" dir="0" index="9" bw="5" slack="0"/>
<pin id="423" dir="0" index="10" bw="5" slack="0"/>
<pin id="424" dir="0" index="11" bw="4" slack="0"/>
<pin id="425" dir="1" index="12" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="agg_result/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="108" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="78" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="90" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="114" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="78" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="102" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="84" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="90" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="96" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="126" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="120" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="126" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="132" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="120" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="120" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="138" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="198" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="138" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="198" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="144" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="150" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="150" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="156" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="222" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="144" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="216" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="162" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="162" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="168" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="270" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="258" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="174" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="192" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="120" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="204" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="228" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="246" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="294" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="222" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="264" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="282" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="174" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="42" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="288" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="353"><net_src comp="120" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="340" pin="3"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="46" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="348" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="294" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="48" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="373"><net_src comp="300" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="360" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="50" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="381"><net_src comp="306" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="368" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="52" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="389"><net_src comp="312" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="376" pin="3"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="54" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="384" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="318" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="56" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="409"><net_src comp="324" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="396" pin="3"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="58" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="426"><net_src comp="60" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="427"><net_src comp="62" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="428"><net_src comp="64" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="429"><net_src comp="66" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="430"><net_src comp="66" pin="0"/><net_sink comp="412" pin=4"/></net>

<net id="431"><net_src comp="68" pin="0"/><net_sink comp="412" pin=5"/></net>

<net id="432"><net_src comp="70" pin="0"/><net_sink comp="412" pin=6"/></net>

<net id="433"><net_src comp="72" pin="0"/><net_sink comp="412" pin=7"/></net>

<net id="434"><net_src comp="74" pin="0"/><net_sink comp="412" pin=8"/></net>

<net id="435"><net_src comp="76" pin="0"/><net_sink comp="412" pin=9"/></net>

<net id="436"><net_src comp="64" pin="0"/><net_sink comp="412" pin=10"/></net>

<net id="437"><net_src comp="404" pin="3"/><net_sink comp="412" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: decision_function : p_read1 | {1 }
	Port: decision_function : p_read2 | {1 }
	Port: decision_function : p_read3 | {1 }
	Port: decision_function : p_read4 | {1 }
	Port: decision_function : p_read5 | {1 }
	Port: decision_function : p_read6 | {1 }
	Port: decision_function : p_read7 | {1 }
  - Chain level:
	State 1
		and_ln73 : 1
		xor_ln75 : 1
		and_ln73_8 : 1
		and_ln73_1 : 1
		xor_ln75_1 : 1
		and_ln73_2 : 1
		xor_ln75_2 : 1
		and_ln75 : 1
		and_ln73_3 : 1
		and_ln73_4 : 1
		xor_ln75_3 : 1
		and_ln73_9 : 1
		and_ln73_5 : 1
		xor_ln75_4 : 1
		and_ln75_1 : 1
		and_ln73_6 : 1
		xor_ln75_5 : 1
		and_ln73_10 : 1
		and_ln73_7 : 1
		or_ln88 : 1
		or_ln88_1 : 1
		or_ln88_2 : 1
		or_ln88_3 : 1
		or_ln88_4 : 1
		or_ln88_5 : 1
		or_ln88_6 : 1
		xor_ln89 : 1
		zext_ln89 : 1
		select_ln89 : 1
		select_ln89_1 : 2
		zext_ln89_1 : 3
		select_ln89_2 : 4
		select_ln89_3 : 5
		select_ln89_4 : 6
		select_ln89_5 : 7
		zext_ln89_2 : 8
		select_ln89_6 : 9
		select_ln89_7 : 10
		agg_result : 11
		ret_ln93 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |  icmp_ln1652_fu_120  |    0    |    18   |
|          | icmp_ln1652_1_fu_126 |    0    |    18   |
|          | icmp_ln1652_2_fu_132 |    0    |    18   |
|          | icmp_ln1652_3_fu_138 |    0    |    18   |
|   icmp   | icmp_ln1652_4_fu_144 |    0    |    18   |
|          | icmp_ln1652_5_fu_150 |    0    |    18   |
|          | icmp_ln1652_6_fu_156 |    0    |    18   |
|          | icmp_ln1652_7_fu_162 |    0    |    18   |
|          | icmp_ln1652_8_fu_168 |    0    |    18   |
|----------|----------------------|---------|---------|
|    mux   |   agg_result_fu_412  |    0    |    51   |
|----------|----------------------|---------|---------|
|          |    and_ln73_fu_174   |    0    |    2    |
|          |   and_ln73_8_fu_186  |    0    |    2    |
|          |   and_ln73_1_fu_192  |    0    |    2    |
|          |   and_ln73_2_fu_204  |    0    |    2    |
|          |    and_ln75_fu_216   |    0    |    2    |
|          |   and_ln73_3_fu_222  |    0    |    2    |
|    and   |   and_ln73_4_fu_228  |    0    |    2    |
|          |   and_ln73_9_fu_240  |    0    |    2    |
|          |   and_ln73_5_fu_246  |    0    |    2    |
|          |   and_ln75_1_fu_258  |    0    |    2    |
|          |   and_ln73_6_fu_264  |    0    |    2    |
|          |  and_ln73_10_fu_276  |    0    |    2    |
|          |   and_ln73_7_fu_282  |    0    |    2    |
|----------|----------------------|---------|---------|
|          |  select_ln89_fu_340  |    0    |    2    |
|          | select_ln89_1_fu_348 |    0    |    2    |
|          | select_ln89_2_fu_360 |    0    |    3    |
|  select  | select_ln89_3_fu_368 |    0    |    3    |
|          | select_ln89_4_fu_376 |    0    |    3    |
|          | select_ln89_5_fu_384 |    0    |    3    |
|          | select_ln89_6_fu_396 |    0    |    4    |
|          | select_ln89_7_fu_404 |    0    |    4    |
|----------|----------------------|---------|---------|
|          |    xor_ln75_fu_180   |    0    |    2    |
|          |   xor_ln75_1_fu_198  |    0    |    2    |
|          |   xor_ln75_2_fu_210  |    0    |    2    |
|    xor   |   xor_ln75_3_fu_234  |    0    |    2    |
|          |   xor_ln75_4_fu_252  |    0    |    2    |
|          |   xor_ln75_5_fu_270  |    0    |    2    |
|          |    xor_ln89_fu_330   |    0    |    2    |
|----------|----------------------|---------|---------|
|          |    or_ln88_fu_288    |    0    |    2    |
|          |   or_ln88_1_fu_294   |    0    |    2    |
|          |   or_ln88_2_fu_300   |    0    |    2    |
|    or    |   or_ln88_3_fu_306   |    0    |    2    |
|          |   or_ln88_4_fu_312   |    0    |    2    |
|          |   or_ln88_5_fu_318   |    0    |    2    |
|          |   or_ln88_6_fu_324   |    0    |    2    |
|----------|----------------------|---------|---------|
|          |   p_read_read_fu_78  |    0    |    0    |
|          |  p_read_1_read_fu_84 |    0    |    0    |
|          |  p_read_2_read_fu_90 |    0    |    0    |
|   read   |  p_read_3_read_fu_96 |    0    |    0    |
|          | p_read33_read_fu_102 |    0    |    0    |
|          | p_read22_read_fu_108 |    0    |    0    |
|          | p_read11_read_fu_114 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln89_fu_336   |    0    |    0    |
|   zext   |  zext_ln89_1_fu_356  |    0    |    0    |
|          |  zext_ln89_2_fu_392  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   291   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   291  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   291  |
+-----------+--------+--------+
