{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670706200913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670706200931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 10 18:03:20 2022 " "Processing started: Sat Dec 10 18:03:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670706200931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706200931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706200931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670706201350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670706201351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-anode_common " "Found design unit 1: seg7-anode_common" {  } { { "seg7.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/seg7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706220802 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/seg7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706220802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706220802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-arch " "Found design unit 1: ram-arch" {  } { { "ram.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ram.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706220804 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706220804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706220804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-arch " "Found design unit 1: control_unit-arch" {  } { { "control_unit.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/control_unit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706220805 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706220805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706220805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-proc " "Found design unit 1: toplevel-proc" {  } { { "toplevel.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706220807 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706220807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706220807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-comb " "Found design unit 1: ula-comb" {  } { { "ula.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706220808 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706220808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706220808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-arch " "Found design unit 1: register_file-arch" {  } { { "register_file.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/register_file.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706220809 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706220809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706220809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file proc_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc_types " "Found design unit 1: proc_types" {  } { { "proc_types.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/proc_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706220810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706220810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file megaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 megaram-SYN " "Found design unit 1: megaram-SYN" {  } { { "megaram.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/megaram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706220811 ""} { "Info" "ISGN_ENTITY_NAME" "1 megaram " "Found entity 1: megaram" {  } { { "megaram.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/megaram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706220811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706220811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670706220895 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_out_debug toplevel.vhd(42) " "Verilog HDL or VHDL warning at toplevel.vhd(42): object \"state_out_debug\" assigned a value but never read" {  } { { "toplevel.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670706220898 "|toplevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_write toplevel.vhd(74) " "VHDL Process Statement warning at toplevel.vhd(74): signal \"pc_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "toplevel.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670706220899 "|toplevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetch_instr toplevel.vhd(81) " "VHDL Process Statement warning at toplevel.vhd(81): signal \"fetch_instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "toplevel.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670706220900 "|toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:disp0 " "Elaborating entity \"seg7\" for hierarchy \"seg7:disp0\"" {  } { { "toplevel.vhd" "disp0" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670706220927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control0 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control0\"" {  } { { "toplevel.vhd" "control0" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670706220935 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr control_unit.vhd(83) " "VHDL Process Statement warning at control_unit.vhd(83): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/control_unit.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670706220936 "|toplevel|control_unit:control0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram0 " "Elaborating entity \"ram\" for hierarchy \"ram:ram0\"" {  } { { "toplevel.vhd" "ram0" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670706220952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "megaram ram:ram0\|megaram:mega0 " "Elaborating entity \"megaram\" for hierarchy \"ram:ram0\|megaram:mega0\"" {  } { { "ram.vhd" "mega0" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ram.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670706220975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component\"" {  } { { "megaram.vhd" "altsyncram_component" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/megaram.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670706221095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component\"" {  } { { "megaram.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/megaram.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670706221111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./p1.hex " "Parameter \"init_file\" = \"./p1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PROG " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PROG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221112 ""}  } { { "megaram.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/megaram.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670706221112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7qr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7qr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7qr3 " "Found entity 1: altsyncram_7qr3" {  } { { "db/altsyncram_7qr3.tdf" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/db/altsyncram_7qr3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706221168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706221168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7qr3 ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component\|altsyncram_7qr3:auto_generated " "Elaborating entity \"altsyncram_7qr3\" for hierarchy \"ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component\|altsyncram_7qr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/op/Games/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670706221169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_05p2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_05p2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_05p2 " "Found entity 1: altsyncram_05p2" {  } { { "db/altsyncram_05p2.tdf" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/db/altsyncram_05p2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706221228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706221228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_05p2 ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component\|altsyncram_7qr3:auto_generated\|altsyncram_05p2:altsyncram1 " "Elaborating entity \"altsyncram_05p2\" for hierarchy \"ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component\|altsyncram_7qr3:auto_generated\|altsyncram_05p2:altsyncram1\"" {  } { { "db/altsyncram_7qr3.tdf" "altsyncram1" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/db/altsyncram_7qr3.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670706221229 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "p1.hex 16 10 " "Width of data items in \"p1.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 16 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 p1.hex " "Data at line (2) of memory initialization file \"p1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670706221239 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 p1.hex " "Data at line (3) of memory initialization file \"p1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670706221239 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 p1.hex " "Data at line (4) of memory initialization file \"p1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670706221239 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 p1.hex " "Data at line (5) of memory initialization file \"p1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670706221239 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 p1.hex " "Data at line (6) of memory initialization file \"p1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670706221239 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 p1.hex " "Data at line (7) of memory initialization file \"p1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670706221239 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 p1.hex " "Data at line (8) of memory initialization file \"p1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670706221239 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 p1.hex " "Data at line (9) of memory initialization file \"p1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670706221239 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 p1.hex " "Data at line (10) of memory initialization file \"p1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670706221239 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 p1.hex " "Data at line (11) of memory initialization file \"p1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670706221239 ""}  } { { "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1670706221239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component\|altsyncram_7qr3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component\|altsyncram_7qr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7qr3.tdf" "mgl_prim2" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/db/altsyncram_7qr3.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670706221524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component\|altsyncram_7qr3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component\|altsyncram_7qr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7qr3.tdf" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/db/altsyncram_7qr3.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670706221541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component\|altsyncram_7qr3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component\|altsyncram_7qr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1347571527 " "Parameter \"NODE_NAME\" = \"1347571527\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670706221541 ""}  } { { "db/altsyncram_7qr3.tdf" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/db/altsyncram_7qr3.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670706221541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component\|altsyncram_7qr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component\|altsyncram_7qr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/op/Games/quartus18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670706221840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component\|altsyncram_7qr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component\|altsyncram_7qr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/op/Games/quartus18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670706222143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component\|altsyncram_7qr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram:ram0\|megaram:mega0\|altsyncram:altsyncram_component\|altsyncram_7qr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/home/op/Games/quartus18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670706222430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula0 " "Elaborating entity \"ula\" for hierarchy \"ula:ula0\"" {  } { { "toplevel.vhd" "ula0" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670706222535 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] ula.vhd(21) " "Inferred latch for \"y\[0\]\" at ula.vhd(21)" {  } { { "ula.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706222536 "|toplevel|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] ula.vhd(21) " "Inferred latch for \"y\[1\]\" at ula.vhd(21)" {  } { { "ula.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706222537 "|toplevel|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] ula.vhd(21) " "Inferred latch for \"y\[2\]\" at ula.vhd(21)" {  } { { "ula.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706222537 "|toplevel|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] ula.vhd(21) " "Inferred latch for \"y\[3\]\" at ula.vhd(21)" {  } { { "ula.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706222537 "|toplevel|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] ula.vhd(21) " "Inferred latch for \"y\[4\]\" at ula.vhd(21)" {  } { { "ula.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706222537 "|toplevel|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] ula.vhd(21) " "Inferred latch for \"y\[5\]\" at ula.vhd(21)" {  } { { "ula.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706222537 "|toplevel|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] ula.vhd(21) " "Inferred latch for \"y\[6\]\" at ula.vhd(21)" {  } { { "ula.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706222537 "|toplevel|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] ula.vhd(21) " "Inferred latch for \"y\[7\]\" at ula.vhd(21)" {  } { { "ula.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706222537 "|toplevel|ula:ula0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:regfile0 " "Elaborating entity \"register_file\" for hierarchy \"register_file:regfile0\"" {  } { { "toplevel.vhd" "regfile0" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670706222542 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670706222947 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.10.19:03:51 Progress: Loading slda00c2e34/alt_sld_fab_wrapper_hw.tcl " "2022.12.10.19:03:51 Progress: Loading slda00c2e34/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706231163 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706235522 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706235815 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706237669 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706237984 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706238281 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706238595 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706238609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706238610 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670706239350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda00c2e34/alt_sld_fab.v" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706239899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706239899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706240107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706240107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706240108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706240108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706240295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706240295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706240511 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706240511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706240511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670706240699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706240699 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:ula0\|y\[6\] " "LATCH primitive \"ula:ula0\|y\[6\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670706242925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:ula0\|y\[7\] " "LATCH primitive \"ula:ula0\|y\[7\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670706242926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:ula0\|y\[0\] " "LATCH primitive \"ula:ula0\|y\[0\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670706242926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:ula0\|y\[1\] " "LATCH primitive \"ula:ula0\|y\[1\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670706242926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:ula0\|y\[2\] " "LATCH primitive \"ula:ula0\|y\[2\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670706242926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:ula0\|y\[3\] " "LATCH primitive \"ula:ula0\|y\[3\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670706242926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:ula0\|y\[4\] " "LATCH primitive \"ula:ula0\|y\[4\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670706242926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:ula0\|y\[5\] " "LATCH primitive \"ula:ula0\|y\[5\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "/home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670706242926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670706243859 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670706244617 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670706246807 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670706246807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "634 " "Implemented 634 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670706246962 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670706246962 ""} { "Info" "ICUT_CUT_TM_LCELLS" "562 " "Implemented 562 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670706246962 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670706246962 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670706246962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1027 " "Peak virtual memory: 1027 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670706246982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 10 18:04:06 2022 " "Processing ended: Sat Dec 10 18:04:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670706246982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670706246982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670706246982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670706246982 ""}
