Release 13.2 - Bitgen O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.2/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
<E:/Xilinx/13.2/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
E:\Xilinx\13.2\ISE_DS\ISE\;E:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Sun Jun 30 11:27:02 2013

E:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\bitgen.exe -w -g TdoPin:PULLNONE -g StartUpClk:JTAGCLK system.ncd 

Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable*              |
+----------------------+----------------------+
| DebugBitstream       | No*                  |
+----------------------+----------------------+
| ConfigRate           | 2*                   |
+----------------------+----------------------+
| StartupClk           | JtagClk              |
+----------------------+----------------------+
| CclkPin              | Pullup*              |
+----------------------+----------------------+
| DonePin              | Pullup*              |
+----------------------+----------------------+
| HswapenPin           | Pullup*              |
+----------------------+----------------------+
| M0Pin                | Pullup*              |
+----------------------+----------------------+
| M1Pin                | Pullup*              |
+----------------------+----------------------+
| M2Pin                | Pullup*              |
+----------------------+----------------------+
| ProgPin              | Pullup*              |
+----------------------+----------------------+
| InitPin              | Pullup*              |
+----------------------+----------------------+
| CsPin                | Pullup*              |
+----------------------+----------------------+
| DinPin               | Pullup*              |
+----------------------+----------------------+
| BusyPin              | Pullup*              |
+----------------------+----------------------+
| RdWrPin              | Pullup*              |
+----------------------+----------------------+
| TckPin               | Pullup*              |
+----------------------+----------------------+
| TdiPin               | Pullup*              |
+----------------------+----------------------+
| TdoPin               | Pullnone             |
+----------------------+----------------------+
| TmsPin               | Pullup*              |
+----------------------+----------------------+
| UnusedPin            | Pulldown*            |
+----------------------+----------------------+
| GWE_cycle            | 6*                   |
+----------------------+----------------------+
| GTS_cycle            | 5*                   |
+----------------------+----------------------+
| OverTempPowerDown    | Disable*             |
+----------------------+----------------------+
| LCK_cycle            | NoWait*              |
+----------------------+----------------------+
| Match_cycle          | 2                    |
+----------------------+----------------------+
| DONE_cycle           | 4*                   |
+----------------------+----------------------+
| Persist              | No*                  |
+----------------------+----------------------+
| DriveDone            | No*                  |
+----------------------+----------------------+
| DonePipe             | No*                  |
+----------------------+----------------------+
| Security             | None*                |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF*          |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| Encrypt              | No*                  |
+----------------------+----------------------+
| EncryptKeySelect     | bbram*               |
+----------------------+----------------------+
| Key0                 | pick*                |
+----------------------+----------------------+
| StartCBC             | pick*                |
+----------------------+----------------------+
| HKey                 | pick*                |
+----------------------+----------------------+
| KeyFile              | (Not Specified)*     |
+----------------------+----------------------+
| DCIUpdateMode        | Quiet*               |
+----------------------+----------------------+
| ConfigFallback       | Enable*              |
+----------------------+----------------------+
| SelectMAPAbort       | Enable*              |
+----------------------+----------------------+
| BPI_page_size        | 1*                   |
+----------------------+----------------------+
| BPI_1st_read_cycle   | 1*                   |
+----------------------+----------------------+
| next_config_addr     | None*                |
+----------------------+----------------------+
| DoneSignalsPowerDown | Disable*             |
+----------------------+----------------------+
| InitSignalsError     | Enable*              |
+----------------------+----------------------+
| ICAP_Encryption      | Disable*             |
+----------------------+----------------------+
| SysmonPartialReconfig | Disable*             |
+----------------------+----------------------+
| SecAll               | No*                  |
+----------------------+----------------------+
| SecError             | No*                  |
+----------------------+----------------------+
| SecStatus            | No*                  |
+----------------------+----------------------+
| JTAG_SysMon          | Enable*              |
+----------------------+----------------------+
| Disable_JTAG         | No*                  |
+----------------------+----------------------+
| Partial              | (Not Specified)*     |
+----------------------+----------------------+
| TIMER_CFG            | None*                |
+----------------------+----------------------+
| TIMER_USR            | None*                |
+----------------------+----------------------+
| USR_ACCESS           | None*                |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | No*                  |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

There were 1 CONFIG constraint(s) processed from system.pcf.

   CONFIG DCI_CASCADE = "36,35"

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_d
   qs[0].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[2].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[3].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[4].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[5].RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[5].RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[5].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.sta
   tus_ram.RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.sta
   tus_ram.RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[1].RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[1].RAM32M0_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[4].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[5].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[2].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[3].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1]
   .RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1]
   .RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0]
   .RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0]
   .RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:2045 - The MMCM_ADV block
   <clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst> has CLKOUT
   pins that do not drive the same kind of BUFFER load. Routing from the
   different buffer types will not be phase aligned. 
DRC detected 0 errors and 49 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
