Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Dec 11 14:45:08 2022
| Host         : EECS-DIGITAL-11 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file /tmp/tmp.UlnmaS/obj/synthrpt_report_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.061ns  (required time - arrival time)
  Source:                 eth_buffer/output_register.doutb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            transmit_buffer/output_register.doutb_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (eth_clk_clk_wiz_0 rise@140.000ns - vga_clk_clk_wiz_0 rise@138.462ns)
  Data Path Delay:        1.870ns  (logic 0.773ns (41.337%)  route 1.097ns (58.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 137.981 - 140.000 ) 
    Source Clock Delay      (SCD):    -1.562ns = ( 136.899 - 138.462 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                    138.462   138.462 r  
    E3                                                0.000   138.462 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   138.462    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   139.943 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584   140.527    clk_maker/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.111   135.416 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.803   136.219    clk_maker/vga_clk_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096   136.315 r  clk_maker/clkout2_buf/O
                         net (fo=470, unplaced)       0.584   136.899    eth_buffer/vga_clk
                         FDRE                                         r  eth_buffer/output_register.doutb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478   137.377 r  eth_buffer/output_register.doutb_reg_reg[3]/Q
                         net (fo=40, unplaced)        0.388   137.765    eth_buffer/Q[0]
                         LUT2 (Prop_lut2_I1_O)        0.295   138.060 r  eth_buffer/BRAM_reg_i_1__5/O
                         net (fo=106, unplaced)       0.709   138.769    transmit_buffer/SR[0]
                         FDRE                                         r  transmit_buffer/output_register.doutb_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_clk_wiz_0 rise edge)
                                                    140.000   140.000 r  
    E3                                                0.000   140.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   140.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   141.411 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   141.850    clk_maker/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381   136.470 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763   137.232    clk_maker/eth_clk_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   137.323 r  clk_maker/clkout1_buf/O
                         net (fo=1075, unplaced)      0.658   137.981    transmit_buffer/eth_clk
                         FDRE                                         r  transmit_buffer/output_register.doutb_reg_reg[10]/C
                         clock pessimism              0.485   138.467    
                         clock uncertainty           -0.201   138.265    
                         FDRE (Setup_fdre_C_R)       -0.557   137.708    transmit_buffer/output_register.doutb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        137.708    
                         arrival time                        -138.769    
  -------------------------------------------------------------------
                         slack                                 -1.061    




