#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sun Sep  9 17:19:51 2018
# Process ID: 13192
# Current directory: C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.runs/synth_1/top.vds
# Journal file: C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 337.039 ; gain = 83.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/top.v:23]
	Parameter NDATA bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data_mem_gen_0' [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.runs/synth_1/.Xil/Vivado-13192-DESKTOP-GJPCRJL/realtime/data_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'data_mem_gen_0' (1#1) [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.runs/synth_1/.Xil/Vivado-13192-DESKTOP-GJPCRJL/realtime/data_mem_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'databuffer' [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/databuffer.v:23]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[16] was removed.  [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/databuffer.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[15] in module databuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/databuffer.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[14] in module databuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/databuffer.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[13] in module databuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/databuffer.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[12] in module databuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/databuffer.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[11] in module databuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/databuffer.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[10] in module databuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/databuffer.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[9] in module databuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/databuffer.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[8] in module databuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/databuffer.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[7] in module databuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/databuffer.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[6] in module databuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/databuffer.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[5] in module databuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/databuffer.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[4] in module databuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/databuffer.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[3] in module databuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/databuffer.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[2] in module databuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/databuffer.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[1] in module databuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/databuffer.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[0] in module databuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/databuffer.v:42]
INFO: [Synth 8-256] done synthesizing module 'databuffer' (2#1) [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/databuffer.v:23]
INFO: [Synth 8-638] synthesizing module 'aescipher' [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:6]
INFO: [Synth 8-638] synthesizing module 'rounds' [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/rounds.v:3]
INFO: [Synth 8-638] synthesizing module 'KeyGeneration' [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/KeyGeneration.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/KeyGeneration.v:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/KeyGeneration.v:30]
WARNING: [Synth 8-567] referenced signal 'decrypt' should be on the sensitivity list [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/KeyGeneration.v:11]
INFO: [Synth 8-256] done synthesizing module 'KeyGeneration' (3#1) [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/KeyGeneration.v:3]
INFO: [Synth 8-638] synthesizing module 'subbytes' [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/subbytes.v:3]
INFO: [Synth 8-638] synthesizing module 'sbox' [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/sbox.v:23]
WARNING: [Synth 8-567] referenced signal 'decrypt' should be on the sensitivity list [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/sbox.v:32]
INFO: [Synth 8-256] done synthesizing module 'sbox' (4#1) [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/sbox.v:23]
INFO: [Synth 8-256] done synthesizing module 'subbytes' (5#1) [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/subbytes.v:3]
INFO: [Synth 8-638] synthesizing module 'shiftrow' [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/shiftrow.v:3]
INFO: [Synth 8-256] done synthesizing module 'shiftrow' (6#1) [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/shiftrow.v:3]
INFO: [Synth 8-638] synthesizing module 'mixcolumn' [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/mixcolumn.v:3]
INFO: [Synth 8-256] done synthesizing module 'mixcolumn' (7#1) [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/mixcolumn.v:3]
INFO: [Synth 8-256] done synthesizing module 'rounds' (8#1) [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/rounds.v:3]
INFO: [Synth 8-638] synthesizing module 'rounndlast' [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/rounndlast.v:3]
INFO: [Synth 8-256] done synthesizing module 'rounndlast' (9#1) [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/rounndlast.v:3]
WARNING: [Synth 8-3848] Net ready_o in module/entity aescipher does not have driver. [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:8]
WARNING: [Synth 8-3848] Net keyout13 in module/entity aescipher does not have driver. [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:19]
INFO: [Synth 8-256] done synthesizing module 'aescipher' (10#1) [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:6]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[127]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[126]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[125]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[124]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[123]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[122]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[121]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[120]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[119]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[118]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[117]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[116]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[115]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[114]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[113]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[112]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[111]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[110]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[109]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[108]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[107]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[106]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[105]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[104]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[103]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[102]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[101]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[100]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[99]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[98]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[97]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[96]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[95]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[94]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[93]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[92]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[91]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[90]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[89]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[88]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[87]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[86]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[85]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[84]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[83]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[82]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[81]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[80]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[79]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[78]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[77]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[76]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[75]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[74]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[73]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[72]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[71]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[70]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[69]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[68]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[67]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[66]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[65]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[64]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[63]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[62]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[61]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[60]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[59]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[58]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[57]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[56]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[55]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[54]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[53]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[52]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[51]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[50]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[49]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[48]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[47]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[46]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[45]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[44]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[43]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[42]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[41]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[40]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[39]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[38]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[37]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[36]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[35]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[34]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[33]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[32]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[31]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[30]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[29]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 436.875 ; gain = 183.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[127] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[126] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[125] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[124] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[123] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[122] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[121] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[120] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[119] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[118] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[117] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[116] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[115] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[114] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[113] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[112] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[111] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[110] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[109] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[108] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[107] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[106] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[105] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[104] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[103] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[102] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[101] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[100] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[99] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[98] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[97] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[96] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[95] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[94] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[93] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[92] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[91] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[90] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[89] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[88] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[87] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[86] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[85] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[84] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[83] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[82] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[81] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[80] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[79] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[78] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[77] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[76] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[75] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[74] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[73] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[72] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[71] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[70] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[69] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[68] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[67] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[66] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[65] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[64] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[63] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[62] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[61] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[60] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[59] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[58] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[57] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[56] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[55] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[54] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[53] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[52] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[51] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[50] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[49] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[48] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[47] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[46] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[45] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[44] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[43] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[42] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[41] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[40] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[39] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[38] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[37] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[36] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[35] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[34] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[33] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[32] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[31] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[30] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[29] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[28] to constant 0 [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/aescipher.v:36]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 436.875 ; gain = 183.109
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.runs/synth_1/.Xil/Vivado-13192-DESKTOP-GJPCRJL/dcp3/data_mem_gen_0_in_context.xdc] for cell 'DATA1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.runs/synth_1/.Xil/Vivado-13192-DESKTOP-GJPCRJL/dcp3/data_mem_gen_0_in_context.xdc] for cell 'DATA1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 784.063 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 792.773 ; gain = 539.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 792.773 ; gain = 539.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for DATA1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 792.773 ; gain = 539.008
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "RAM_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "dataOut" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element dataAddrCount_reg was removed.  [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'keyout_reg' [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/KeyGeneration.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg' [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/sbox.v:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 792.773 ; gain = 539.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |rounds         |          13|     11243|
|2     |aescipher__GC0 |           1|      3792|
|3     |top__GC0       |           1|      6089|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 29    
	   4 Input      8 Bit         XORs := 416   
+---Registers : 
	              128 Bit    Registers := 40    
	               32 Bit    Registers := 16    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  30 Input    128 Bit        Muxes := 14    
	   2 Input    128 Bit        Muxes := 54    
	   4 Input    128 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 544   
	  31 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module KeyGeneration__1 
Detailed RTL Component Info : 
+---Muxes : 
	  30 Input    128 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 1     
Module sbox__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module shiftrow__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module mixcolumn 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 32    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
Module rounds 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
Module KeyGeneration 
Detailed RTL Component Info : 
+---Muxes : 
	  30 Input    128 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 1     
Module sbox__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module shiftrow 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module rounndlast 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module aescipher 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module databuffer 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "DB1/dataOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "DB1/RAM_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB1/RAM_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB1/RAM_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB1/RAM_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB1/RAM_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB1/RAM_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB1/RAM_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB1/RAM_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB1/RAM_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB1/RAM_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB1/RAM_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB1/RAM_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB1/RAM_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB1/RAM_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB1/RAM_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB1/RAM_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element dataAddrCount_reg was removed.  [C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.srcs/sources_1/new/top.v:42]
INFO: [Synth 8-3886] merging instance 'rounds:/t0/keyout_reg[21]' (LD) to 'rounds:/t0/keyout_reg[110]'
WARNING: [Synth 8-3332] Sequential element (q0/c_reg[7]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q0/c_reg[6]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q0/c_reg[5]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q0/c_reg[4]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q0/c_reg[3]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q0/c_reg[2]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q0/c_reg[1]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q0/c_reg[0]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q1/c_reg[7]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q1/c_reg[6]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q1/c_reg[5]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q1/c_reg[4]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q1/c_reg[3]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q1/c_reg[2]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q1/c_reg[1]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q1/c_reg[0]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q2/c_reg[7]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q2/c_reg[6]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q2/c_reg[5]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q2/c_reg[4]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q2/c_reg[3]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q2/c_reg[2]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q2/c_reg[1]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q2/c_reg[0]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q3/c_reg[7]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q3/c_reg[6]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q3/c_reg[5]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q3/c_reg[4]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q3/c_reg[3]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q3/c_reg[2]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q3/c_reg[1]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q3/c_reg[0]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q4/c_reg[7]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q4/c_reg[6]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q4/c_reg[5]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q4/c_reg[4]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q4/c_reg[3]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q4/c_reg[2]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q4/c_reg[1]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q4/c_reg[0]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q5/c_reg[7]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q5/c_reg[6]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q5/c_reg[5]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q5/c_reg[4]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q5/c_reg[3]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q5/c_reg[2]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q5/c_reg[1]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q5/c_reg[0]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q6/c_reg[7]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q6/c_reg[6]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q6/c_reg[5]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q6/c_reg[4]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q6/c_reg[3]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q6/c_reg[2]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q6/c_reg[1]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q6/c_reg[0]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q7/c_reg[7]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q7/c_reg[6]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q7/c_reg[5]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q7/c_reg[4]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q7/c_reg[3]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q7/c_reg[2]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q7/c_reg[1]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q7/c_reg[0]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q8/c_reg[7]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q8/c_reg[6]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q8/c_reg[5]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q8/c_reg[4]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q8/c_reg[3]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q8/c_reg[2]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q8/c_reg[1]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q8/c_reg[0]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q9/c_reg[7]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q9/c_reg[6]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q9/c_reg[5]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q9/c_reg[4]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q9/c_reg[3]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q9/c_reg[2]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q9/c_reg[1]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q9/c_reg[0]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q10/c_reg[7]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q10/c_reg[6]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q10/c_reg[5]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q10/c_reg[4]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q10/c_reg[3]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q10/c_reg[2]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q10/c_reg[1]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q10/c_reg[0]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q11/c_reg[7]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q11/c_reg[6]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q11/c_reg[5]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q11/c_reg[4]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q11/c_reg[3]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q11/c_reg[2]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q11/c_reg[1]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q11/c_reg[0]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q12/c_reg[7]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q12/c_reg[6]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q12/c_reg[5]) is unused and will be removed from module subbytes__1.
WARNING: [Synth 8-3332] Sequential element (q12/c_reg[4]) is unused and will be removed from module subbytes__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[0]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[2] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[3]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[4]' (LD) to 'u1i_0/r14/t0/keyout_reg[5]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[5]' (LD) to 'u1i_0/r14/t0/keyout_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[11] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[12]' (LD) to 'u1i_0/r14/t0/keyout_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[13] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[14]' (LD) to 'u1i_0/r14/t0/keyout_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[15]' (LD) to 'u1i_0/r14/t0/keyout_reg[21]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[16]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[17] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[18]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[20] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[21]' (LD) to 'u1i_0/r14/t0/keyout_reg[22]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[22]' (LD) to 'u1i_0/r14/t0/keyout_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[23] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[24]' (LD) to 'u1i_0/r14/t0/keyout_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[28] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[29]' (LD) to 'u1i_0/r14/t0/keyout_reg[30]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[30]' (LD) to 'u1i_0/r14/t0/keyout_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[31] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[32]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[33]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[34]' (LD) to 'u1i_0/r14/t0/keyout_reg[36]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[35] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[36]' (LD) to 'u1i_0/r14/t0/keyout_reg[37]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[37]' (LD) to 'u1i_0/r14/t0/keyout_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[40] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[42] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[43]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[45] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[46]' (LD) to 'u1i_0/r14/t0/keyout_reg[47]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[47]' (LD) to 'u1i_0/r14/t0/keyout_reg[49]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[48]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[49]' (LD) to 'u1i_0/r14/t0/keyout_reg[52]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[50] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[51] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[52]' (LD) to 'u1i_0/r14/t0/keyout_reg[56]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[55] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[56]' (LD) to 'u1i_0/r14/t0/keyout_reg[57]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[57]' (LD) to 'u1i_0/r14/t0/keyout_reg[58]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[58]' (LD) to 'u1i_0/r14/t0/keyout_reg[60]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[59]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[60]' (LD) to 'u1i_0/r14/t0/keyout_reg[61]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[61]' (LD) to 'u1i_0/r14/t0/keyout_reg[67]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[64] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[65]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[66]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[67]' (LD) to 'u1i_0/r14/t0/keyout_reg[69]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[68] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[69]' (LD) to 'u1i_0/r14/t0/keyout_reg[70]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[70]' (LD) to 'u1i_0/r14/t0/keyout_reg[71]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[71]' (LD) to 'u1i_0/r14/t0/keyout_reg[72]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[72]' (LD) to 'u1i_0/r14/t0/keyout_reg[75]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[73]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[74]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[75]' (LD) to 'u1i_0/r14/t0/keyout_reg[76]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[76]' (LD) to 'u1i_0/r14/t0/keyout_reg[77]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[77]' (LD) to 'u1i_0/r14/t0/keyout_reg[78]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[78]' (LD) to 'u1i_0/r14/t0/keyout_reg[83]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[79] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[81] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[82]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[83]' (LD) to 'u1i_0/r14/t0/keyout_reg[88]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[87] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[88]' (LD) to 'u1i_0/r14/t0/keyout_reg[89]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[89]' (LD) to 'u1i_0/r14/t0/keyout_reg[91]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[90] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[91]' (LD) to 'u1i_0/r14/t0/keyout_reg[92]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[92]' (LD) to 'u1i_0/r14/t0/keyout_reg[93]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[93]' (LD) to 'u1i_0/r14/t0/keyout_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[94] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[95]' (LD) to 'u1i_0/r14/t0/keyout_reg[98]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[96]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[97]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[98]' (LD) to 'u1i_0/r14/t0/keyout_reg[99]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[99]' (LD) to 'u1i_0/r14/t0/keyout_reg[102]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[101] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[102]' (LD) to 'u1i_0/r14/t0/keyout_reg[103]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[103]' (LD) to 'u1i_0/r14/t0/keyout_reg[104]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[104]' (LD) to 'u1i_0/r14/t0/keyout_reg[107]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[105]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[106] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[107]' (LD) to 'u1i_0/r14/t0/keyout_reg[108]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[108]' (LD) to 'u1i_0/r14/t0/keyout_reg[109]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[109]' (LD) to 'u1i_0/r14/t0/keyout_reg[110]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[110]' (LD) to 'u1i_0/r14/t0/keyout_reg[114]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[113] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[114]' (LD) to 'u1i_0/r14/t0/keyout_reg[115]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[115]' (LD) to 'u1i_0/r14/t0/keyout_reg[116]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[116]' (LD) to 'u1i_0/r14/t0/keyout_reg[117]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[117]' (LD) to 'u1i_0/r14/t0/keyout_reg[118]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[118]' (LD) to 'u1i_0/r14/t0/keyout_reg[119]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[119]' (LD) to 'u1i_0/r14/t0/keyout_reg[122]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[121] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[122]' (LD) to 'u1i_0/r14/t0/keyout_reg[125]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[127] )
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[0]' (LD) to 'u1/r1/t0/keyout_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[1] )
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[2]' (LD) to 'u1/r1/t0/keyout_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[3] )
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[4]' (LD) to 'u1/r1/t0/keyout_reg[9]'
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[5]' (LD) to 'u1/r1/t0/keyout_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[6]' (LD) to 'u1/r1/t0/keyout_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[7]' (LD) to 'u1/r1/t0/keyout_reg[8]'
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[8]' (LD) to 'u1/r1/t0/keyout_reg[14]'
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[9]' (LD) to 'u1/r1/t0/keyout_reg[12]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[11] )
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[12]' (LD) to 'u1/r1/t0/keyout_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[13] )
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[14]' (LD) to 'u1/r1/t0/keyout_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[15]' (LD) to 'u1/r1/t0/keyout_reg[22]'
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[16]' (LD) to 'u1/r1/t0/keyout_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[17] )
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[18]' (LD) to 'u1/r1/t0/keyout_reg[28]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[20] )
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[22]' (LD) to 'u1/r1/t0/keyout_reg[23]'
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[23]' (LD) to 'u1/r1/t0/keyout_reg[24]'
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[24]' (LD) to 'u1/r1/t0/keyout_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[27] )
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[28]' (LD) to 'u1/r1/t0/keyout_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[29] )
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[30]' (LD) to 'u1/r1/t0/keyout_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[31]' (LD) to 'u1/r1/t0/keyout_reg[37]'
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[32]' (LD) to 'u1/r1/t0/keyout_reg[36]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[35] )
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[36]' (LD) to 'u1/r1/t0/keyout_reg[44]'
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[37]' (LD) to 'u1/r1/t0/keyout_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[38] )
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[39]' (LD) to 'u1/r1/t0/keyout_reg[40]'
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[40]' (LD) to 'u1/r1/t0/keyout_reg[45]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[42] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[43] )
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[44]' (LD) to 'u1/r1/t0/keyout_reg[51]'
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[45]' (LD) to 'u1/r1/t0/keyout_reg[49]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[48] )
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[49]' (LD) to 'u1/r1/t0/keyout_reg[50]'
INFO: [Synth 8-3886] merging instance 'u1/r1/t0/keyout_reg[50]' (LD) to 'u1/r1/t0/keyout_reg[54]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[67] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[73] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[83] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[94] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[98] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/r1 /\t0/keyout_reg[104] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/r1 /\t0/keyout_reg[105] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:02:05 . Memory (MB): peak = 1123.008 ; gain = 869.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|sbox        | c            | 256x8         | LUT            | 
|sbox        | c            | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|subbytes    | q0/c         | 256x8         | LUT            | 
|subbytes    | q0/c         | 256x8         | LUT            | 
|subbytes    | q1/c         | 256x8         | LUT            | 
|subbytes    | q1/c         | 256x8         | LUT            | 
|subbytes    | q2/c         | 256x8         | LUT            | 
|subbytes    | q2/c         | 256x8         | LUT            | 
|subbytes    | q3/c         | 256x8         | LUT            | 
|subbytes    | q3/c         | 256x8         | LUT            | 
|subbytes    | q4/c         | 256x8         | LUT            | 
|subbytes    | q4/c         | 256x8         | LUT            | 
|subbytes    | q5/c         | 256x8         | LUT            | 
|subbytes    | q5/c         | 256x8         | LUT            | 
|subbytes    | q6/c         | 256x8         | LUT            | 
|subbytes    | q6/c         | 256x8         | LUT            | 
|subbytes    | q7/c         | 256x8         | LUT            | 
|subbytes    | q7/c         | 256x8         | LUT            | 
|subbytes    | q8/c         | 256x8         | LUT            | 
|subbytes    | q8/c         | 256x8         | LUT            | 
|subbytes    | q9/c         | 256x8         | LUT            | 
|subbytes    | q9/c         | 256x8         | LUT            | 
|subbytes    | q10/c        | 256x8         | LUT            | 
|subbytes    | q10/c        | 256x8         | LUT            | 
|subbytes    | q11/c        | 256x8         | LUT            | 
|subbytes    | q11/c        | 256x8         | LUT            | 
|subbytes    | q12/c        | 256x8         | LUT            | 
|subbytes    | q12/c        | 256x8         | LUT            | 
|subbytes    | q13/c        | 256x8         | LUT            | 
|subbytes    | q13/c        | 256x8         | LUT            | 
|subbytes    | q14/c        | 256x8         | LUT            | 
|subbytes    | q14/c        | 256x8         | LUT            | 
|subbytes    | q16/c        | 256x8         | LUT            | 
|subbytes    | q16/c        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul11        | 256x8         | LUT            | 
|mixcolumn   | mul13        | 256x8         | LUT            | 
|mixcolumn   | mul9         | 256x8         | LUT            | 
|mixcolumn   | mul14        | 256x8         | LUT            | 
|mixcolumn   | mul3         | 256x8         | LUT            | 
|mixcolumn   | mul2         | 256x8         | LUT            | 
|top         | r14/t1/q0/c  | 256x8         | LUT            | 
|top         | r14/t1/q0/c  | 256x8         | LUT            | 
|top         | r14/t1/q1/c  | 256x8         | LUT            | 
|top         | r14/t1/q1/c  | 256x8         | LUT            | 
|top         | r14/t1/q2/c  | 256x8         | LUT            | 
|top         | r14/t1/q2/c  | 256x8         | LUT            | 
|top         | r14/t1/q3/c  | 256x8         | LUT            | 
|top         | r14/t1/q3/c  | 256x8         | LUT            | 
|top         | r14/t1/q4/c  | 256x8         | LUT            | 
|top         | r14/t1/q4/c  | 256x8         | LUT            | 
|top         | r14/t1/q5/c  | 256x8         | LUT            | 
|top         | r14/t1/q5/c  | 256x8         | LUT            | 
|top         | r14/t1/q6/c  | 256x8         | LUT            | 
|top         | r14/t1/q6/c  | 256x8         | LUT            | 
|top         | r14/t1/q7/c  | 256x8         | LUT            | 
|top         | r14/t1/q7/c  | 256x8         | LUT            | 
|top         | r14/t1/q8/c  | 256x8         | LUT            | 
|top         | r14/t1/q8/c  | 256x8         | LUT            | 
|top         | r14/t1/q9/c  | 256x8         | LUT            | 
|top         | r14/t1/q9/c  | 256x8         | LUT            | 
|top         | r14/t1/q10/c | 256x8         | LUT            | 
|top         | r14/t1/q10/c | 256x8         | LUT            | 
|top         | r14/t1/q13/c | 256x8         | LUT            | 
|top         | r14/t1/q16/c | 256x8         | LUT            | 
+------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |rounds         |           1|      7177|
|2     |aescipher__GC0 |           1|      2306|
|3     |top__GC0       |           1|      1658|
|4     |rounds__1      |           1|      7200|
|5     |rounds__2      |           1|      7191|
|6     |rounds__3      |           1|      7231|
|7     |rounds__4      |           1|      7203|
|8     |rounds__5      |           1|      7203|
|9     |rounds__6      |           1|      7793|
|10    |rounds__7      |           1|      7193|
|11    |rounds__8      |           1|      7187|
|12    |rounds__9      |           1|      7237|
|13    |rounds__10     |           1|      7205|
|14    |rounds__11     |           1|      7193|
|15    |rounds__12     |           1|      7201|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:02:19 . Memory (MB): peak = 1270.109 ; gain = 1016.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:20 . Memory (MB): peak = 1270.258 ; gain = 1016.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |rounds         |           1|      7177|
|2     |aescipher__GC0 |           1|      2306|
|3     |top__GC0       |           1|      1658|
|4     |rounds__1      |           1|      7200|
|5     |rounds__2      |           1|      7191|
|6     |rounds__3      |           1|      7231|
|7     |rounds__4      |           1|      7203|
|8     |rounds__5      |           1|      7203|
|9     |rounds__6      |           1|      7793|
|10    |rounds__7      |           1|      7193|
|11    |rounds__8      |           1|      7187|
|12    |rounds__9      |           1|      7237|
|13    |rounds__10     |           1|      7205|
|14    |rounds__11     |           1|      7193|
|15    |rounds__12     |           1|      7201|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:02:35 . Memory (MB): peak = 1292.063 ; gain = 1038.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:12 ; elapsed = 00:02:39 . Memory (MB): peak = 1292.063 ; gain = 1038.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:12 ; elapsed = 00:02:39 . Memory (MB): peak = 1292.063 ; gain = 1038.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:15 ; elapsed = 00:02:42 . Memory (MB): peak = 1292.063 ; gain = 1038.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:16 ; elapsed = 00:02:43 . Memory (MB): peak = 1292.063 ; gain = 1038.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:20 ; elapsed = 00:02:47 . Memory (MB): peak = 1292.063 ; gain = 1038.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:20 ; elapsed = 00:02:47 . Memory (MB): peak = 1292.063 ; gain = 1038.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |data_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |data_mem_gen_0 |     1|
|2     |BUFG           |     1|
|3     |LUT1           |     2|
|4     |LUT2           |   118|
|5     |LUT3           |  4174|
|6     |LUT4           |  2580|
|7     |LUT5           |  3716|
|8     |LUT6           | 17516|
|9     |MUXF7          |  7310|
|10    |MUXF8          |  2496|
|11    |FDCE           |  5128|
|12    |FDRE           |   512|
|13    |IBUF           |     4|
|14    |OBUF           |   128|
|15    |OBUFT          |     1|
+------+---------------+------+

Report Instance Areas: 
+------+------------+--------------+------+
|      |Instance    |Module        |Cells |
+------+------------+--------------+------+
|1     |top         |              | 43718|
|2     |  DB1       |databuffer    |  1097|
|3     |  u1        |aescipher     | 42437|
|4     |    r1      |rounds        |  3067|
|5     |      t1    |subbytes_242  |   704|
|6     |        q0  |sbox_244      |    40|
|7     |        q1  |sbox_245      |    48|
|8     |        q10 |sbox_246      |    40|
|9     |        q11 |sbox_247      |    48|
|10    |        q12 |sbox_248      |    40|
|11    |        q13 |sbox_249      |    48|
|12    |        q14 |sbox_250      |    40|
|13    |        q16 |sbox_251      |    48|
|14    |        q2  |sbox_252      |    40|
|15    |        q3  |sbox_253      |    48|
|16    |        q4  |sbox_254      |    40|
|17    |        q5  |sbox_255      |    48|
|18    |        q6  |sbox_256      |    40|
|19    |        q7  |sbox_257      |    48|
|20    |        q8  |sbox_258      |    40|
|21    |        q9  |sbox_259      |    48|
|22    |      t3    |mixcolumn_243 |   244|
|23    |    r10     |rounds_0      |  3170|
|24    |      t1    |subbytes_224  |   704|
|25    |        q0  |sbox_226      |    40|
|26    |        q1  |sbox_227      |    48|
|27    |        q10 |sbox_228      |    40|
|28    |        q11 |sbox_229      |    48|
|29    |        q12 |sbox_230      |    40|
|30    |        q13 |sbox_231      |    48|
|31    |        q14 |sbox_232      |    40|
|32    |        q16 |sbox_233      |    48|
|33    |        q2  |sbox_234      |    40|
|34    |        q3  |sbox_235      |    48|
|35    |        q4  |sbox_236      |    40|
|36    |        q5  |sbox_237      |    48|
|37    |        q6  |sbox_238      |    40|
|38    |        q7  |sbox_239      |    48|
|39    |        q8  |sbox_240      |    40|
|40    |        q9  |sbox_241      |    48|
|41    |      t3    |mixcolumn_225 |   255|
|42    |    r11     |rounds_1      |  3145|
|43    |      t1    |subbytes_206  |   704|
|44    |        q0  |sbox_208      |    40|
|45    |        q1  |sbox_209      |    48|
|46    |        q10 |sbox_210      |    40|
|47    |        q11 |sbox_211      |    48|
|48    |        q12 |sbox_212      |    40|
|49    |        q13 |sbox_213      |    48|
|50    |        q14 |sbox_214      |    40|
|51    |        q16 |sbox_215      |    48|
|52    |        q2  |sbox_216      |    40|
|53    |        q3  |sbox_217      |    48|
|54    |        q4  |sbox_218      |    40|
|55    |        q5  |sbox_219      |    48|
|56    |        q6  |sbox_220      |    40|
|57    |        q7  |sbox_221      |    48|
|58    |        q8  |sbox_222      |    40|
|59    |        q9  |sbox_223      |    48|
|60    |      t3    |mixcolumn_207 |   252|
|61    |    r12     |rounds_2      |  3154|
|62    |      t1    |subbytes_188  |   704|
|63    |        q0  |sbox_190      |    40|
|64    |        q1  |sbox_191      |    48|
|65    |        q10 |sbox_192      |    40|
|66    |        q11 |sbox_193      |    48|
|67    |        q12 |sbox_194      |    40|
|68    |        q13 |sbox_195      |    48|
|69    |        q14 |sbox_196      |    40|
|70    |        q16 |sbox_197      |    48|
|71    |        q2  |sbox_198      |    40|
|72    |        q3  |sbox_199      |    48|
|73    |        q4  |sbox_200      |    40|
|74    |        q5  |sbox_201      |    48|
|75    |        q6  |sbox_202      |    40|
|76    |        q7  |sbox_203      |    48|
|77    |        q8  |sbox_204      |    40|
|78    |        q9  |sbox_205      |    48|
|79    |      t3    |mixcolumn_189 |   251|
|80    |    r13     |rounds_3      |  3305|
|81    |      t1    |subbytes_170  |  1034|
|82    |        q0  |sbox_172      |    62|
|83    |        q1  |sbox_173      |    72|
|84    |        q10 |sbox_174      |    63|
|85    |        q11 |sbox_175      |    74|
|86    |        q12 |sbox_176      |    61|
|87    |        q13 |sbox_177      |    72|
|88    |        q14 |sbox_178      |    61|
|89    |        q16 |sbox_179      |    72|
|90    |        q2  |sbox_180      |    63|
|91    |        q3  |sbox_181      |    54|
|92    |        q4  |sbox_182      |    64|
|93    |        q5  |sbox_183      |    52|
|94    |        q6  |sbox_184      |    60|
|95    |        q7  |sbox_185      |    74|
|96    |        q8  |sbox_186      |    61|
|97    |        q9  |sbox_187      |    69|
|98    |      t3    |mixcolumn_171 |   252|
|99    |    r14     |rounndlast    |  1153|
|100   |      t1    |subbytes_153  |  1153|
|101   |        q0  |sbox_154      |    96|
|102   |        q1  |sbox_155      |    55|
|103   |        q10 |sbox_156      |    96|
|104   |        q11 |sbox_157      |    45|
|105   |        q12 |sbox_158      |    96|
|106   |        q13 |sbox_159      |    60|
|107   |        q14 |sbox_160      |    96|
|108   |        q16 |sbox_161      |    45|
|109   |        q2  |sbox_162      |    96|
|110   |        q3  |sbox_163      |    35|
|111   |        q4  |sbox_164      |    96|
|112   |        q5  |sbox_165      |    40|
|113   |        q6  |sbox_166      |    96|
|114   |        q7  |sbox_167      |    50|
|115   |        q8  |sbox_168      |    96|
|116   |        q9  |sbox_169      |    55|
|117   |    r2      |rounds_4      |  3170|
|118   |      t1    |subbytes_135  |   704|
|119   |        q0  |sbox_137      |    40|
|120   |        q1  |sbox_138      |    48|
|121   |        q10 |sbox_139      |    40|
|122   |        q11 |sbox_140      |    48|
|123   |        q12 |sbox_141      |    40|
|124   |        q13 |sbox_142      |    48|
|125   |        q14 |sbox_143      |    40|
|126   |        q16 |sbox_144      |    48|
|127   |        q2  |sbox_145      |    40|
|128   |        q3  |sbox_146      |    48|
|129   |        q4  |sbox_147      |    40|
|130   |        q5  |sbox_148      |    48|
|131   |        q6  |sbox_149      |    40|
|132   |        q7  |sbox_150      |    48|
|133   |        q8  |sbox_151      |    40|
|134   |        q9  |sbox_152      |    48|
|135   |      t3    |mixcolumn_136 |   252|
|136   |    r3      |rounds_5      |  3148|
|137   |      t1    |subbytes_117  |   704|
|138   |        q0  |sbox_119      |    40|
|139   |        q1  |sbox_120      |    48|
|140   |        q10 |sbox_121      |    40|
|141   |        q11 |sbox_122      |    48|
|142   |        q12 |sbox_123      |    40|
|143   |        q13 |sbox_124      |    48|
|144   |        q14 |sbox_125      |    40|
|145   |        q16 |sbox_126      |    48|
|146   |        q2  |sbox_127      |    40|
|147   |        q3  |sbox_128      |    48|
|148   |        q4  |sbox_129      |    40|
|149   |        q5  |sbox_130      |    48|
|150   |        q6  |sbox_131      |    40|
|151   |        q7  |sbox_132      |    48|
|152   |        q8  |sbox_133      |    40|
|153   |        q9  |sbox_134      |    48|
|154   |      t3    |mixcolumn_118 |   248|
|155   |    r4      |rounds_6      |  3158|
|156   |      t1    |subbytes_99   |   704|
|157   |        q0  |sbox_101      |    40|
|158   |        q1  |sbox_102      |    48|
|159   |        q10 |sbox_103      |    40|
|160   |        q11 |sbox_104      |    48|
|161   |        q12 |sbox_105      |    40|
|162   |        q13 |sbox_106      |    48|
|163   |        q14 |sbox_107      |    40|
|164   |        q16 |sbox_108      |    48|
|165   |        q2  |sbox_109      |    40|
|166   |        q3  |sbox_110      |    48|
|167   |        q4  |sbox_111      |    40|
|168   |        q5  |sbox_112      |    48|
|169   |        q6  |sbox_113      |    40|
|170   |        q7  |sbox_114      |    48|
|171   |        q8  |sbox_115      |    40|
|172   |        q9  |sbox_116      |    48|
|173   |      t3    |mixcolumn_100 |   254|
|174   |    r5      |rounds_7      |  3150|
|175   |      t1    |subbytes_81   |   704|
|176   |        q0  |sbox_83       |    40|
|177   |        q1  |sbox_84       |    48|
|178   |        q10 |sbox_85       |    40|
|179   |        q11 |sbox_86       |    48|
|180   |        q12 |sbox_87       |    40|
|181   |        q13 |sbox_88       |    48|
|182   |        q14 |sbox_89       |    40|
|183   |        q16 |sbox_90       |    48|
|184   |        q2  |sbox_91       |    40|
|185   |        q3  |sbox_92       |    48|
|186   |        q4  |sbox_93       |    40|
|187   |        q5  |sbox_94       |    48|
|188   |        q6  |sbox_95       |    40|
|189   |        q7  |sbox_96       |    48|
|190   |        q8  |sbox_97       |    40|
|191   |        q9  |sbox_98       |    48|
|192   |      t3    |mixcolumn_82  |   258|
|193   |    r6      |rounds_8      |  3162|
|194   |      t1    |subbytes_63   |   704|
|195   |        q0  |sbox_65       |    40|
|196   |        q1  |sbox_66       |    48|
|197   |        q10 |sbox_67       |    40|
|198   |        q11 |sbox_68       |    48|
|199   |        q12 |sbox_69       |    40|
|200   |        q13 |sbox_70       |    48|
|201   |        q14 |sbox_71       |    40|
|202   |        q16 |sbox_72       |    48|
|203   |        q2  |sbox_73       |    40|
|204   |        q3  |sbox_74       |    48|
|205   |        q4  |sbox_75       |    40|
|206   |        q5  |sbox_76       |    48|
|207   |        q6  |sbox_77       |    40|
|208   |        q7  |sbox_78       |    48|
|209   |        q8  |sbox_79       |    40|
|210   |        q9  |sbox_80       |    48|
|211   |      t3    |mixcolumn_64  |   258|
|212   |    r7      |rounds_9      |  3172|
|213   |      t1    |subbytes_45   |   704|
|214   |        q0  |sbox_47       |    40|
|215   |        q1  |sbox_48       |    48|
|216   |        q10 |sbox_49       |    40|
|217   |        q11 |sbox_50       |    48|
|218   |        q12 |sbox_51       |    40|
|219   |        q13 |sbox_52       |    48|
|220   |        q14 |sbox_53       |    40|
|221   |        q16 |sbox_54       |    48|
|222   |        q2  |sbox_55       |    40|
|223   |        q3  |sbox_56       |    48|
|224   |        q4  |sbox_57       |    40|
|225   |        q5  |sbox_58       |    48|
|226   |        q6  |sbox_59       |    40|
|227   |        q7  |sbox_60       |    48|
|228   |        q8  |sbox_61       |    40|
|229   |        q9  |sbox_62       |    48|
|230   |      t3    |mixcolumn_46  |   272|
|231   |    r8      |rounds_10     |  3130|
|232   |      t1    |subbytes_27   |   704|
|233   |        q0  |sbox_29       |    40|
|234   |        q1  |sbox_30       |    48|
|235   |        q10 |sbox_31       |    40|
|236   |        q11 |sbox_32       |    48|
|237   |        q12 |sbox_33       |    40|
|238   |        q13 |sbox_34       |    48|
|239   |        q14 |sbox_35       |    40|
|240   |        q16 |sbox_36       |    48|
|241   |        q2  |sbox_37       |    40|
|242   |        q3  |sbox_38       |    48|
|243   |        q4  |sbox_39       |    40|
|244   |        q5  |sbox_40       |    48|
|245   |        q6  |sbox_41       |    40|
|246   |        q7  |sbox_42       |    48|
|247   |        q8  |sbox_43       |    40|
|248   |        q9  |sbox_44       |    48|
|249   |      t3    |mixcolumn_28  |   254|
|250   |    r9      |rounds_11     |  3149|
|251   |      t1    |subbytes      |   704|
|252   |        q0  |sbox          |    40|
|253   |        q1  |sbox_12       |    48|
|254   |        q10 |sbox_13       |    40|
|255   |        q11 |sbox_14       |    48|
|256   |        q12 |sbox_15       |    40|
|257   |        q13 |sbox_16       |    48|
|258   |        q14 |sbox_17       |    40|
|259   |        q16 |sbox_18       |    48|
|260   |        q2  |sbox_19       |    40|
|261   |        q3  |sbox_20       |    48|
|262   |        q4  |sbox_21       |    40|
|263   |        q5  |sbox_22       |    48|
|264   |        q6  |sbox_23       |    40|
|265   |        q7  |sbox_24       |    48|
|266   |        q8  |sbox_25       |    40|
|267   |        q9  |sbox_26       |    48|
|268   |      t3    |mixcolumn     |   249|
+------+------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:20 ; elapsed = 00:02:48 . Memory (MB): peak = 1292.063 ; gain = 1038.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1054 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:57 ; elapsed = 00:02:34 . Memory (MB): peak = 1292.063 ; gain = 682.398
Synthesis Optimization Complete : Time (s): cpu = 00:02:20 ; elapsed = 00:02:48 . Memory (MB): peak = 1292.063 ; gain = 1038.297
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

273 Infos, 325 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:32 ; elapsed = 00:03:01 . Memory (MB): peak = 1292.063 ; gain = 1043.172
INFO: [Common 17-1381] The checkpoint 'C:/College/Thesis/AES_2018/fall2018/pipeline_try1 - clk_enc-44-decND/pipeline_try1.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1292.063 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 1292.063 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Sep  9 17:23:10 2018...
