// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Sun Jun 27 16:13:25 2021
// Host        : DESKTOP-B2V7J46 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_sysu_74LS197_0_0_stub.v
// Design      : design_1_sysu_74LS197_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7s50csga324-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "sysu_74LS197,Vivado 2017.4" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(P0, P1, P2, P3, MR, PL, CP0, CP1, Q0, Q1, Q2, Q3)
/* synthesis syn_black_box black_box_pad_pin="P0,P1,P2,P3,MR,PL,CP0,CP1,Q0,Q1,Q2,Q3" */;
  input P0;
  input P1;
  input P2;
  input P3;
  input MR;
  input PL;
  input CP0;
  input CP1;
  output Q0;
  output Q1;
  output Q2;
  output Q3;
endmodule
