{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 09 13:10:53 2008 " "Info: Processing started: Mon Jun 09 13:10:53 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProvaVHDL -c ProvaVHDL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProvaVHDL -c ProvaVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProvaVHDL.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ProvaVHDL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProvaVHDL-a " "Info: Found design unit 1: ProvaVHDL-a" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ProvaVHDL " "Info: Found entity 1: ProvaVHDL" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProvaVHDL " "Info: Elaborating entity \"ProvaVHDL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[31\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[31\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[30\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[30\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[29\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[29\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[28\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[28\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[27\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[27\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[26\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[26\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[25\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[25\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[24\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[24\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[23\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[23\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[22\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[22\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[21\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[21\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[20\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[20\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[19\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[19\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[18\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[18\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[17\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[17\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[16\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[16\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[15\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[15\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[14\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[14\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[13\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[13\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[12\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[12\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[11\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[11\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[10\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[10\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[9\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[9\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[8\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[8\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[7\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[7\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[6\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[6\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[5\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[5\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[4\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[4\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[3\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[3\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[2\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[2\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[1\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[1\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "NumeroOUT2\[0\] ProvaVHDL.vhd(21) " "Warning (10034): Output port \"NumeroOUT2\[0\]\" at ProvaVHDL.vhd(21) has no driver" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "ArrayOUT2\[0\] ProvaVHDL.vhd(50) " "Info (10041): Verilog HDL or VHDL info at ProvaVHDL.vhd(50): inferred latch for \"ArrayOUT2\[0\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 50 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "ArrayOUT2\[1\] ProvaVHDL.vhd(50) " "Info (10041): Verilog HDL or VHDL info at ProvaVHDL.vhd(50): inferred latch for \"ArrayOUT2\[1\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 50 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "ArrayOUT2\[2\] ProvaVHDL.vhd(50) " "Info (10041): Verilog HDL or VHDL info at ProvaVHDL.vhd(50): inferred latch for \"ArrayOUT2\[2\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 50 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "ArrayOUT2\[3\] ProvaVHDL.vhd(50) " "Info (10041): Verilog HDL or VHDL info at ProvaVHDL.vhd(50): inferred latch for \"ArrayOUT2\[3\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 50 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../programmi/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../programmi/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf" 100 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 40 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../programmi/altera/quartus60/libraries/megafunctions/addcore.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../programmi/altera/quartus60/libraries/megafunctions/addcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 addcore " "Info: Found entity 1: addcore" {  } { { "addcore.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/addcore.tdf" 73 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder\[3\] lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\[3\]\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf" 276 9 0 } } { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 40 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Info: Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 40 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../programmi/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../programmi/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_csnbuffer " "Info: Found entity 1: a_csnbuffer" {  } { { "a_csnbuffer.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 10 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder\[3\]\|a_csnbuffer:oflow_node lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\[3\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/addcore.tdf" 94 2 0 } } { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 40 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Info: Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 40 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder\[3\]\|a_csnbuffer:result_node lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\[3\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/addcore.tdf" 186 5 0 } } { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 40 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Info: Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 40 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../programmi/altera/quartus60/libraries/megafunctions/look_add.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../programmi/altera/quartus60/libraries/megafunctions/look_add.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 look_add " "Info: Found entity 1: look_add" {  } { { "look_add.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/look_add.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|look_add:look_ahead_unit lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf" 279 4 0 } } { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 40 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Info: Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 40 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../programmi/altera/quartus60/libraries/megafunctions/altshift.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../programmi/altera/quartus60/libraries/megafunctions/altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Info: Found entity 1: altshift" {  } { { "altshift.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/altshift.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|altshift:result_ext_latency_ffs lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf" 284 2 0 } } { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 40 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Info: Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 40 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 40 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Info: Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 40 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "32 " "Info: Ignored 32 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "32 " "Info: Ignored 32 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[0\] GND " "Warning: Pin \"NumeroOUT2\[0\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[1\] GND " "Warning: Pin \"NumeroOUT2\[1\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[2\] GND " "Warning: Pin \"NumeroOUT2\[2\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[3\] GND " "Warning: Pin \"NumeroOUT2\[3\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[4\] GND " "Warning: Pin \"NumeroOUT2\[4\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[5\] GND " "Warning: Pin \"NumeroOUT2\[5\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[6\] GND " "Warning: Pin \"NumeroOUT2\[6\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[7\] GND " "Warning: Pin \"NumeroOUT2\[7\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[8\] GND " "Warning: Pin \"NumeroOUT2\[8\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[9\] GND " "Warning: Pin \"NumeroOUT2\[9\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[10\] GND " "Warning: Pin \"NumeroOUT2\[10\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[11\] GND " "Warning: Pin \"NumeroOUT2\[11\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[12\] GND " "Warning: Pin \"NumeroOUT2\[12\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[13\] GND " "Warning: Pin \"NumeroOUT2\[13\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[14\] GND " "Warning: Pin \"NumeroOUT2\[14\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[15\] GND " "Warning: Pin \"NumeroOUT2\[15\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[16\] GND " "Warning: Pin \"NumeroOUT2\[16\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[17\] GND " "Warning: Pin \"NumeroOUT2\[17\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[18\] GND " "Warning: Pin \"NumeroOUT2\[18\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[19\] GND " "Warning: Pin \"NumeroOUT2\[19\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[20\] GND " "Warning: Pin \"NumeroOUT2\[20\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[21\] GND " "Warning: Pin \"NumeroOUT2\[21\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[22\] GND " "Warning: Pin \"NumeroOUT2\[22\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[23\] GND " "Warning: Pin \"NumeroOUT2\[23\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[24\] GND " "Warning: Pin \"NumeroOUT2\[24\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[25\] GND " "Warning: Pin \"NumeroOUT2\[25\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[26\] GND " "Warning: Pin \"NumeroOUT2\[26\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[27\] GND " "Warning: Pin \"NumeroOUT2\[27\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[28\] GND " "Warning: Pin \"NumeroOUT2\[28\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[29\] GND " "Warning: Pin \"NumeroOUT2\[29\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[30\] GND " "Warning: Pin \"NumeroOUT2\[30\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NumeroOUT2\[31\] GND " "Warning: Pin \"NumeroOUT2\[31\]\" stuck at GND" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "17 " "Warning: Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "C " "Warning: No output dependent on input pin \"C\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 12 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ADDRESS\[0\] " "Warning: No output dependent on input pin \"ADDRESS\[0\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 16 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ADDRESS\[1\] " "Warning: No output dependent on input pin \"ADDRESS\[1\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 16 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ADDRESS\[2\] " "Warning: No output dependent on input pin \"ADDRESS\[2\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 16 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ADDRESS\[3\] " "Warning: No output dependent on input pin \"ADDRESS\[3\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 16 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ADDRESS\[4\] " "Warning: No output dependent on input pin \"ADDRESS\[4\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 16 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ADDRESS\[5\] " "Warning: No output dependent on input pin \"ADDRESS\[5\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 16 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ADDRESS\[6\] " "Warning: No output dependent on input pin \"ADDRESS\[6\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 16 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ADDRESS\[7\] " "Warning: No output dependent on input pin \"ADDRESS\[7\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 16 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ADDRESS\[8\] " "Warning: No output dependent on input pin \"ADDRESS\[8\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 16 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ADDRESS\[9\] " "Warning: No output dependent on input pin \"ADDRESS\[9\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 16 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ADDRESS\[10\] " "Warning: No output dependent on input pin \"ADDRESS\[10\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 16 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ADDRESS\[11\] " "Warning: No output dependent on input pin \"ADDRESS\[11\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 16 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ADDRESS\[12\] " "Warning: No output dependent on input pin \"ADDRESS\[12\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 16 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ADDRESS\[13\] " "Warning: No output dependent on input pin \"ADDRESS\[13\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 16 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ADDRESS\[14\] " "Warning: No output dependent on input pin \"ADDRESS\[14\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 16 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ADDRESS\[15\] " "Warning: No output dependent on input pin \"ADDRESS\[15\]\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 16 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "459 " "Info: Implemented 459 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "91 " "Info: Implemented 91 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "74 " "Info: Implemented 74 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_MCELLS" "217 " "Info: Implemented 217 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0} { "Info" "ISCL_SCL_TM_SEXPS" "77 " "Info: Implemented 77 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 09 13:11:07 2008 " "Info: Processing ended: Mon Jun 09 13:11:07 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
