Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Dec  5 12:25:52 2023
| Host         : LAPTOP-EC3OLLEQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |            8 |
| Yes          | No                    | No                     |              30 |           10 |
| Yes          | No                    | Yes                    |               3 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------+------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |        Enable Signal       |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+----------------------------+------------------------------------------------+------------------+----------------+--------------+
|  CLK_top_IBUF_BUFG                                | inst_edge/sreg_reg[0]_0[0] | reset_IBUF                                     |                1 |              3 |         3.00 |
|  inst_edge/FSM_sequential_current_state_reg[0][0] |                            |                                                |                1 |              4 |         4.00 |
|  inst_edge/sreg_reg[1]_0[0]                       |                            |                                                |                1 |              4 |         4.00 |
|  inst_edge/sreg_reg[1]_1[0]                       |                            |                                                |                2 |              4 |         2.00 |
|  inst_edge/E[0]                                   |                            |                                                |                1 |              4 |         4.00 |
|  CLK_top_IBUF_BUFG                                | display_izq[3]_i_1_n_0     |                                                |                2 |              4 |         2.00 |
|  CLK_top_IBUF_BUFG                                | display[3]_i_1_n_0         |                                                |                2 |              4 |         2.00 |
|  CLK_top_IBUF_BUFG                                | num_sig                    |                                                |                1 |              4 |         4.00 |
|  CLK_top_IBUF_BUFG                                |                            |                                                |                7 |             11 |         1.57 |
|  CLK_top_IBUF_BUFG                                | contador                   |                                                |                5 |             18 |         3.60 |
|  CLK_top_IBUF_BUFG                                |                            | inst_servomotor/divisor_frecuencia[26]_i_1_n_0 |                8 |             27 |         3.38 |
+---------------------------------------------------+----------------------------+------------------------------------------------+------------------+----------------+--------------+


