Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-06 09:06:21	34	34.39	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515670	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5opti:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	310	9	1	false	0	0		0	
2019-04-06 09:06:28	34	34.39	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515670	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5opti:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	310	9	1	false	0	0		0	
2019-04-06 09:06:36	34	34.39	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515670	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5opti:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	310	9	1	false	0	0		0	
2019-04-06 09:06:41	34	34.39	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515670	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5opti:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	310	9	1	false	0	0		0	
2019-04-06 09:06:47	34	34.39	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515670	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5opti:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	310	9	1	false	0	0		0	
