
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004365    0.077424    0.029377    4.029377 ^ ena (in)
                                                         ena (net)
                      0.077424    0.000000    4.029377 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019053    0.231236    0.222914    4.252291 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.231240    0.000499    4.252789 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037767    0.219382    0.172436    4.425226 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.219382    0.000293    4.425519 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004461    0.247985    0.183297    4.608816 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.247985    0.000049    4.608865 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.608865   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067229    0.000560   20.362577 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262577   clock uncertainty
                                  0.000000   20.262577   clock reconvergence pessimism
                                 -0.217631   20.044947   library setup time
                                             20.044947   data required time
---------------------------------------------------------------------------------------------
                                             20.044947   data required time
                                             -4.608865   data arrival time
---------------------------------------------------------------------------------------------
                                             15.436081   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004365    0.077424    0.029377    4.029377 ^ ena (in)
                                                         ena (net)
                      0.077424    0.000000    4.029377 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019053    0.231236    0.222914    4.252291 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.231240    0.000499    4.252789 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037767    0.219382    0.172436    4.425226 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.219382    0.000439    4.425664 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003976    0.235467    0.176651    4.602315 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.235467    0.000076    4.602391 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.602391   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067232    0.000890   20.362909 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262909   clock uncertainty
                                  0.000000   20.262909   clock reconvergence pessimism
                                 -0.215809   20.047098   library setup time
                                             20.047098   data required time
---------------------------------------------------------------------------------------------
                                             20.047098   data required time
                                             -4.602391   data arrival time
---------------------------------------------------------------------------------------------
                                             15.444707   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004365    0.077424    0.029377    4.029377 ^ ena (in)
                                                         ena (net)
                      0.077424    0.000000    4.029377 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019053    0.231236    0.222914    4.252291 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.231240    0.000499    4.252789 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037767    0.219382    0.172436    4.425226 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.219384    0.000929    4.426155 v _170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004035    0.157868    0.143157    4.569313 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.157868    0.000046    4.569358 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.569358   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001348   20.363367 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263367   clock uncertainty
                                  0.000000   20.263367   clock reconvergence pessimism
                                 -0.201998   20.061369   library setup time
                                             20.061369   data required time
---------------------------------------------------------------------------------------------
                                             20.061369   data required time
                                             -4.569358   data arrival time
---------------------------------------------------------------------------------------------
                                             15.492010   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004365    0.077424    0.029377    4.029377 ^ ena (in)
                                                         ena (net)
                      0.077424    0.000000    4.029377 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019053    0.231236    0.222914    4.252291 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.231240    0.000499    4.252789 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037767    0.219382    0.172436    4.425226 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.219384    0.000858    4.426084 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003790    0.154103    0.140499    4.566583 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.154103    0.000071    4.566654 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.566654   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001355   20.363375 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263374   clock uncertainty
                                  0.000000   20.263374   clock reconvergence pessimism
                                 -0.201297   20.062077   library setup time
                                             20.062077   data required time
---------------------------------------------------------------------------------------------
                                             20.062077   data required time
                                             -4.566654   data arrival time
---------------------------------------------------------------------------------------------
                                             15.495424   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004365    0.077424    0.029377    4.029377 ^ ena (in)
                                                         ena (net)
                      0.077424    0.000000    4.029377 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019053    0.231236    0.222914    4.252291 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.231240    0.000499    4.252789 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037767    0.219382    0.172436    4.425226 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.219384    0.000938    4.426164 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003391    0.147981    0.136195    4.562359 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.147981    0.000033    4.562392 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.562392   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001364   20.363382 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263382   clock uncertainty
                                  0.000000   20.263382   clock reconvergence pessimism
                                 -0.200157   20.063225   library setup time
                                             20.063225   data required time
---------------------------------------------------------------------------------------------
                                             20.063225   data required time
                                             -4.562392   data arrival time
---------------------------------------------------------------------------------------------
                                             15.500834   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360729    0.002303    4.478862 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072848    0.410151    0.352735    4.831596 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.410222    0.003034    4.834631 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.834631   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000975   20.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151214   20.359570 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063906    0.000371   20.359940 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.259939   clock uncertainty
                                  0.000000   20.259939   clock reconvergence pessimism
                                  0.075680   20.335621   library recovery time
                                             20.335621   data required time
---------------------------------------------------------------------------------------------
                                             20.335621   data required time
                                             -4.834631   data arrival time
---------------------------------------------------------------------------------------------
                                             15.500989   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360729    0.002303    4.478862 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072848    0.410151    0.352735    4.831596 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.410222    0.003029    4.834625 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.834625   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067228    0.000254   20.362272 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262272   clock uncertainty
                                  0.000000   20.262272   clock reconvergence pessimism
                                  0.076530   20.338802   library recovery time
                                             20.338802   data required time
---------------------------------------------------------------------------------------------
                                             20.338802   data required time
                                             -4.834625   data arrival time
---------------------------------------------------------------------------------------------
                                             15.504178   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004365    0.077424    0.029377    4.029377 ^ ena (in)
                                                         ena (net)
                      0.077424    0.000000    4.029377 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019053    0.231236    0.222914    4.252291 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.231240    0.000499    4.252789 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037767    0.219382    0.172436    4.425226 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.219383    0.000819    4.426044 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003471    0.152246    0.131846    4.557890 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.152246    0.000033    4.557923 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.557923   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067234    0.001197   20.363216 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263216   clock uncertainty
                                  0.000000   20.263216   clock reconvergence pessimism
                                 -0.200952   20.062263   library setup time
                                             20.062263   data required time
---------------------------------------------------------------------------------------------
                                             20.062263   data required time
                                             -4.557923   data arrival time
---------------------------------------------------------------------------------------------
                                             15.504339   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360729    0.002303    4.478862 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072848    0.410151    0.352735    4.831596 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.410209    0.002750    4.834346 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.834346   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067229    0.000560   20.362577 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262577   clock uncertainty
                                  0.000000   20.262577   clock reconvergence pessimism
                                  0.076535   20.339113   library recovery time
                                             20.339113   data required time
---------------------------------------------------------------------------------------------
                                             20.339113   data required time
                                             -4.834346   data arrival time
---------------------------------------------------------------------------------------------
                                             15.504766   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360729    0.002303    4.478862 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072848    0.410151    0.352735    4.831596 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.410212    0.002816    4.834413 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.834413   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067232    0.000890   20.362909 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262909   clock uncertainty
                                  0.000000   20.262909   clock reconvergence pessimism
                                  0.076534   20.339443   library recovery time
                                             20.339443   data required time
---------------------------------------------------------------------------------------------
                                             20.339443   data required time
                                             -4.834413   data arrival time
---------------------------------------------------------------------------------------------
                                             15.505031   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004365    0.077424    0.029377    4.029377 ^ ena (in)
                                                         ena (net)
                      0.077424    0.000000    4.029377 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019053    0.231236    0.222914    4.252291 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.231239    0.000467    4.252758 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005117    0.160079    0.116479    4.369236 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.160079    0.000100    4.369337 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004084    0.201109    0.166654    4.535991 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.201109    0.000079    4.536070 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.536070   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067228    0.000254   20.362272 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262272   clock uncertainty
                                  0.000000   20.262272   clock reconvergence pessimism
                                 -0.210053   20.052219   library setup time
                                             20.052219   data required time
---------------------------------------------------------------------------------------------
                                             20.052219   data required time
                                             -4.536070   data arrival time
---------------------------------------------------------------------------------------------
                                             15.516150   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.258043    0.003236    4.824636 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.824636   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000975   20.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151214   20.359570 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063907    0.000549   20.360117 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260118   clock uncertainty
                                  0.000000   20.260118   clock reconvergence pessimism
                                  0.104505   20.364622   library recovery time
                                             20.364622   data required time
---------------------------------------------------------------------------------------------
                                             20.364622   data required time
                                             -4.824636   data arrival time
---------------------------------------------------------------------------------------------
                                             15.539986   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.258045    0.003262    4.824662 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.824662   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000975   20.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151214   20.359570 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063907    0.000563   20.360132 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260132   clock uncertainty
                                  0.000000   20.260132   clock reconvergence pessimism
                                  0.104504   20.364637   library recovery time
                                             20.364637   data required time
---------------------------------------------------------------------------------------------
                                             20.364637   data required time
                                             -4.824662   data arrival time
---------------------------------------------------------------------------------------------
                                             15.539975   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.258019    0.002851    4.824251 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.824251   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000975   20.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151214   20.359570 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063907    0.000497   20.360065 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260067   clock uncertainty
                                  0.000000   20.260067   clock reconvergence pessimism
                                  0.104509   20.364574   library recovery time
                                             20.364574   data required time
---------------------------------------------------------------------------------------------
                                             20.364574   data required time
                                             -4.824251   data arrival time
---------------------------------------------------------------------------------------------
                                             15.540323   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.258015    0.002780    4.824180 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.824180   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000975   20.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151214   20.359570 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063907    0.000510   20.360079 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260078   clock uncertainty
                                  0.000000   20.260078   clock reconvergence pessimism
                                  0.104510   20.364590   library recovery time
                                             20.364590   data required time
---------------------------------------------------------------------------------------------
                                             20.364590   data required time
                                             -4.824180   data arrival time
---------------------------------------------------------------------------------------------
                                             15.540408   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.258010    0.002708    4.824108 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.824108   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000975   20.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151214   20.359570 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063907    0.000522   20.360090 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260092   clock uncertainty
                                  0.000000   20.260092   clock reconvergence pessimism
                                  0.104511   20.364601   library recovery time
                                             20.364601   data required time
---------------------------------------------------------------------------------------------
                                             20.364601   data required time
                                             -4.824108   data arrival time
---------------------------------------------------------------------------------------------
                                             15.540494   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.257964    0.001832    4.823232 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.823232   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001364   20.363382 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263382   clock uncertainty
                                  0.000000   20.263382   clock reconvergence pessimism
                                  0.105536   20.368917   library recovery time
                                             20.368917   data required time
---------------------------------------------------------------------------------------------
                                             20.368917   data required time
                                             -4.823232   data arrival time
---------------------------------------------------------------------------------------------
                                             15.545686   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.257955    0.001636    4.823035 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.823035   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001348   20.363367 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263367   clock uncertainty
                                  0.000000   20.263367   clock reconvergence pessimism
                                  0.105537   20.368904   library recovery time
                                             20.368904   data required time
---------------------------------------------------------------------------------------------
                                             20.368904   data required time
                                             -4.823035   data arrival time
---------------------------------------------------------------------------------------------
                                             15.545869   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.257935    0.001126    4.822526 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.822526   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001355   20.363375 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263374   clock uncertainty
                                  0.000000   20.263374   clock reconvergence pessimism
                                  0.105541   20.368914   library recovery time
                                             20.368914   data required time
---------------------------------------------------------------------------------------------
                                             20.368914   data required time
                                             -4.822526   data arrival time
---------------------------------------------------------------------------------------------
                                             15.546388   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.257919    0.000464    4.821864 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.821864   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067234    0.001197   20.363216 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263216   clock uncertainty
                                  0.000000   20.263216   clock reconvergence pessimism
                                  0.105543   20.368759   library recovery time
                                             20.368759   data required time
---------------------------------------------------------------------------------------------
                                             20.368759   data required time
                                             -4.821864   data arrival time
---------------------------------------------------------------------------------------------
                                             15.546896   slack (MET)



