#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 25 16:44:34 2022
# Process ID: 1172051
# Current directory: /home/anubhav/xilinx_projects
# Command line: vivado
# Log file: /home/anubhav/xilinx_projects/vivado.log
# Journal file: /home/anubhav/xilinx_projects/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_bd_design {/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/design_1.bd>...
Successfully read diagram <design_1> from block design file </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:InputLayer:1.0 InputLayer_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins InputLayer_0/bram_dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins InputLayer_0/bram_x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/InputLayer_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins InputLayer_0/s_axi_control]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/InputLayer_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {5500} CONFIG.Read_Width_A {16} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells InputLayer_0_bram_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {5500} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells InputLayer_0_bram]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:conv_combined:1.0 conv_combined_0
endgroup
set_property name x [get_bd_cells InputLayer_0_bram_0]
set_property name dx [get_bd_cells InputLayer_0_bram]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/dx" }  [get_bd_intf_pins conv_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins conv_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/conv_combined_0/m_axi_gmem} Slave {/InputLayer_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins conv_combined_0/m_axi_gmem]
Slave segment '/InputLayer_0/s_axi_control/Reg' is being assigned into address space '/conv_combined_0/Data_m_axi_gmem' at <0x4000_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /InputLayer_0/s_axi_control/Reg does not match the usage memory of address space /conv_combined_0/Data_m_axi_gmem and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /InputLayer_0/s_axi_control/Reg from address space /conv_combined_0/Data_m_axi_gmem.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/conv_combined_0/m_axi_gmem2} Slave {/InputLayer_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins conv_combined_0/m_axi_gmem2]
Slave segment '/InputLayer_0/s_axi_control/Reg' is being assigned into address space '/conv_combined_0/Data_m_axi_gmem2' at <0x4000_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /InputLayer_0/s_axi_control/Reg does not match the usage memory of address space /conv_combined_0/Data_m_axi_gmem2 and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /InputLayer_0/s_axi_control/Reg from address space /conv_combined_0/Data_m_axi_gmem2.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/conv_combined_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins conv_combined_0/s_axi_control]
Slave segment '/conv_combined_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
Slave segment '/conv_combined_0/s_axi_control/Reg' is being assigned into address space '/conv_combined_0/Data_m_axi_gmem' at <0x4001_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /conv_combined_0/s_axi_control/Reg does not match the usage memory of address space /conv_combined_0/Data_m_axi_gmem and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /conv_combined_0/s_axi_control/Reg from address space /conv_combined_0/Data_m_axi_gmem.
Slave segment '/conv_combined_0/s_axi_control/Reg' is being assigned into address space '/conv_combined_0/Data_m_axi_gmem2' at <0x4001_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /conv_combined_0/s_axi_control/Reg does not match the usage memory of address space /conv_combined_0/Data_m_axi_gmem2 and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /conv_combined_0/s_axi_control/Reg from address space /conv_combined_0/Data_m_axi_gmem2.
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/x" }  [get_bd_intf_pins conv_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins conv_combined_0/y_PORTA]
endgroup
delete_bd_objs [get_bd_intf_nets conv_combined_0_m_axi_gmem] [get_bd_intf_nets conv_combined_0_m_axi_gmem2]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/InputLayer_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/InputLayer_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/conv_combined_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins conv_combined_0/m_axi_gmem]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/conv_combined_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/conv_combined_0/m_axi_gmem2} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins conv_combined_0/m_axi_gmem2]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/conv_combined_0/Data_m_axi_gmem2' at <0x0000_0000 [ 512M ]>.
endgroup
regenerate_bd_layout
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {5500} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_combined_0_bram_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {5500} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_combined_0_bram]
endgroup
regenerate_bd_layout
set_property name conv_dy [get_bd_cells conv_combined_0_bram]
set_property name conv_y [get_bd_cells conv_combined_0_bram_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:relu_combined:1.0 relu_combined_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_dy" }  [get_bd_intf_pins relu_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins relu_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/relu_combined_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins relu_combined_0/m_axi_gmem]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/relu_combined_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/relu_combined_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins relu_combined_0/s_axi_control]
Slave segment '/relu_combined_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4002_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_y" }  [get_bd_intf_pins relu_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins relu_combined_0/y_PORTA]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {5500} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_combined_0_bram_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {5500} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_combined_0_bram]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:fcc_combined:1.0 fcc_combined_0
endgroup
set_property name relu_dy [get_bd_cells relu_combined_0_bram]
set_property name relu_y [get_bd_cells relu_combined_0_bram_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_dy" }  [get_bd_intf_pins fcc_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins fcc_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/fcc_combined_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins fcc_combined_0/m_axi_gmem]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/fcc_combined_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/fcc_combined_0/m_axi_gmem2} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins fcc_combined_0/m_axi_gmem2]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/fcc_combined_0/Data_m_axi_gmem2' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/fcc_combined_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins fcc_combined_0/s_axi_control]
Slave segment '/fcc_combined_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4003_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_y" }  [get_bd_intf_pins fcc_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins fcc_combined_0/y_PORTA]
endgroup
regenerate_bd_layout
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {5500} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_combined_0_bram_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {5500} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_combined_0_bram]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:loss_derivative:1.0 loss_derivative_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/loss_derivative_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins loss_derivative_0/m_axi_gmem]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/loss_derivative_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/loss_derivative_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins loss_derivative_0/s_axi_control]
Slave segment '/loss_derivative_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4004_0000 [ 64K ]>.
endgroup
set_property name fcc_y [get_bd_cells fcc_combined_0_bram_0]
set_property name fcc_dy [get_bd_cells fcc_combined_0_bram]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_dy" }  [get_bd_intf_pins loss_derivative_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_y" }  [get_bd_intf_pins loss_derivative_0/x_PORTA]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/dx' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/dx' with propagated value(16). Command ignored
divide by zero
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: divide by zero
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 68
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/x' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/x' with propagated value(16). Command ignored
divide by zero
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/conv_dy' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/conv_dy' with propagated value(16). Command ignored
divide by zero
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/conv_y' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/conv_y' with propagated value(16). Command ignored
divide by zero
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/relu_dy' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/relu_dy' with propagated value(16). Command ignored
divide by zero
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/relu_y' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/relu_y' with propagated value(16). Command ignored
divide by zero
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/fcc_dy' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/fcc_dy' with propagated value(16). Command ignored
divide by zero
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/fcc_y' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/fcc_y' with propagated value(16). Command ignored
divide by zero
WARNING: [BD 41-2180] Resetting the memory initialization file of </dx> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </conv_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </x> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </conv_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc_y> to default.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /x/BRAM_PORTB(BRAM_CTRL) and /conv_combined_0/x_PORTA(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /dx/BRAM_PORTB(BRAM_CTRL) and /conv_combined_0/dx_PORTA(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTA(BRAM_CTRL) and /conv_combined_0/dy_PORTA(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTB(BRAM_CTRL) and /relu_combined_0/x_PORTA(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTB(BRAM_CTRL) and /relu_combined_0/dx_PORTA(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTA(BRAM_CTRL) and /relu_combined_0/dy_PORTA(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTB(BRAM_CTRL) and /fcc_combined_0/x_PORTA(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTB(BRAM_CTRL) and /fcc_combined_0/dx_PORTA(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTA(BRAM_CTRL) and /fcc_combined_0/dy_PORTA(OTHER)
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells dx]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells x]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_y]
endgroup
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTA(OTHER) and /conv_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTA(OTHER) and /relu_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTA(OTHER) and /fcc_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTB(OTHER) and /loss_derivative_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTB(OTHER) and /loss_derivative_0/dx_PORTA(BRAM_CTRL)
make_wrapper -files [get_files /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addra'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addra'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addrb'(13) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/web'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(13) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addrb'(13) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/web'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(13) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(13) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(13) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(13) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(13) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(13) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(13) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(13) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(13) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(13) to pin: '/loss_derivative_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/loss_derivative_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(13) to pin: '/loss_derivative_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/loss_derivative_0/x_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addra'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addra'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addrb'(13) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/web'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(13) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addrb'(13) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/web'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(13) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(13) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(13) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(13) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(13) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(13) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(13) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(13) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(13) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(13) to pin: '/loss_derivative_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/loss_derivative_0/dx_WEN_A'(2) - Only lower order bits will be connected.
INFO: [Common 17-14] Message 'BD 41-2384' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
VHDL Output written to : /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -jobs 10
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addra'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addra'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addrb'(13) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/web'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(13) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addrb'(13) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/web'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(13) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(13) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(13) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(13) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(13) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(13) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(13) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(13) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(13) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(13) to pin: '/loss_derivative_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/loss_derivative_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(13) to pin: '/loss_derivative_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/loss_derivative_0/x_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addra'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addra'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addrb'(13) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/web'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(13) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addrb'(13) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/web'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(13) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(13) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(13) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(13) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(13) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(13) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(13) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(13) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(13) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(13) to pin: '/loss_derivative_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/loss_derivative_0/dx_WEN_A'(2) - Only lower order bits will be connected.
INFO: [Common 17-14] Message 'BD 41-2384' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
VHDL Output written to : /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InputLayer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block x .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_combined_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s06_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_combined_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_combined_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block loss_derivative_0 .
Exporting to file /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_InputLayer_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_InputLayer_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_InputLayer_0_bram_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_conv_combined_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_conv_combined_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_conv_combined_0_bram_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_combined_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_combined_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_combined_0_bram_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_loss_derivative_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_combined_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_combined_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_combined_0_bram_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_1
[Wed May 25 17:11:04 2022] Launched design_1_auto_us_6_synth_1, design_1_relu_combined_0_bram_0_0_synth_1, design_1_fcc_combined_0_0_synth_1, design_1_auto_us_3_synth_1, design_1_auto_us_4_synth_1, design_1_auto_us_5_synth_1, design_1_relu_combined_0_bram_0_synth_1, design_1_relu_combined_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_xbar_0_synth_1, design_1_InputLayer_0_bram_0_0_synth_1, design_1_InputLayer_0_0_synth_1, design_1_InputLayer_0_bram_0_synth_1, design_1_fcc_combined_0_bram_0_synth_1, design_1_loss_derivative_0_0_synth_1, design_1_fcc_combined_0_bram_0_0_synth_1, design_1_xbar_1_synth_1, design_1_auto_us_0_synth_1, design_1_auto_us_1_synth_1, design_1_auto_us_2_synth_1, design_1_auto_pc_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_conv_combined_0_bram_0_0_synth_1, design_1_conv_combined_0_0_synth_1, design_1_conv_combined_0_bram_0_synth_1, design_1_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
design_1_auto_us_6_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_auto_us_6_synth_1/runme.log
design_1_relu_combined_0_bram_0_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_relu_combined_0_bram_0_0_synth_1/runme.log
design_1_fcc_combined_0_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_fcc_combined_0_0_synth_1/runme.log
design_1_auto_us_3_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_auto_us_3_synth_1/runme.log
design_1_auto_us_4_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_auto_us_4_synth_1/runme.log
design_1_auto_us_5_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_auto_us_5_synth_1/runme.log
design_1_relu_combined_0_bram_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_relu_combined_0_bram_0_synth_1/runme.log
design_1_relu_combined_0_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_relu_combined_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_xbar_0_synth_1/runme.log
design_1_InputLayer_0_bram_0_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_InputLayer_0_bram_0_0_synth_1/runme.log
design_1_InputLayer_0_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_InputLayer_0_0_synth_1/runme.log
design_1_InputLayer_0_bram_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_InputLayer_0_bram_0_synth_1/runme.log
design_1_fcc_combined_0_bram_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_fcc_combined_0_bram_0_synth_1/runme.log
design_1_loss_derivative_0_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_loss_derivative_0_0_synth_1/runme.log
design_1_fcc_combined_0_bram_0_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_fcc_combined_0_bram_0_0_synth_1/runme.log
design_1_xbar_1_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_xbar_1_synth_1/runme.log
design_1_auto_us_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_auto_us_0_synth_1/runme.log
design_1_auto_us_1_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_auto_us_1_synth_1/runme.log
design_1_auto_us_2_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_auto_us_2_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_conv_combined_0_bram_0_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_conv_combined_0_bram_0_0_synth_1/runme.log
design_1_conv_combined_0_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_conv_combined_0_0_synth_1/runme.log
design_1_conv_combined_0_bram_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_conv_combined_0_bram_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_auto_pc_1_synth_1/runme.log
synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/synth_1/runme.log
[Wed May 25 17:11:05 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 9592.539 ; gain = 329.035 ; free physical = 14504 ; free virtual = 24215
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {1024}] [get_bd_cells x]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {1024}] [get_bd_cells dx]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {4096}] [get_bd_cells conv_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {4096}] [get_bd_cells conv_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {4096}] [get_bd_cells relu_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {100}] [get_bd_cells fcc_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {4096}] [get_bd_cells relu_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {100}] [get_bd_cells fcc_y]
endgroup
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run design_1_relu_combined_0_bram_0_0_synth_1
reset_run design_1_relu_combined_0_bram_0_synth_1
reset_run design_1_InputLayer_0_bram_0_0_synth_1
reset_run design_1_InputLayer_0_bram_0_synth_1
reset_run design_1_fcc_combined_0_bram_0_synth_1
reset_run design_1_fcc_combined_0_bram_0_0_synth_1
reset_run design_1_conv_combined_0_bram_0_0_synth_1
reset_run design_1_conv_combined_0_bram_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTA(OTHER) and /conv_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTA(OTHER) and /relu_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTA(OTHER) and /fcc_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTB(OTHER) and /loss_derivative_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTB(OTHER) and /loss_derivative_0/dx_PORTA(BRAM_CTRL)
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addra'(10) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addra'(10) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addrb'(10) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/web'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(12) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addrb'(10) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/web'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(12) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(12) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(12) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(12) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(12) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(12) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(7) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(12) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(7) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(7) to pin: '/loss_derivative_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/loss_derivative_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(7) to pin: '/loss_derivative_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/loss_derivative_0/x_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addra'(10) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addra'(10) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addrb'(10) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/web'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(12) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addrb'(10) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/web'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(12) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(12) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(12) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(12) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(12) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(12) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(7) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(12) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(7) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(7) to pin: '/loss_derivative_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/loss_derivative_0/dx_WEN_A'(2) - Only lower order bits will be connected.
INFO: [Common 17-14] Message 'BD 41-2384' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
VHDL Output written to : /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block x .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_y .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s06_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_InputLayer_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_InputLayer_0_bram_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_conv_combined_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_conv_combined_0_bram_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_combined_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_combined_0_bram_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_combined_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_combined_0_bram_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_5, cache-ID = d0f923f3e1090939; cache size = 36.544 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 63fe06e46bd5fc87; cache size = 36.544 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 67652d8bb4ba1775; cache size = 36.544 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = d0f923f3e1090939; cache size = 36.544 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = d0f923f3e1090939; cache size = 36.544 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_2, cache-ID = d0f923f3e1090939; cache size = 36.544 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_3, cache-ID = d0f923f3e1090939; cache size = 36.544 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_4, cache-ID = d0f923f3e1090939; cache size = 36.544 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_6, cache-ID = d0f923f3e1090939; cache size = 36.544 MB.
[Wed May 25 17:19:50 2022] Launched design_1_relu_combined_0_bram_0_0_synth_1, design_1_relu_combined_0_bram_0_synth_1, design_1_InputLayer_0_bram_0_0_synth_1, design_1_InputLayer_0_bram_0_synth_1, design_1_fcc_combined_0_bram_0_synth_1, design_1_fcc_combined_0_bram_0_0_synth_1, design_1_conv_combined_0_bram_0_0_synth_1, design_1_conv_combined_0_bram_0_synth_1, synth_1...
Run output will be captured here:
design_1_relu_combined_0_bram_0_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_relu_combined_0_bram_0_0_synth_1/runme.log
design_1_relu_combined_0_bram_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_relu_combined_0_bram_0_synth_1/runme.log
design_1_InputLayer_0_bram_0_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_InputLayer_0_bram_0_0_synth_1/runme.log
design_1_InputLayer_0_bram_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_InputLayer_0_bram_0_synth_1/runme.log
design_1_fcc_combined_0_bram_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_fcc_combined_0_bram_0_synth_1/runme.log
design_1_fcc_combined_0_bram_0_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_fcc_combined_0_bram_0_0_synth_1/runme.log
design_1_conv_combined_0_bram_0_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_conv_combined_0_bram_0_0_synth_1/runme.log
design_1_conv_combined_0_bram_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_conv_combined_0_bram_0_synth_1/runme.log
synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/synth_1/runme.log
[Wed May 25 17:19:50 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 9789.730 ; gain = 10.895 ; free physical = 14186 ; free virtual = 24044
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo/fcc_combined/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:fcc_combined:1.0 [get_ips  design_1_fcc_combined_0_0] -log ip_upgrade.log
Upgrading '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_fcc_combined_0_0 (Fcc_combined 1.0) from revision 2112520721 to revision 2112520766
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/anubhav/xilinx_projects/mnist_eval/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_fcc_combined_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets fcc_combined_0_m_axi_gmem] [get_bd_intf_nets fcc_combined_0_m_axi_gmem2] [get_bd_intf_nets fcc_combined_0_dy_PORTA] [get_bd_intf_nets fcc_combined_0_y_PORTA] [get_bd_intf_nets fcc_combined_0_dx_PORTA] [get_bd_intf_nets fcc_combined_0_x_PORTA] [get_bd_cells fcc_combined_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:fcc_combined:1.0 fcc_combined_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_dy" }  [get_bd_intf_pins fcc_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_dy" }  [get_bd_intf_pins fcc_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/fcc_combined_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins fcc_combined_0/m_axi_gmem]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/fcc_combined_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/fcc_combined_0/m_axi_gmem2} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins fcc_combined_0/m_axi_gmem2]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/fcc_combined_0/Data_m_axi_gmem2' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/fcc_combined_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins fcc_combined_0/s_axi_control]
Slave segment '/fcc_combined_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4003_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_y" }  [get_bd_intf_pins fcc_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_y" }  [get_bd_intf_pins fcc_combined_0/y_PORTA]
endgroup
regenerate_bd_layout
reset_run design_1_relu_combined_0_bram_0_0_synth_1
reset_run design_1_relu_combined_0_bram_0_synth_1
reset_run design_1_fcc_combined_0_bram_0_synth_1
reset_run design_1_fcc_combined_0_bram_0_0_synth_1
reset_run synth_1
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -jobs 10
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/relu_dy' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/relu_dy' with propagated value(16). Command ignored
divide by zero
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: divide by zero
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 68
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/relu_y' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/relu_y' with propagated value(16). Command ignored
divide by zero
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: divide by zero
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 68
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/fcc_dy' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/fcc_dy' with propagated value(16). Command ignored
divide by zero
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: divide by zero
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 68
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/fcc_y' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/fcc_y' with propagated value(16). Command ignored
divide by zero
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: divide by zero
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 68
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTA(OTHER) and /conv_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTA(BRAM_CTRL) and /relu_combined_0/dy_PORTA(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTB(BRAM_CTRL) and /fcc_combined_0/x_PORTA(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTB(BRAM_CTRL) and /fcc_combined_0/dx_PORTA(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTA(BRAM_CTRL) and /fcc_combined_0/dy_PORTA(OTHER)
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addra'(10) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addra'(10) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addrb'(10) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/web'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(12) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addrb'(10) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/web'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(12) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(12) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(4) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/dina'(32) to pin: '/relu_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/dy_Dout_A'(16) to pin: '/relu_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(12) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(4) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/dina'(32) to pin: '/relu_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/y_Dout_A'(16) to pin: '/relu_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(4) to pin: '/loss_derivative_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/dinb'(32) to pin: '/loss_derivative_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/loss_derivative_0/dx_Dout_A'(16) to pin: '/fcc_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(4) to pin: '/loss_derivative_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/dinb'(32) to pin: '/loss_derivative_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/loss_derivative_0/x_Dout_A'(16) to pin: '/fcc_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(4) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/dinb'(32) to pin: '/fcc_combined_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/dx_Dout_A'(16) to pin: '/relu_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(4) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/dina'(32) to pin: '/fcc_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/dy_Dout_A'(16) to pin: '/fcc_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(4) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/dinb'(32) to pin: '/fcc_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/x_Dout_A'(16) to pin: '/relu_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(4) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/dina'(32) to pin: '/fcc_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/y_Dout_A'(16) to pin: '/fcc_y/douta'(32) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addra'(10) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addra'(10) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addrb'(10) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/web'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(12) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addrb'(10) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/web'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(12) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(12) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(4) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/dina'(32) to pin: '/relu_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/dy_Dout_A'(16) to pin: '/relu_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(12) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(4) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/dina'(32) to pin: '/relu_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/y_Dout_A'(16) to pin: '/relu_y/douta'(32) - Only lower order bits will be connected.
INFO: [Common 17-14] Message 'BD 41-2384' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
VHDL Output written to : /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_combined_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s06_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_combined_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_combined_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_combined_0_bram_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_combined_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_combined_0_bram_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 63fe06e46bd5fc87; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 67652d8bb4ba1775; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = d0f923f3e1090939; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = d0f923f3e1090939; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_2, cache-ID = d0f923f3e1090939; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_3, cache-ID = d0f923f3e1090939; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_4, cache-ID = d0f923f3e1090939; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_5, cache-ID = d0f923f3e1090939; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_6, cache-ID = d0f923f3e1090939; cache size = 37.088 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_y]
endgroup
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -jobs 10
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTA(OTHER) and /conv_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTA(OTHER) and /relu_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTB(OTHER) and /loss_derivative_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTB(OTHER) and /loss_derivative_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTA(OTHER) and /fcc_combined_0/y_PORTA(BRAM_CTRL)
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addra'(10) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addra'(10) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addrb'(10) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/web'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(12) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addrb'(10) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/web'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(12) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(12) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(12) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(12) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(12) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(7) to pin: '/loss_derivative_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/loss_derivative_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(7) to pin: '/loss_derivative_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/loss_derivative_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(12) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(7) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(12) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(7) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addra'(10) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addra'(10) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addrb'(10) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/web'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(12) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addrb'(10) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/web'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(12) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(12) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(12) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(12) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(12) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(7) to pin: '/loss_derivative_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/loss_derivative_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(7) to pin: '/loss_derivative_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/loss_derivative_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(12) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(7) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(12) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
INFO: [Common 17-14] Message 'BD 41-2384' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
VHDL Output written to : /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_y .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s06_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_combined_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_combined_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_combined_0_bram_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_combined_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_combined_0_bram_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 63fe06e46bd5fc87; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 67652d8bb4ba1775; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = d0f923f3e1090939; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = d0f923f3e1090939; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_2, cache-ID = d0f923f3e1090939; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_3, cache-ID = d0f923f3e1090939; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_4, cache-ID = d0f923f3e1090939; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_5, cache-ID = d0f923f3e1090939; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_relu_combined_0_bram_0_0, cache-ID = 83bce6c077f93363; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_6, cache-ID = d0f923f3e1090939; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_fcc_combined_0_bram_0_0, cache-ID = d285c1b1a2202d94; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_fcc_combined_0_bram_0, cache-ID = d285c1b1a2202d94; cache size = 37.088 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_relu_combined_0_bram_0, cache-ID = 83bce6c077f93363; cache size = 37.088 MB.
[Wed May 25 17:30:00 2022] Launched design_1_fcc_combined_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_fcc_combined_0_1_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_fcc_combined_0_1_synth_1/runme.log
synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/synth_1/runme.log
[Wed May 25 17:30:00 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 10256.035 ; gain = 56.848 ; free physical = 15421 ; free virtual = 25280
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed May 25 17:35:26 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1/runme.log
file copy -force /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/mnist_eval/mnist.bit
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:update_weights:1.0 update_weights_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/update_weights_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins update_weights_0/m_axi_gmem]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/update_weights_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/update_weights_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins update_weights_0/s_axi_control]
Slave segment '/update_weights_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4005_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run design_1_xbar_0_synth_1
reset_run design_1_xbar_1_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTA(OTHER) and /conv_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTA(OTHER) and /relu_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTB(OTHER) and /loss_derivative_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTB(OTHER) and /loss_derivative_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTA(OTHER) and /fcc_combined_0/y_PORTA(BRAM_CTRL)
Wrote  : </home/anubhav/xilinx_projects/mnist_eval/mnist_eval.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s07_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s07_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s07_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s07_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addra'(10) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addra'(10) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addrb'(10) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/web'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(12) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addrb'(10) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/web'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(12) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(12) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(12) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(12) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(12) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(7) to pin: '/loss_derivative_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/loss_derivative_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(7) to pin: '/loss_derivative_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/loss_derivative_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(12) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(7) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(12) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(7) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s07_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s07_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s07_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s07_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addra'(10) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addra'(10) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addrb'(10) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/web'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(12) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addrb'(10) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/web'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(12) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(12) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(12) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(12) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(12) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(7) to pin: '/loss_derivative_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/loss_derivative_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(7) to pin: '/loss_derivative_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/loss_derivative_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(12) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
INFO: [Common 17-14] Message 'BD 41-2384' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
VHDL Output written to : /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block update_weights_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s06_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s07_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_update_weights_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 63fe06e46bd5fc87; cache size = 45.159 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 67652d8bb4ba1775; cache size = 45.159 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = d0f923f3e1090939; cache size = 45.159 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = d0f923f3e1090939; cache size = 45.159 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_2, cache-ID = d0f923f3e1090939; cache size = 45.159 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_3, cache-ID = d0f923f3e1090939; cache size = 45.159 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_4, cache-ID = d0f923f3e1090939; cache size = 45.159 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_5, cache-ID = d0f923f3e1090939; cache size = 45.159 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_6, cache-ID = d0f923f3e1090939; cache size = 45.159 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_7, cache-ID = d0f923f3e1090939; cache size = 45.159 MB.
[Wed May 25 22:13:14 2022] Launched design_1_xbar_0_synth_1, design_1_xbar_1_synth_1, design_1_update_weights_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_xbar_0_synth_1/runme.log
design_1_xbar_1_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_xbar_1_synth_1/runme.log
design_1_update_weights_0_0_synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_update_weights_0_0_synth_1/runme.log
synth_1: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/synth_1/runme.log
[Wed May 25 22:13:14 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 10516.207 ; gain = 146.953 ; free physical = 15025 ; free virtual = 25011
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed May 25 22:21:26 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run impl_1
launch_runs impl_1 -jobs 10
[Thu May 26 01:44:06 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu May 26 11:20:43 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1/runme.log
file copy -force /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/mnist_eval/mnist.bit
