{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744864995158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744864995169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 00:43:15 2025 " "Processing started: Thu Apr 17 00:43:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744864995169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744864995169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off slsRISC_vhdl -c slsRISC_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off slsRISC_vhdl -c slsRISC_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744864995169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744864995686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744864995687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_sr_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_sr_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_sr_unit_vhdl-sls_8bit_sr_struc " "Found design unit 1: sls_8bit_sr_unit_vhdl-sls_8bit_sr_struc" {  } { { "sls_8bit_sr_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002559 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_sr_unit_vhdl " "Found entity 1: sls_8bit_sr_unit_vhdl" {  } { { "sls_8bit_sr_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_arith_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_arith_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_arith_unit_vhdl-sls_8bit_arith_struc " "Found design unit 1: sls_8bit_arith_unit_vhdl-sls_8bit_arith_struc" {  } { { "sls_8bit_arith_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002563 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_arith_unit_vhdl " "Found entity 1: sls_8bit_arith_unit_vhdl" {  } { { "sls_8bit_arith_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slsrisc_vhdl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slsrisc_vhdl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slsRISC_vhdl_tb-run_free " "Found design unit 1: slsRISC_vhdl_tb-run_free" {  } { { "slsRISC_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002568 ""} { "Info" "ISGN_ENTITY_NAME" "1 slsRISC_vhdl_tb " "Found entity 1: slsRISC_vhdl_tb" {  } { { "slsRISC_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slsrisc_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slsrisc_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slsRISC_vhdl-slsRISC_struc " "Found design unit 1: slsRISC_vhdl-slsRISC_struc" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002573 ""} { "Info" "ISGN_ENTITY_NAME" "1 slsRISC_vhdl " "Found entity 1: slsRISC_vhdl" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slsrisc_dp_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slsrisc_dp_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slsRISC_DP_vhdl-slsRISC_DP_struc " "Found design unit 1: slsRISC_DP_vhdl-slsRISC_DP_struc" {  } { { "slsRISC_DP_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002577 ""} { "Info" "ISGN_ENTITY_NAME" "1 slsRISC_DP_vhdl " "Found entity 1: slsRISC_DP_vhdl" {  } { { "slsRISC_DP_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slsrisc_cu_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slsrisc_cu_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slsRISC_CU_vhdl-slsRISC_CU_beh " "Found design unit 1: slsRISC_CU_vhdl-slsRISC_CU_beh" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002582 ""} { "Info" "ISGN_ENTITY_NAME" "1 slsRISC_CU_vhdl " "Found entity 1: slsRISC_CU_vhdl" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_risc_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_risc_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_RISC_package " "Found design unit 1: sls_RISC_package" {  } { { "sls_RISC_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_package " "Found design unit 1: sls_package" {  } { { "sls_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_upcnt_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_upcnt_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_upcnt_vhdl-Behavior " "Found design unit 1: sls_nbit_upcnt_vhdl-Behavior" {  } { { "sls_nbit_upcnt_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002595 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_upcnt_vhdl " "Found entity 1: sls_nbit_upcnt_vhdl" {  } { { "sls_nbit_upcnt_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_reg_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_reg_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_reg_vhdl-sls_nbit_reg_beh " "Found design unit 1: sls_nbit_reg_vhdl-sls_nbit_reg_beh" {  } { { "sls_nbit_reg_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002600 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_reg_vhdl " "Found entity 1: sls_nbit_reg_vhdl" {  } { { "sls_nbit_reg_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_mux4to1_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_mux4to1_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_mux4to1_vhdl-sls_nbit_mux4to1_struc " "Found design unit 1: sls_nbit_mux4to1_vhdl-sls_nbit_mux4to1_struc" {  } { { "sls_nbit_mux4to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002604 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_mux4to1_vhdl " "Found entity 1: sls_nbit_mux4to1_vhdl" {  } { { "sls_nbit_mux4to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_mux2to1_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_mux2to1_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_mux2to1_vhdl-mux2to1_func " "Found design unit 1: sls_nbit_mux2to1_vhdl-mux2to1_func" {  } { { "sls_nbit_mux2to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002608 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_mux2to1_vhdl " "Found entity 1: sls_nbit_mux2to1_vhdl" {  } { { "sls_nbit_mux2to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_mm_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_mm_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_MM_vhdl-SYN " "Found design unit 1: sls_MM_vhdl-SYN" {  } { { "sls_MM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002613 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_MM_vhdl " "Found entity 1: sls_MM_vhdl" {  } { { "sls_MM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_iw2ascii_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_iw2ascii_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_IW2ASCII_vhdl-disassemble " "Found design unit 1: sls_IW2ASCII_vhdl-disassemble" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002617 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_IW2ASCII_vhdl " "Found entity 1: sls_IW2ASCII_vhdl" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_alu_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_alu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_alu_package " "Found design unit 1: sls_alu_package" {  } { { "sls_alu_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_logic_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_logic_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_logic_unit_vhdl-sls_8bit_logic_struc " "Found design unit 1: sls_8bit_logic_unit_vhdl-sls_8bit_logic_struc" {  } { { "sls_8bit_logic_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002625 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_logic_unit_vhdl " "Found entity 1: sls_8bit_logic_unit_vhdl" {  } { { "sls_8bit_logic_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_const_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_const_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_const_unit_vhdl-sls_8bit_const_struc " "Found design unit 1: sls_8bit_const_unit_vhdl-sls_8bit_const_struc" {  } { { "sls_8bit_const_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002630 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_const_unit_vhdl " "Found entity 1: sls_8bit_const_unit_vhdl" {  } { { "sls_8bit_const_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_alu_struc_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_alu_struc_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_alu_struc_vhdl-sls_struc " "Found design unit 1: sls_8bit_alu_struc_vhdl-sls_struc" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002634 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_alu_struc_vhdl " "Found entity 1: sls_8bit_alu_struc_vhdl" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_add_sub_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_add_sub_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_add_sub_vhdl-sls_8bit_add_sub_func " "Found design unit 1: sls_8bit_add_sub_vhdl-sls_8bit_add_sub_func" {  } { { "sls_8bit_add_sub_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002639 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_add_sub_vhdl " "Found entity 1: sls_8bit_add_sub_vhdl" {  } { { "sls_8bit_add_sub_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_4loc_stack_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_4loc_stack_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_4loc_stack_vhdl-sls_stack " "Found design unit 1: sls_8bit_4loc_stack_vhdl-sls_stack" {  } { { "sls_8bit_4loc_stack_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002644 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_4loc_stack_vhdl " "Found entity 1: sls_8bit_4loc_stack_vhdl" {  } { { "sls_8bit_4loc_stack_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744865002644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002644 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "LD_OPR slsRISC_CU_vhdl.vhd(147) " "VHDL error at slsRISC_CU_vhdl.vhd(147): object \"LD_OPR\" is used but not declared" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 147 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1744865002646 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744865002732 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 17 00:43:22 2025 " "Processing ended: Thu Apr 17 00:43:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744865002732 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744865002732 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744865002732 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744865002732 ""}
