INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/BConv/BConv.sim/sim_1/synth/func/xsim/ModMul_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModMul
INFO: [VRFC 10-311] analyzing module delay__parameterized5
INFO: [VRFC 10-311] analyzing module delay__parameterized5_1
INFO: [VRFC 10-311] analyzing module delay__parameterized6
INFO: [VRFC 10-311] analyzing module delay__parameterized6_0
INFO: [VRFC 10-311] analyzing module delay__parameterized6_2
INFO: [VRFC 10-311] analyzing module delay__parameterized7
INFO: [VRFC 10-311] analyzing module delay__parameterized9
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-311] analyzing module dsp_mul_3
INFO: [VRFC 10-311] analyzing module dsp_mul_5
INFO: [VRFC 10-311] analyzing module dsp_mul__parameterized0
INFO: [VRFC 10-311] analyzing module dsp_mul__parameterized0_4
INFO: [VRFC 10-311] analyzing module dsp_mul__parameterized0_6
INFO: [VRFC 10-311] analyzing module glbl
