$date
	Sun Oct 23 07:26:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#897179
b1100 !
1"
#897182
b1100 &
b1100 %
1$
#897183
0"
#897186
b110 &
b110 %
#897190
b11 &
b11 %
#897194
b1010 &
b1010 %
#897198
b101 &
b101 %
#897202
b10000 &
b10000 %
#897206
b1000 &
b1000 %
#897210
b100 &
b100 %
#897214
b10 &
b10 %
#897218
b1 &
b1 %
1#
#897222
b0 &
0#
b0 %
0$
#1868707
b10111 !
1"
#1868710
b10111 &
b10111 %
1$
#1868711
0"
#1868714
b1000110 &
b1000110 %
#1868718
b100011 &
b100011 %
#1868722
b1101010 &
b1101010 %
#1868726
b110101 &
b110101 %
#1868730
b10100000 &
b10100000 %
#1868734
b1010000 &
b1010000 %
#1868738
b101000 &
b101000 %
#1868742
b10100 &
b10100 %
#1868746
b1010 &
b1010 %
#1868750
b101 &
b101 %
#1868754
b10000 &
b10000 %
#1868758
b1000 &
b1000 %
#1868762
b100 &
b100 %
#1868766
b10 &
b10 %
#1868770
b1 &
b1 %
1#
#1868774
b0 &
0#
b0 %
0$
#2926272
b110 !
1"
#2926274
b110 &
b110 %
1$
#2926275
0"
#2926278
b11 &
b11 %
#2926282
b1010 &
b1010 %
#2926286
b101 &
b101 %
#2926290
b10000 &
b10000 %
#2926294
b1000 &
b1000 %
#2926298
b100 &
b100 %
#2926302
b10 &
b10 %
#2926306
b1 &
b1 %
1#
#2926310
b0 &
0#
b0 %
0$
#4500012
