{
  "module_name": "cs35l45.h",
  "hash_id": "13415ae6fc0fa61c23f0a8819a4f24adc783c52489a0f0dc6513e642c5eed7fd",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/cs35l45.h",
  "human_readable_source": " \n \n\n#ifndef CS35L45_H\n#define CS35L45_H\n\n#include <linux/pm_runtime.h>\n#include <linux/regmap.h>\n#include <linux/regulator/consumer.h>\n#include <dt-bindings/sound/cs35l45.h>\n#include \"wm_adsp.h\"\n\n#define CS35L45_DEVID\t\t\t\t0x00000000\n#define CS35L45_REVID\t\t\t\t0x00000004\n#define CS35L45_RELID\t\t\t\t0x0000000C\n#define CS35L45_OTPID\t\t\t\t0x00000010\n#define CS35L45_SFT_RESET\t\t\t0x00000020\n#define CS35L45_GLOBAL_ENABLES\t\t\t0x00002014\n#define CS35L45_BLOCK_ENABLES\t\t\t0x00002018\n#define CS35L45_BLOCK_ENABLES2\t\t\t0x0000201C\n#define CS35L45_ERROR_RELEASE\t\t\t0x00002034\n#define CS35L45_SYNC_GPIO1\t\t\t0x00002430\n#define CS35L45_INTB_GPIO2_MCLK_REF\t\t0x00002434\n#define CS35L45_GPIO3\t\t\t\t0x00002438\n#define CS35L45_PWRMGT_CTL\t\t\t0x00002900\n#define CS35L45_WAKESRC_CTL\t\t\t0x00002904\n#define CS35L45_WKI2C_CTL\t\t\t0x00002908\n#define CS35L45_PWRMGT_STS\t\t\t0x0000290C\n#define CS35L45_REFCLK_INPUT\t\t\t0x00002C04\n#define CS35L45_GLOBAL_SAMPLE_RATE\t\t0x00002C0C\n#define CS35L45_BOOST_CCM_CFG\t\t\t0x00003808\n#define CS35L45_BOOST_DCM_CFG\t\t\t0x0000380C\n#define CS35L45_BOOST_OV_CFG\t\t\t0x0000382C\n#define CS35L45_ASP_ENABLES1\t\t\t0x00004800\n#define CS35L45_ASP_CONTROL1\t\t\t0x00004804\n#define CS35L45_ASP_CONTROL2\t\t\t0x00004808\n#define CS35L45_ASP_CONTROL3\t\t\t0x0000480C\n#define CS35L45_ASP_FRAME_CONTROL1\t\t0x00004810\n#define CS35L45_ASP_FRAME_CONTROL2\t\t0x00004814\n#define CS35L45_ASP_FRAME_CONTROL5\t\t0x00004820\n#define CS35L45_ASP_DATA_CONTROL1\t\t0x00004830\n#define CS35L45_ASP_DATA_CONTROL5\t\t0x00004840\n#define CS35L45_DACPCM1_INPUT\t\t\t0x00004C00\n#define CS35L45_ASPTX1_INPUT\t\t\t0x00004C20\n#define CS35L45_ASPTX2_INPUT\t\t\t0x00004C24\n#define CS35L45_ASPTX3_INPUT\t\t\t0x00004C28\n#define CS35L45_ASPTX4_INPUT\t\t\t0x00004C2C\n#define CS35L45_ASPTX5_INPUT\t\t\t0x00004C30\n#define CS35L45_DSP1RX1_INPUT\t\t\t0x00004C40\n#define CS35L45_DSP1RX2_INPUT\t\t\t0x00004C44\n#define CS35L45_DSP1RX3_INPUT\t\t\t0x00004C48\n#define CS35L45_DSP1RX4_INPUT\t\t\t0x00004C4C\n#define CS35L45_DSP1RX5_INPUT\t\t\t0x00004C50\n#define CS35L45_DSP1RX6_INPUT\t\t\t0x00004C54\n#define CS35L45_DSP1RX7_INPUT\t\t\t0x00004C58\n#define CS35L45_DSP1RX8_INPUT\t\t\t0x00004C5C\n#define CS35L45_LDPM_CONFIG\t\t\t0x00006404\n#define CS35L45_AMP_PCM_CONTROL\t\t\t0x00007000\n#define CS35L45_AMP_PCM_HPF_TST\t\t\t0x00007004\n#define CS35L45_IRQ1_CFG\t\t\t0x0000E000\n#define CS35L45_IRQ1_STATUS\t\t\t0x0000E004\n#define CS35L45_IRQ1_EINT_1\t\t\t0x0000E010\n#define CS35L45_IRQ1_EINT_2\t\t\t0x0000E014\n#define CS35L45_IRQ1_EINT_3\t\t\t0x0000E018\n#define CS35L45_IRQ1_EINT_4\t\t\t0x0000E01C\n#define CS35L45_IRQ1_EINT_5\t\t\t0x0000E020\n#define CS35L45_IRQ1_EINT_7\t\t\t0x0000E028\n#define CS35L45_IRQ1_EINT_8\t\t\t0x0000E02C\n#define CS35L45_IRQ1_EINT_18\t\t\t0x0000E054\n#define CS35L45_IRQ1_STS_1\t\t\t0x0000E090\n#define CS35L45_IRQ1_STS_2\t\t\t0x0000E094\n#define CS35L45_IRQ1_STS_3\t\t\t0x0000E098\n#define CS35L45_IRQ1_STS_4\t\t\t0x0000E09C\n#define CS35L45_IRQ1_STS_5\t\t\t0x0000E0A0\n#define CS35L45_IRQ1_STS_7\t\t\t0x0000E0A8\n#define CS35L45_IRQ1_STS_8\t\t\t0x0000E0AC\n#define CS35L45_IRQ1_STS_18\t\t\t0x0000E0D4\n#define CS35L45_IRQ1_MASK_1\t\t\t0x0000E110\n#define CS35L45_IRQ1_MASK_2\t\t\t0x0000E114\n#define CS35L45_IRQ1_MASK_3\t\t\t0x0000E118\n#define CS35L45_IRQ1_MASK_4\t\t\t0x0000E11C\n#define CS35L45_IRQ1_MASK_5\t\t\t0x0000E120\n#define CS35L45_IRQ1_MASK_6\t\t\t0x0000E124\n#define CS35L45_IRQ1_MASK_7\t\t\t0x0000E128\n#define CS35L45_IRQ1_MASK_8\t\t\t0x0000E12C\n#define CS35L45_IRQ1_MASK_9\t\t\t0x0000E130\n#define CS35L45_IRQ1_MASK_10\t\t\t0x0000E134\n#define CS35L45_IRQ1_MASK_11\t\t\t0x0000E138\n#define CS35L45_IRQ1_MASK_12\t\t\t0x0000E13C\n#define CS35L45_IRQ1_MASK_13\t\t\t0x0000E140\n#define CS35L45_IRQ1_MASK_14\t\t\t0x0000E144\n#define CS35L45_IRQ1_MASK_15\t\t\t0x0000E148\n#define CS35L45_IRQ1_MASK_16\t\t\t0x0000E14C\n#define CS35L45_IRQ1_MASK_17\t\t\t0x0000E150\n#define CS35L45_IRQ1_MASK_18\t\t\t0x0000E154\n#define CS35L45_GPIO_STATUS1\t\t\t0x0000F000\n#define CS35L45_GPIO1_CTRL1\t\t\t0x0000F008\n#define CS35L45_GPIO2_CTRL1\t\t\t0x0000F00C\n#define CS35L45_GPIO3_CTRL1\t\t\t0x0000F010\n#define CS35L45_DSP_MBOX_1\t\t\t0x00011000\n#define CS35L45_DSP_MBOX_2\t\t\t0x00011004\n#define CS35L45_DSP_VIRT1_MBOX_1\t\t0x00011020\n#define CS35L45_DSP_VIRT1_MBOX_2\t\t0x00011024\n#define CS35L45_DSP_VIRT1_MBOX_3\t\t0x00011028\n#define CS35L45_DSP_VIRT1_MBOX_4\t\t0x0001102C\n#define CS35L45_DSP_VIRT2_MBOX_1\t\t0x00011040\n#define CS35L45_DSP_VIRT2_MBOX_2\t\t0x00011044\n#define CS35L45_DSP_VIRT2_MBOX_3\t\t0x00011048\n#define CS35L45_DSP_VIRT2_MBOX_4\t\t0x0001104C\n#define CS35L45_DSP1_XMEM_PACK_0\t\t0x02000000\n#define CS35L45_DSP1_XMEM_PACK_4607\t\t0x020047FC\n#define CS35L45_DSP1_XMEM_UNPACK32_0\t\t0x02400000\n#define CS35L45_DSP1_XMEM_UNPACK32_3071\t0x02402FFC\n#define CS35L45_DSP1_SYS_ID\t\t\t0x025E0000\n#define CS35L45_DSP1_XMEM_UNPACK24_0\t\t0x02800000\n#define CS35L45_DSP1_XMEM_UNPACK24_6143\t0x02805FFC\n#define CS35L45_DSP1_CLOCK_FREQ\t\t0x02B80000\n#define CS35L45_DSP1_RX1_RATE\t\t\t0x02B80080\n#define CS35L45_DSP1_RX2_RATE\t\t\t0x02B80088\n#define CS35L45_DSP1_RX3_RATE\t\t\t0x02B80090\n#define CS35L45_DSP1_RX4_RATE\t\t\t0x02B80098\n#define CS35L45_DSP1_RX5_RATE\t\t\t0x02B800A0\n#define CS35L45_DSP1_RX6_RATE\t\t\t0x02B800A8\n#define CS35L45_DSP1_RX7_RATE\t\t\t0x02B800B0\n#define CS35L45_DSP1_RX8_RATE\t\t\t0x02B800B8\n#define CS35L45_DSP1_TX1_RATE\t\t\t0x02B80280\n#define CS35L45_DSP1_TX2_RATE\t\t\t0x02B80288\n#define CS35L45_DSP1_TX3_RATE\t\t\t0x02B80290\n#define CS35L45_DSP1_TX4_RATE\t\t\t0x02B80298\n#define CS35L45_DSP1_TX5_RATE\t\t\t0x02B802A0\n#define CS35L45_DSP1_TX6_RATE\t\t\t0x02B802A8\n#define CS35L45_DSP1_TX7_RATE\t\t\t0x02B802B0\n#define CS35L45_DSP1_TX8_RATE\t\t\t0x02B802B8\n#define CS35L45_DSP1_SCRATCH1\t\t\t0x02B805C0\n#define CS35L45_DSP1_SCRATCH2\t\t\t0x02B805C8\n#define CS35L45_DSP1_SCRATCH3\t\t\t0x02B805D0\n#define CS35L45_DSP1_SCRATCH4\t\t\t0x02B805D8\n#define CS35L45_DSP1_CCM_CORE_CONTROL\t\t0x02BC1000\n#define CS35L45_DSP1_YMEM_PACK_0\t\t0x02C00000\n#define CS35L45_DSP1_YMEM_PACK_1532\t\t0x02C017F0\n#define CS35L45_DSP1_YMEM_UNPACK32_0\t\t0x03000000\n#define CS35L45_DSP1_YMEM_UNPACK32_1022\t0x03000FF8\n#define CS35L45_DSP1_YMEM_UNPACK24_0\t\t0x03400000\n#define CS35L45_DSP1_YMEM_UNPACK24_2043\t0x03401FEC\n#define CS35L45_DSP1_PMEM_0\t\t\t0x03800000\n#define CS35L45_DSP1_PMEM_3834\t\t\t0x03803BE8\n#define CS35L45_LASTREG\t\t\t0x03C6EFE8\n\n \n#define CS35L45_SOFT_RESET_TRIGGER\t\t0x5A000000\n\n \n#define CS35L45_GLOBAL_EN_SHIFT\t\t\t0\n#define CS35L45_GLOBAL_EN_MASK\t\t\tBIT(0)\n\n \n#define CS35L45_IMON_EN_SHIFT\t\t\t13\n#define CS35L45_VMON_EN_SHIFT\t\t\t12\n#define CS35L45_VDD_BSTMON_EN_SHIFT\t\t9\n#define CS35L45_VDD_BATTMON_EN_SHIFT\t\t8\n#define CS35L45_BST_EN_SHIFT\t\t\t4\n#define CS35L45_BST_EN_MASK\t\t\tGENMASK(5, 4)\n\n#define CS35L45_BST_DISABLE_FET_ON              0x01\n\n \n#define CS35L45_ASP_EN_SHIFT\t\t\t27\n\n#define CS35L45_MEM_RDY_SHIFT\t\t\t1\n#define CS35L45_MEM_RDY_MASK\t\t\tBIT(1)\n\n \n#define CS35L45_GLOBAL_ERR_RLS_MASK\t\tBIT(11)\n\n \n#define CS35L45_CCM_CORE_RESET_SHIFT\t\t9\n#define CS35L45_CCM_CORE_RESET_MASK\t\tBIT(9)\n#define CS35L45_CCM_PM_REMAP_SHIFT\t\t7\n#define CS35L45_CCM_PM_REMAP_MASK\t\tBIT(7)\n#define CS35L45_CCM_CORE_EN_SHIFT\t\t0\n#define CS35L45_CCM_CORE_EN_MASK\t\tBIT(0)\n\n \n#define CS35L45_PLL_FORCE_EN_SHIFT\t\t16\n#define CS35L45_PLL_FORCE_EN_MASK\t\tBIT(16)\n#define CS35L45_PLL_OPEN_LOOP_SHIFT\t\t11\n#define CS35L45_PLL_OPEN_LOOP_MASK\t\tBIT(11)\n#define CS35L45_PLL_REFCLK_FREQ_SHIFT\t\t5\n#define CS35L45_PLL_REFCLK_FREQ_MASK\t\tGENMASK(10, 5)\n#define CS35L45_PLL_REFCLK_EN_SHIFT\t\t4\n#define CS35L45_PLL_REFCLK_EN_MASK\t\tBIT(4)\n#define CS35L45_PLL_REFCLK_SEL_SHIFT\t\t0\n#define CS35L45_PLL_REFCLK_SEL_MASK\t\tGENMASK(2, 0)\n\n#define CS35L45_PLL_REFCLK_SEL_BCLK\t\t0x0\n\n \n#define CS35L45_GLOBAL_FS_SHIFT\t\t\t0\n#define CS35L45_GLOBAL_FS_MASK\t\t\tGENMASK(4, 0)\n\n#define CS35L45_48P0_KHZ\t\t\t0x03\n#define CS35L45_96P0_KHZ\t\t\t0x04\n#define CS35L45_44P100_KHZ\t\t\t0x0B\n#define CS35L45_88P200_KHZ\t\t\t0x0C\n\n \n#define CS35L45_ASP_RX2_EN_SHIFT\t\t17\n#define CS35L45_ASP_RX1_EN_SHIFT\t\t16\n#define CS35L45_ASP_TX5_EN_SHIFT\t\t4\n#define CS35L45_ASP_TX4_EN_SHIFT\t\t3\n#define CS35L45_ASP_TX3_EN_SHIFT\t\t2\n#define CS35L45_ASP_TX2_EN_SHIFT\t\t1\n#define CS35L45_ASP_TX1_EN_SHIFT\t\t0\n\n \n#define CS35L45_ASP_WIDTH_RX_SHIFT\t\t24\n#define CS35L45_ASP_WIDTH_RX_MASK\t\tGENMASK(31, 24)\n#define CS35L45_ASP_WIDTH_TX_SHIFT\t\t16\n#define CS35L45_ASP_WIDTH_TX_MASK\t\tGENMASK(23, 16)\n#define CS35L45_ASP_FMT_SHIFT\t\t\t8\n#define CS35L45_ASP_FMT_MASK\t\t\tGENMASK(10, 8)\n#define CS35L45_ASP_BCLK_INV_SHIFT\t\t6\n#define CS35L45_ASP_BCLK_INV_MASK\t\tBIT(6)\n#define CS35L45_ASP_FSYNC_INV_SHIFT\t\t2\n#define CS35L45_ASP_FSYNC_INV_MASK\t\tBIT(2)\n\n#define CS35l45_ASP_FMT_DSP_A\t\t\t0\n#define CS35L45_ASP_FMT_I2S\t\t\t2\n\n \n#define CS35L45_ASP_DOUT_HIZ_CTRL_SHIFT\t\t0\n#define CS35L45_ASP_DOUT_HIZ_CTRL_MASK\t\tGENMASK(1, 0)\n\n \n#define CS35L45_ASP_TX4_SLOT_SHIFT\t\t24\n#define CS35L45_ASP_TX4_SLOT_MASK\t\tGENMASK(29, 24)\n#define CS35L45_ASP_TX3_SLOT_SHIFT\t\t16\n#define CS35L45_ASP_TX3_SLOT_MASK\t\tGENMASK(21, 16)\n#define CS35L45_ASP_TX2_SLOT_SHIFT\t\t8\n#define CS35L45_ASP_TX2_SLOT_MASK\t\tGENMASK(13, 8)\n#define CS35L45_ASP_TX1_SLOT_SHIFT\t\t0\n#define CS35L45_ASP_TX1_SLOT_MASK\t\tGENMASK(5, 0)\n\n#define CS35L45_ASP_TX_ALL_SLOTS\t\t(CS35L45_ASP_TX4_SLOT_MASK | \\\n\t\t\t\t\t\tCS35L45_ASP_TX3_SLOT_MASK  | \\\n\t\t\t\t\t\tCS35L45_ASP_TX2_SLOT_MASK  | \\\n\t\t\t\t\t\tCS35L45_ASP_TX1_SLOT_MASK)\n \n#define CS35L45_ASP_RX2_SLOT_SHIFT\t\t8\n#define CS35L45_ASP_RX2_SLOT_MASK\t\tGENMASK(13, 8)\n#define CS35L45_ASP_RX1_SLOT_SHIFT\t\t0\n#define CS35L45_ASP_RX1_SLOT_MASK\t\tGENMASK(5, 0)\n\n#define CS35L45_ASP_RX_ALL_SLOTS\t\t(CS35L45_ASP_RX2_SLOT_MASK | \\\n\t\t\t\t\t\tCS35L45_ASP_RX1_SLOT_MASK)\n\n \n \n#define CS35L45_ASP_WL_SHIFT\t\t\t0\n#define CS35L45_ASP_WL_MASK\t\t\tGENMASK(5, 0)\n\n \n#define CS35L45_AMP_VOL_PCM_SHIFT\t\t0\n#define CS35L45_AMP_VOL_PCM_WIDTH\t\t11\n\n \n#define CS35l45_HPF_DEFAULT\t\t\t0x00000000\n#define CS35L45_HPF_44P1\t\t\t0x000108BD\n#define CS35L45_HPF_88P2\t\t\t0x0001045F\n\n \n#define CS35L45_OTP_BOOT_DONE_STS_MASK\t\tBIT(1)\n#define CS35L45_OTP_BUSY_MASK\t\t\tBIT(0)\n\n \n#define CS35L45_GPIO_DIR_SHIFT\t\t\t31\n#define CS35L45_GPIO_DIR_MASK\t\t\tBIT(31)\n#define CS35L45_GPIO_LVL_SHIFT\t\t\t15\n#define CS35L45_GPIO_LVL_MASK\t\t\tBIT(15)\n#define CS35L45_GPIO_OP_CFG_SHIFT\t\t14\n#define CS35L45_GPIO_OP_CFG_MASK\t\tBIT(14)\n#define CS35L45_GPIO_POL_SHIFT\t\t\t12\n#define CS35L45_GPIO_POL_MASK\t\t\tBIT(12)\n\n \n#define CS35L45_GPIO_CTRL_SHIFT\t\t20\n#define CS35L45_GPIO_CTRL_MASK\t\t\tGENMASK(22, 20)\n#define CS35L45_GPIO_INVERT_SHIFT\t\t19\n#define CS35L45_GPIO_INVERT_MASK\t\tBIT(19)\n\n \n#define CS35L45_BST_UVP_ERR_SHIFT\t\t7\n#define CS35L45_BST_UVP_ERR_MASK\t\tBIT(7)\n#define CS35L45_BST_SHORT_ERR_SHIFT\t\t8\n#define CS35L45_BST_SHORT_ERR_MASK\t\tBIT(8)\n#define CS35L45_TEMP_ERR_SHIFT\t\t\t17\n#define CS35L45_TEMP_ERR_MASK\t\t\tBIT(17)\n#define CS35L45_MSM_GLOBAL_EN_ASSERT_SHIFT\t22\n#define CS35L45_MSM_GLOBAL_EN_ASSERT_MASK\tBIT(22)\n#define CS35L45_UVLO_VDDBATT_ERR_SHIFT\t29\n#define CS35L45_UVLO_VDDBATT_ERR_MASK\t\tBIT(29)\n#define CS35L45_AMP_SHORT_ERR_SHIFT\t\t31\n#define CS35L45_AMP_SHORT_ERR_MASK\t\tBIT(31)\n\n \n#define CS35L45_DSP_WDT_EXPIRE_SHIFT\t\t4\n#define CS35L45_DSP_WDT_EXPIRE_MASK\t\tBIT(4)\n#define CS35L45_DSP_VIRT2_MBOX_SHIFT\t\t21\n#define CS35L45_DSP_VIRT2_MBOX_MASK\t\tBIT(21)\n\n \n#define CS35L45_PLL_LOCK_FLAG_SHIFT\t\t1\n#define CS35L45_PLL_LOCK_FLAG_MASK\t\tBIT(1)\n#define CS35L45_PLL_UNLOCK_FLAG_RISE_SHIFT\t4\n#define CS35L45_PLL_UNLOCK_FLAG_RISE_MASK\tBIT(4)\n#define CS35L45_AMP_CAL_ERR_SHIFT\t\t25\n#define CS35L45_AMP_CAL_ERR_MASK\t\tBIT(25)\n\n \n#define CS35L45_GLOBAL_ERROR_SHIFT\t\t15\n#define CS35L45_GLOBAL_ERROR_MASK\t\tBIT(15)\n#define CS35L45_UVLO_VDDLV_ERR_SHIFT\t\t16\n#define CS35L45_UVLO_VDDLV_ERR_MASK\t\tBIT(16)\n\n \n#define CS35L45_PCM_SRC_MASK\t\t\t0x7F\n#define CS35L45_PCM_SRC_ZERO\t\t\t0x00\n#define CS35L45_PCM_SRC_ASP_RX1\t\t\t0x08\n#define CS35L45_PCM_SRC_ASP_RX2\t\t\t0x09\n#define CS35L45_PCM_SRC_VMON\t\t\t0x18\n#define CS35L45_PCM_SRC_IMON\t\t\t0x19\n#define CS35L45_PCM_SRC_ERR_VOL\t\t\t0x20\n#define CS35L45_PCM_SRC_CLASSH_TGT\t\t0x21\n#define CS35L45_PCM_SRC_VDD_BATTMON\t\t0x28\n#define CS35L45_PCM_SRC_VDD_BSTMON\t\t0x29\n#define CS35L45_PCM_SRC_DSP_TX1\t\t\t0x32\n#define CS35L45_PCM_SRC_DSP_TX2\t\t\t0x33\n#define CS35L45_PCM_SRC_TEMPMON\t\t\t0x3A\n#define CS35L45_PCM_SRC_INTERPOLATOR\t\t0x40\n#define CS35L45_PCM_SRC_IL_TARGET\t\t0x48\n\n#define CS35L45_RESET_HOLD_US\t\t\t2000\n#define CS35L45_RESET_US\t\t\t2000\n#define CS35L45_POST_GLOBAL_EN_US\t\t5000\n#define CS35L45_PRE_GLOBAL_DIS_US\t\t3000\n\n \n#define CS35L45_WKSRC_SYNC_GPIO1\t\tBIT(0)\n#define CS35L45_WKSRC_INT_GPIO2\t\t\tBIT(1)\n#define CS35L45_WKSRC_GPIO3\t\t\tBIT(2)\n#define CS35L45_WKSRC_SPI\t\t\tBIT(3)\n#define CS35L45_WKSRC_I2C\t\t\tBIT(4)\n#define CS35L45_UPDT_WKCTL_SHIFT\t\t15\n#define CS35L45_UPDT_WKCTL_MASK\t\t\tBIT(15)\n#define CS35L45_WKSRC_EN_SHIFT\t\t\t8\n#define CS35L45_WKSRC_EN_MASK\t\t\tGENMASK(12, 8)\n#define CS35L45_WKSRC_POL_SHIFT\t\t\t0\n#define CS35L45_WKSRC_POL_MASK\t\t\tGENMASK(3, 0)\n\n \n#define CS35L45_UPDT_WKI2C_SHIFT\t\t15\n#define CS35L45_UPDT_WKI2C_MASK\t\t\tBIT(15)\n#define CS35L45_WKI2C_ADDR_SHIFT\t\t0\n#define CS35L45_WKI2C_ADDR_MASK\t\t\tGENMASK(6, 0)\n\n#define CS35L45_SPI_MAX_FREQ\t\t\t4000000\n\nenum cs35l45_cspl_mboxstate {\n\tCSPL_MBOX_STS_RUNNING = 0,\n\tCSPL_MBOX_STS_PAUSED = 1,\n\tCSPL_MBOX_STS_RDY_FOR_REINIT = 2,\n\tCSPL_MBOX_STS_HIBERNATE = 3,\n};\n\nenum cs35l45_cspl_mboxcmd {\n\tCSPL_MBOX_CMD_NONE = 0,\n\tCSPL_MBOX_CMD_PAUSE = 1,\n\tCSPL_MBOX_CMD_RESUME = 2,\n\tCSPL_MBOX_CMD_REINIT = 3,\n\tCSPL_MBOX_CMD_STOP_PRE_REINIT = 4,\n\tCSPL_MBOX_CMD_HIBERNATE = 5,\n\tCSPL_MBOX_CMD_OUT_OF_HIBERNATE = 6,\n\tCSPL_MBOX_CMD_UNKNOWN_CMD = -1,\n\tCSPL_MBOX_CMD_INVALID_SEQUENCE = -2,\n};\n\nenum control_bus_type {\n\tCONTROL_BUS_I2C = 0,\n\tCONTROL_BUS_SPI = 1,\n};\n\n#define CS35L45_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | \\\n\t\t\t SNDRV_PCM_FMTBIT_S24_3LE| \\\n\t\t\t SNDRV_PCM_FMTBIT_S24_LE)\n\n#define CS35L45_RATES (SNDRV_PCM_RATE_44100 | \\\n\t\t       SNDRV_PCM_RATE_48000 | \\\n\t\t       SNDRV_PCM_RATE_88200 | \\\n\t\t       SNDRV_PCM_RATE_96000)\n\n \n#define CS35L45_IRQ(_irq, _name, _hand)\t\t\\\n\t{\t\t\t\t\t\\\n\t\t.irq = CS35L45_ ## _irq ## _IRQ,\\\n\t\t.name = _name,\t\t\t\\\n\t\t.handler = _hand,\t\t\\\n\t}\n\nstruct cs35l45_irq {\n\tint irq;\n\tconst char *name;\n\tirqreturn_t (*handler)(int irq, void *data);\n};\n\n#define CS35L45_REG_IRQ(_reg, _irq)\t\t\t\t\t\\\n\t[CS35L45_ ## _irq ## _IRQ] = {\t\t\t\t\t\\\n\t\t.reg_offset = (CS35L45_ ## _reg) - CS35L45_IRQ1_EINT_1,\t\\\n\t\t.mask = CS35L45_ ## _irq ## _MASK\t\t\t\\\n\t}\n\nenum cs35l45_irq_list {\n\tCS35L45_AMP_SHORT_ERR_IRQ,\n\tCS35L45_UVLO_VDDBATT_ERR_IRQ,\n\tCS35L45_BST_SHORT_ERR_IRQ,\n\tCS35L45_BST_UVP_ERR_IRQ,\n\tCS35L45_TEMP_ERR_IRQ,\n\tCS35L45_AMP_CAL_ERR_IRQ,\n\tCS35L45_UVLO_VDDLV_ERR_IRQ,\n\tCS35L45_GLOBAL_ERROR_IRQ,\n\tCS35L45_DSP_WDT_EXPIRE_IRQ,\n\tCS35L45_PLL_UNLOCK_FLAG_RISE_IRQ,\n\tCS35L45_PLL_LOCK_FLAG_IRQ,\n\tCS35L45_DSP_VIRT2_MBOX_IRQ,\n\tCS35L45_NUM_IRQ\n};\n\n#define CS35L45_MBOX3_CMD_MASK\t\t0xFF\n#define CS35L45_MBOX3_CMD_SHIFT\t\t0\n#define CS35L45_MBOX3_DATA_MASK\t\t0xFFFFFF00\n#define CS35L45_MBOX3_DATA_SHIFT\t8\n\nenum mbox3_events {\n\tEVENT_SPEAKER_STATUS = 0x66,\n\tEVENT_BOOT_DONE = 0x67,\n};\n\nstruct cs35l45_private {\n\tstruct wm_adsp dsp;  \n\tstruct device *dev;\n\tstruct regmap *regmap;\n\tstruct gpio_desc *reset_gpio;\n\tstruct regulator *vdd_batt;\n\tstruct regulator *vdd_a;\n\tbool initialized;\n\tbool sysclk_set;\n\tu8 slot_width;\n\tu8 slot_count;\n\tint irq_invert;\n\tint irq;\n\tunsigned int i2c_addr;\n\tenum control_bus_type bus_type;\n\tstruct regmap_irq_chip_data *irq_data;\n};\n\nextern const struct dev_pm_ops cs35l45_pm_ops;\nextern const struct regmap_config cs35l45_i2c_regmap;\nextern const struct regmap_config cs35l45_spi_regmap;\nint cs35l45_apply_patch(struct cs35l45_private *cs35l45);\nunsigned int cs35l45_get_clk_freq_id(unsigned int freq);\nint cs35l45_probe(struct cs35l45_private *cs35l45);\nvoid cs35l45_remove(struct cs35l45_private *cs35l45);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}