Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sat Dec 14 01:19:14 2024
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing -file postroute_timing_min_allsugg_stra.rpt -delay_type min -max_paths 100
| Design            : mipi_csi_top_v2
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 dphy_data_p_i[3]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst3/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.434ns (74.463%)  route 0.149ns (25.537%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.613ns (routing 0.001ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    AB21                                              0.000     1.000 r  dphy_data_p_i[3] (IN)
                         net (fo=0)                   0.079     1.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/I
    HPIOBDIFFINBUF_X0Y40 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.384 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.424    mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.424 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     1.454    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_3
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     1.583 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst3/DATAOUT
                         net (fo=1, routed)           0.000     1.583    mipi_subsystem/mipi_dphy/idelay_hs_data_x_3
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.871    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.899 r  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.613     1.512    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK
                         clock pessimism              0.000     1.512    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.162     1.674    mipi_subsystem/mipi_dphy/ISERDESE3_inst3
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.074ns  (arrival time - required time)
  Source:                 dphy_data_p_i[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst0/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.583ns  (logic 0.434ns (74.463%)  route 0.149ns (25.537%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 2.764 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.615ns (routing 0.001ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    W20                                               0.000     2.250 r  dphy_data_p_i[0] (IN)
                         net (fo=0)                   0.079     2.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/I
    HPIOBDIFFINBUF_X0Y35 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     2.704    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_0
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.833 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/DATAOUT
                         net (fo=1, routed)           0.000     2.833    mipi_subsystem/mipi_dphy/idelay_hs_data_x_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.736 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.615     2.764    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.764    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     2.907    mipi_subsystem/mipi_dphy/ISERDESE3_inst0
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.073ns  (arrival time - required time)
  Source:                 dphy_data_p_i[2]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst2/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.582ns  (logic 0.434ns (74.591%)  route 0.148ns (25.409%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 2.762 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.613ns (routing 0.001ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD20                                              0.000     2.250 r  dphy_data_p_i[2] (IN)
                         net (fo=0)                   0.079     2.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/I
    HPIOBDIFFINBUF_X0Y41 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     2.703    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_2
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.832 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst2/DATAOUT
                         net (fo=1, routed)           0.000     2.832    mipi_subsystem/mipi_dphy/idelay_hs_data_x_2
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.736 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.613     2.762    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.762    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     2.905    mipi_subsystem/mipi_dphy/ISERDESE3_inst2
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.064ns  (arrival time - required time)
  Source:                 dphy_data_p_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst1/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.582ns  (logic 0.434ns (74.591%)  route 0.148ns (25.409%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 2.762 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.613ns (routing 0.001ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC19                                              0.000     2.250 r  dphy_data_p_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/I
    HPIOBDIFFINBUF_X0Y38 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     2.703    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_1
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.832 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst1/DATAOUT
                         net (fo=1, routed)           0.000     2.832    mipi_subsystem/mipi_dphy/idelay_hs_data_x_1
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.736 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.613     2.762    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.762    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.134     2.896    mipi_subsystem/mipi_dphy/ISERDESE3_inst1
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.058ns (15.491%)  route 0.316ns (84.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.007ns
    Source Clock Delay      (SCD):    6.652ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Net Delay (Source):      1.384ns (routing 0.512ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.562ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.384     6.652    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     6.710 r  pixel_processor/output_reformatter/read_address_reg[3]/Q
                         net (fo=31, routed)          0.316     7.026    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.907     7.007    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.065     7.072    
    RAMB36_X1Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.045     7.027    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.027    
                         arrival time                           7.026    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.058ns (13.531%)  route 0.371ns (86.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Net Delay (Source):      1.067ns (routing 0.175ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.193ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.067     1.067    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X12Y83         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.125 r  pixel_processor/debayer_filter/output_o_reg[30]/Q
                         net (fo=2, routed)           0.371     1.496    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y8          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.539     1.539    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.018     1.521    
    RAMB36_X0Y8          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.028     1.493    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.058ns (12.325%)  route 0.413ns (87.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.045ns
    Source Clock Delay      (SCD):    6.652ns
    Clock Pessimism Removal (CPR):    -0.118ns
  Clock Net Delay (Source):      1.384ns (routing 0.512ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.562ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.384     6.652    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     6.710 r  pixel_processor/output_reformatter/read_address_reg[1]/Q
                         net (fo=31, routed)          0.413     7.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X0Y53         RAMB18E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.945     7.045    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y53         RAMB18E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.118     7.163    
    RAMB18_X0Y53         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.045     7.118    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -7.118    
                         arrival time                           7.122    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.057ns (23.925%)  route 0.181ns (76.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.059ns (routing 0.175ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.193ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.059     1.059    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X10Y97         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.116 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[16]/Q
                         net (fo=4, routed)           0.181     1.297    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.394     1.394    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.320    
    RAMB36_X1Y19         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.028     1.292    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.058ns (27.428%)  route 0.153ns (72.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.061ns (routing 0.175ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.193ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.061     1.061    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X12Y84         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.119 r  pixel_processor/debayer_filter/output_o_reg[36]/Q
                         net (fo=2, routed)           0.153     1.272    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.367     1.367    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.293    
    RAMB36_X1Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.028     1.265    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.058ns (15.512%)  route 0.316ns (84.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.001ns
    Source Clock Delay      (SCD):    6.654ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Net Delay (Source):      1.386ns (routing 0.512ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.901ns (routing 0.562ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.386     6.654    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.712 r  pixel_processor/output_reformatter/read_address_reg[8]/Q
                         net (fo=31, routed)          0.316     7.028    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y21         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.901     7.001    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y21         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.065     7.066    
    RAMB36_X1Y21         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.045     7.021    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.021    
                         arrival time                           7.028    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 mipi_subsystem/lane_aligner/last_bytes_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/lane_aligner/last_bytes_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.060ns (28.846%)  route 0.148ns (71.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.072ns (routing 0.175ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.193ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.072     1.072    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X13Y102        FDRE                                         r  mipi_subsystem/lane_aligner/last_bytes_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.132 r  mipi_subsystem/lane_aligner/last_bytes_reg[0][10]/Q
                         net (fo=2, routed)           0.148     1.280    mipi_subsystem/lane_aligner/last_bytes_reg[0][10]
    SLICE_X14Y100        FDRE                                         r  mipi_subsystem/lane_aligner/last_bytes_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.283     1.283    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X14Y100        FDRE                                         r  mipi_subsystem/lane_aligner/last_bytes_reg[1][10]/C
                         clock pessimism             -0.071     1.212    
    SLICE_X14Y100        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.272    mipi_subsystem/lane_aligner/last_bytes_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/last_ram_outputs_reg[2][33]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/last_ram_outputs_stage2_reg[2][33]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.057ns (24.930%)  route 0.172ns (75.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.057ns (routing 0.175ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.193ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.057     1.057    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X10Y80         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.114 r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][33]/Q
                         net (fo=7, routed)           0.172     1.286    pixel_processor/debayer_filter/last_ram_outputs_reg_n_0_[2][33]
    SLICE_X14Y80         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_stage2_reg[2][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.286     1.286    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X14Y80         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_stage2_reg[2][33]/C
                         clock pessimism             -0.071     1.215    
    SLICE_X14Y80         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.277    pixel_processor/debayer_filter/last_ram_outputs_stage2_reg[2][33]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.059ns (10.638%)  route 0.496ns (89.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.180ns
    Source Clock Delay      (SCD):    6.654ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Net Delay (Source):      1.386ns (routing 0.512ns, distribution 0.874ns)
  Clock Net Delay (Destination): 2.080ns (routing 0.562ns, distribution 1.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.386     6.654    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     6.713 r  pixel_processor/output_reformatter/read_address_reg[5]/Q
                         net (fo=31, routed)          0.496     7.208    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.080     7.180    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.065     7.245    
    RAMB36_X1Y16         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.045     7.200    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.200    
                         arrival time                           7.208    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.863%)  route 0.504ns (78.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.167ns
    Source Clock Delay      (SCD):    6.656ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      1.389ns (routing 0.512ns, distribution 0.877ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.562ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.389     6.656    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
    SLICE_X7Y81          FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     6.715 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=1, routed)           0.191     6.906    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/POR_B
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     6.988 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.313     7.301    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB18_X0Y22         RAMB18E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.067     7.167    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y22         RAMB18E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.114     7.281    
    RAMB18_X0Y22         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.292    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -7.292    
                         arrival time                           7.301    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_valid_o_reg/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.821%)  route 0.095ns (40.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.060ns (routing 0.175ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.193ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.060     1.060    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/debayer_filter/output_valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.120 r  pixel_processor/debayer_filter/output_valid_o_reg/Q
                         net (fo=8, routed)           0.071     1.191    pixel_processor/output_reformatter/output_valid_o
    SLICE_X0Y93          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081     1.272 r  pixel_processor/output_reformatter/write_address[3]_i_1/O
                         net (fo=1, routed)           0.024     1.296    pixel_processor/output_reformatter/p_0_in__0[3]
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.294     1.294    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[3]/C
                         clock pessimism             -0.071     1.223    
    SLICE_X0Y93          FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.283    pixel_processor/output_reformatter/write_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.061ns (28.007%)  route 0.157ns (71.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.108ns
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    4.846ns
  Clock Net Delay (Source):      1.842ns (routing 1.097ns, distribution 0.745ns)
  Clock Net Delay (Destination): 2.095ns (routing 1.201ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.842     4.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.157     4.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A3
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.095     9.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                         clock pessimism             -4.846     4.262    
    SLICE_X61Y110        RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP
  -------------------------------------------------------------------
                         required time                         -4.353    
                         arrival time                           4.365    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.061ns (28.007%)  route 0.157ns (71.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.108ns
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    4.846ns
  Clock Net Delay (Source):      1.842ns (routing 1.097ns, distribution 0.745ns)
  Clock Net Delay (Destination): 2.095ns (routing 1.201ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.842     4.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.157     4.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A3
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.095     9.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/CLK
                         clock pessimism             -4.846     4.262    
    SLICE_X61Y110        RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP
  -------------------------------------------------------------------
                         required time                         -4.353    
                         arrival time                           4.365    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.061ns (28.007%)  route 0.157ns (71.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.108ns
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    4.846ns
  Clock Net Delay (Source):      1.842ns (routing 1.097ns, distribution 0.745ns)
  Clock Net Delay (Destination): 2.095ns (routing 1.201ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.842     4.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.157     4.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A3
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.095     9.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                         clock pessimism             -4.846     4.262    
    SLICE_X61Y110        RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP
  -------------------------------------------------------------------
                         required time                         -4.353    
                         arrival time                           4.365    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.061ns (28.007%)  route 0.157ns (71.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.108ns
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    4.846ns
  Clock Net Delay (Source):      1.842ns (routing 1.097ns, distribution 0.745ns)
  Clock Net Delay (Destination): 2.095ns (routing 1.201ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.842     4.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.157     4.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A3
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.095     9.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/CLK
                         clock pessimism             -4.846     4.262    
    SLICE_X61Y110        RAMD32 (Hold_H5LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP
  -------------------------------------------------------------------
                         required time                         -4.353    
                         arrival time                           4.365    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_byte_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.057ns (33.589%)  route 0.113ns (66.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.057ns (routing 0.175ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.193ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.057     1.057    mipi_subsystem/gen_byte_aligner[2].byte_aligner/byte_o_reg[7]_0
    SLICE_X9Y109         FDRE                                         r  mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_byte_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.114 r  mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_byte_2_reg[5]/Q
                         net (fo=9, routed)           0.113     1.227    mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_byte_2_reg_n_0_[5]
    SLICE_X8Y110         FDRE                                         r  mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.222     1.222    mipi_subsystem/gen_byte_aligner[2].byte_aligner/byte_o_reg[7]_0
    SLICE_X8Y110         FDRE                                         r  mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_word_reg[5]/C
                         clock pessimism             -0.071     1.151    
    SLICE_X8Y110         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.213    mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_word_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.058ns (26.491%)  route 0.161ns (73.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.061ns (routing 0.175ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.193ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.061     1.061    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X12Y84         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.119 r  pixel_processor/debayer_filter/output_o_reg[39]/Q
                         net (fo=2, routed)           0.161     1.280    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.367     1.367    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.293    
    RAMB36_X1Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.028     1.265    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.058ns (10.173%)  route 0.512ns (89.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.187ns
    Source Clock Delay      (SCD):    6.652ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Net Delay (Source):      1.384ns (routing 0.512ns, distribution 0.872ns)
  Clock Net Delay (Destination): 2.087ns (routing 0.562ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.384     6.652    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     6.710 r  pixel_processor/output_reformatter/read_address_reg[3]/Q
                         net (fo=31, routed)          0.512     7.222    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.087     7.187    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.065     7.252    
    RAMB36_X2Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.045     7.207    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.207    
                         arrival time                           7.222    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.058ns (23.395%)  route 0.190ns (76.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.060ns (routing 0.175ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.193ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.060     1.060    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X11Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.118 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[9]/Q
                         net (fo=4, routed)           0.190     1.308    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.394     1.394    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.320    
    RAMB36_X1Y19         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.028     1.292    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.059ns (23.848%)  route 0.188ns (76.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.061ns (routing 0.175ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.193ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.061     1.061    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X13Y94         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.120 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[24]/Q
                         net (fo=4, routed)           0.188     1.308    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[15]
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.394     1.394    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.320    
    RAMB36_X1Y19         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[14])
                                                     -0.028     1.292    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.058ns (13.380%)  route 0.375ns (86.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.048ns (routing 0.175ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.193ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.048     1.048    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X9Y85          FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.106 r  pixel_processor/debayer_filter/output_o_reg[98]/Q
                         net (fo=2, routed)           0.375     1.481    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y12         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.567     1.567    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.493    
    RAMB36_X1Y12         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.028     1.465    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.058ns (27.052%)  route 0.156ns (72.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.067ns (routing 0.175ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.193ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.067     1.067    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X12Y83         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.125 r  pixel_processor/debayer_filter/output_o_reg[31]/Q
                         net (fo=2, routed)           0.156     1.282    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.367     1.367    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.293    
    RAMB36_X1Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.028     1.265    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.057ns (26.462%)  route 0.158ns (73.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.066ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.066ns (routing 0.175ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.193ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.066     1.066    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X12Y83         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.123 r  pixel_processor/debayer_filter/output_o_reg[33]/Q
                         net (fo=2, routed)           0.158     1.282    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.367     1.367    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.293    
    RAMB36_X1Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.028     1.265    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_valid_o_reg/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.152ns (62.887%)  route 0.090ns (37.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.060ns (routing 0.175ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.193ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.060     1.060    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/debayer_filter/output_valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.120 r  pixel_processor/debayer_filter/output_valid_o_reg/Q
                         net (fo=8, routed)           0.081     1.201    pixel_processor/output_reformatter/output_valid_o
    SLICE_X0Y93          LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.092     1.293 r  pixel_processor/output_reformatter/write_address[1]_i_1/O
                         net (fo=1, routed)           0.009     1.302    pixel_processor/output_reformatter/p_0_in__0[1]
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.294     1.294    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[1]/C
                         clock pessimism             -0.071     1.223    
    SLICE_X0Y93          FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.285    pixel_processor/output_reformatter/write_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.058ns (9.648%)  route 0.543ns (90.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.167ns
    Source Clock Delay      (SCD):    6.652ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      1.384ns (routing 0.512ns, distribution 0.872ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.562ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.384     6.652    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     6.710 r  pixel_processor/output_reformatter/read_address_reg[3]/Q
                         net (fo=31, routed)          0.543     7.253    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y22         RAMB18E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.067     7.167    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y22         RAMB18E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.114     7.281    
    RAMB18_X0Y22         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.045     7.236    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -7.236    
                         arrival time                           7.253    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.058ns (14.449%)  route 0.343ns (85.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.078ns (routing 0.175ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.193ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.078     1.078    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X15Y77         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.136 r  pixel_processor/debayer_filter/output_o_reg[20]/Q
                         net (fo=2, routed)           0.343     1.479    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y23         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.563     1.563    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y23         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.489    
    RAMB36_X1Y23         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.028     1.461    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.059ns (14.237%)  route 0.355ns (85.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.065ns (routing 0.175ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.193ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.065     1.065    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X11Y78         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.124 r  pixel_processor/debayer_filter/output_o_reg[19]/Q
                         net (fo=2, routed)           0.355     1.480    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X1Y23         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.563     1.563    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y23         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.489    
    RAMB36_X1Y23         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.028     1.461    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.059ns (10.631%)  route 0.496ns (89.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.170ns
    Source Clock Delay      (SCD):    6.654ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Net Delay (Source):      1.386ns (routing 0.512ns, distribution 0.874ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.562ns, distribution 1.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.386     6.654    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     6.713 r  pixel_processor/output_reformatter/read_address_reg[7]/Q
                         net (fo=31, routed)          0.496     7.209    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y14         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.070     7.170    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y14         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.065     7.235    
    RAMB36_X1Y14         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.045     7.190    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.190    
                         arrival time                           7.209    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.058ns (9.977%)  route 0.523ns (90.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.196ns
    Source Clock Delay      (SCD):    6.654ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Net Delay (Source):      1.386ns (routing 0.512ns, distribution 0.874ns)
  Clock Net Delay (Destination): 2.096ns (routing 0.562ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.386     6.654    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.712 r  pixel_processor/output_reformatter/read_address_reg[8]/Q
                         net (fo=31, routed)          0.523     7.235    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.096     7.196    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.065     7.261    
    RAMB36_X2Y20         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.045     7.216    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.216    
                         arrival time                           7.235    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.227%)  route 0.075ns (65.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.042ns
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Net Delay (Source):      0.870ns (routing 0.315ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.348ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.870     3.946    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.985 r  pixel_processor/output_reformatter/read_address_reg[7]/Q
                         net (fo=31, routed)          0.075     4.060    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.041     2.890    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.051     4.042    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.008     4.034    
    RAMB36_X0Y20         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.006     4.040    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.040    
                         arrival time                           4.060    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.058ns (25.729%)  route 0.167ns (74.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.061ns (routing 0.175ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.193ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.061     1.061    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X12Y84         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.119 r  pixel_processor/debayer_filter/output_o_reg[37]/Q
                         net (fo=2, routed)           0.167     1.286    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.367     1.367    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.293    
    RAMB36_X1Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.028     1.265    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.141ns (21.522%)  route 0.514ns (78.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.165ns
    Source Clock Delay      (SCD):    6.656ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      1.389ns (routing 0.512ns, distribution 0.877ns)
  Clock Net Delay (Destination): 2.065ns (routing 0.562ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.389     6.656    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
    SLICE_X7Y81          FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     6.715 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=1, routed)           0.191     6.906    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/POR_B
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     6.988 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.323     7.311    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y9          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.065     7.165    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.114     7.279    
    RAMB36_X0Y9          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.290    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.290    
                         arrival time                           7.311    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.059ns (9.868%)  route 0.539ns (90.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.161ns
    Source Clock Delay      (SCD):    6.654ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      1.386ns (routing 0.512ns, distribution 0.874ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.562ns, distribution 1.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.386     6.654    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     6.713 r  pixel_processor/output_reformatter/read_address_reg[7]/Q
                         net (fo=31, routed)          0.539     7.252    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y8          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.061     7.161    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.114     7.275    
    RAMB36_X0Y8          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.045     7.230    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.230    
                         arrival time                           7.252    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 mipi_subsystem/lane_aligner/lane_byte_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.059ns (45.385%)  route 0.071ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.069ns (routing 0.175ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.193ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.069     1.069    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X13Y101        FDRE                                         r  mipi_subsystem/lane_aligner/lane_byte_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.128 r  mipi_subsystem/lane_aligner/lane_byte_o_reg[8]/Q
                         net (fo=1, routed)           0.071     1.199    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[23]_1[8]
    SLICE_X13Y100        FDRE                                         r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.237     1.237    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg_0
    SLICE_X13Y100        FDRE                                         r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[8]/C
                         clock pessimism             -0.123     1.114    
    SLICE_X13Y100        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.176    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.059ns (12.045%)  route 0.431ns (87.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.045ns
    Source Clock Delay      (SCD):    6.652ns
    Clock Pessimism Removal (CPR):    -0.118ns
  Clock Net Delay (Source):      1.384ns (routing 0.512ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.562ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.384     6.652    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     6.711 r  pixel_processor/output_reformatter/read_address_reg[4]/Q
                         net (fo=31, routed)          0.431     7.142    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X0Y53         RAMB18E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.945     7.045    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y53         RAMB18E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.118     7.163    
    RAMB18_X0Y53         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.045     7.118    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -7.118    
                         arrival time                           7.142    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.058ns (21.961%)  route 0.206ns (78.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.053ns (routing 0.175ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.193ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.053     1.053    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X10Y94         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.111 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[12]/Q
                         net (fo=4, routed)           0.206     1.317    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.394     1.394    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.320    
    RAMB36_X1Y19         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.028     1.292    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.444ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    4.422ns
  Clock Net Delay (Source):      1.128ns (routing 0.649ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.719ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.128     3.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.039     3.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[2]
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.268     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -4.422     3.023    
    SLICE_X60Y111        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/RAM_out_reg_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/last_ram_outputs_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.058ns (30.052%)  route 0.135ns (69.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.050ns (routing 0.175ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.193ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.050     1.050    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X4Y76          FDRE                                         r  pixel_processor/debayer_filter/RAM_out_reg_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.108 r  pixel_processor/debayer_filter/RAM_out_reg_reg[0][18]/Q
                         net (fo=1, routed)           0.135     1.243    pixel_processor/debayer_filter/RAM_out_reg_reg[0]_4[18]
    SLICE_X7Y76          FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.226     1.226    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X7Y76          FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[0][18]/C
                         clock pessimism             -0.071     1.155    
    SLICE_X7Y76          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.217    pixel_processor/debayer_filter/last_ram_outputs_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.058ns (25.729%)  route 0.167ns (74.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.066ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.066ns (routing 0.175ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.193ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.066     1.066    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X12Y83         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.124 r  pixel_processor/debayer_filter/output_o_reg[35]/Q
                         net (fo=2, routed)           0.167     1.292    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.367     1.367    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.293    
    RAMB36_X1Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.028     1.265    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.939%)  route 0.074ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.664ns
    Source Clock Delay      (SCD):    6.640ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Net Delay (Source):      1.372ns (routing 0.512ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.562ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.372     6.640    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     6.698 r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[10]/Q
                         net (fo=1, routed)           0.074     6.772    pixel_processor/output_reformatter/input_pixel_count_meta2[10]
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.564     6.664    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[10]/C
                         clock pessimism              0.019     6.683    
    SLICE_X3Y101         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     6.745    pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.745    
                         arrival time                           6.772    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.058ns (22.438%)  route 0.200ns (77.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.054ns (routing 0.175ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.193ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.054     1.054    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X9Y84          FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.112 r  pixel_processor/debayer_filter/output_o_reg[91]/Q
                         net (fo=2, routed)           0.200     1.312    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.386     1.386    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.312    
    RAMB36_X1Y16         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.028     1.284    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.058ns (13.666%)  route 0.366ns (86.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.065ns (routing 0.175ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.193ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.065     1.065    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X11Y78         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.123 r  pixel_processor/debayer_filter/output_o_reg[16]/Q
                         net (fo=2, routed)           0.366     1.490    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y23         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.563     1.563    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y23         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.489    
    RAMB36_X1Y23         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.028     1.461    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.059ns (29.043%)  route 0.144ns (70.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.076ns
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    4.846ns
  Clock Net Delay (Source):      1.811ns (routing 1.097ns, distribution 0.714ns)
  Clock Net Delay (Destination): 2.063ns (routing 1.201ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.811     4.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X73Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/Q
                         net (fo=4, routed)           0.144     4.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/D[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.063     9.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism             -4.846     4.230    
    SLICE_X72Y103        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.292    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.192%)  route 0.524ns (78.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.167ns
    Source Clock Delay      (SCD):    6.656ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      1.389ns (routing 0.512ns, distribution 0.877ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.562ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.389     6.656    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
    SLICE_X7Y81          FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     6.715 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=1, routed)           0.191     6.906    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/POR_B
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     6.988 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.333     7.322    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.067     7.167    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.114     7.281    
    RAMB36_X0Y10         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.292    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.292    
                         arrival time                           7.322    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_byte_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.734%)  route 0.080ns (57.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    1.056ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.056ns (routing 0.175ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.193ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.056     1.056    mipi_subsystem/gen_byte_aligner[2].byte_aligner/byte_o_reg[7]_0
    SLICE_X8Y109         FDRE                                         r  mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_byte_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.116 r  mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_byte_2_reg[1]/Q
                         net (fo=5, routed)           0.080     1.196    mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_byte_2_reg_n_0_[1]
    SLICE_X8Y110         FDRE                                         r  mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.227     1.227    mipi_subsystem/gen_byte_aligner[2].byte_aligner/byte_o_reg[7]_0
    SLICE_X8Y110         FDRE                                         r  mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_word_reg[1]/C
                         clock pessimism             -0.121     1.106    
    SLICE_X8Y110         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.166    mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_word_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 mipi_subsystem/lane_aligner/last_bytes_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/lane_aligner/last_bytes_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.060ns (25.641%)  route 0.174ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.071ns (routing 0.175ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.193ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.071     1.071    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X13Y103        FDRE                                         r  mipi_subsystem/lane_aligner/last_bytes_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.131 r  mipi_subsystem/lane_aligner/last_bytes_reg[0][13]/Q
                         net (fo=2, routed)           0.174     1.305    mipi_subsystem/lane_aligner/last_bytes_reg[0][13]
    SLICE_X14Y102        FDRE                                         r  mipi_subsystem/lane_aligner/last_bytes_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.285     1.285    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X14Y102        FDRE                                         r  mipi_subsystem/lane_aligner/last_bytes_reg[1][13]/C
                         clock pessimism             -0.071     1.214    
    SLICE_X14Y102        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.274    mipi_subsystem/lane_aligner/last_bytes_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.061ns (34.659%)  route 0.115ns (65.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.658ns
    Source Clock Delay      (SCD):    6.640ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Net Delay (Source):      1.372ns (routing 0.512ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.562ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.372     6.640    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     6.701 r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[9]/Q
                         net (fo=1, routed)           0.115     6.816    pixel_processor/output_reformatter/input_pixel_count_meta2[9]
    SLICE_X4Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.558     6.658    pixel_processor/output_reformatter/CLK
    SLICE_X4Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[9]/C
                         clock pessimism              0.067     6.725    
    SLICE_X4Y101         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     6.785    pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.785    
                         arrival time                           6.816    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 signal_debug/inst/PROBE_IN_INST/data_int_sync2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/up_activity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.082ns (45.126%)  route 0.100ns (54.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      1.846ns (routing 0.852ns, distribution 0.994ns)
  Clock Net Delay (Destination): 2.083ns (routing 0.936ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.846     2.802    signal_debug/inst/PROBE_IN_INST/out
    SLICE_X60Y105        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/data_int_sync2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.862 f  signal_debug/inst/PROBE_IN_INST/data_int_sync2_reg[2]/Q
                         net (fo=3, routed)           0.071     2.933    signal_debug/inst/PROBE_IN_INST/data_int_sync2[2]
    SLICE_X61Y105        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     2.955 r  signal_debug/inst/PROBE_IN_INST/up_activity[2]_i_1/O
                         net (fo=1, routed)           0.029     2.984    signal_debug/inst/PROBE_IN_INST/up_activity116_out
    SLICE_X61Y105        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/up_activity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.083     3.222    signal_debug/inst/PROBE_IN_INST/out
    SLICE_X61Y105        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/up_activity_reg[2]/C
                         clock pessimism             -0.328     2.893    
    SLICE_X61Y105        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.953    signal_debug/inst/PROBE_IN_INST/up_activity_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.058ns (22.359%)  route 0.201ns (77.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    1.064ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.064ns (routing 0.175ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.193ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.064     1.064    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y98         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.122 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[13]/Q
                         net (fo=4, routed)           0.201     1.324    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.394     1.394    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.320    
    RAMB36_X1Y19         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.028     1.292    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/write_address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.273%)  route 0.153ns (79.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      0.664ns (routing 0.110ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.864ns (routing 0.122ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.664     0.664    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.703 r  pixel_processor/output_reformatter/write_address_reg[7]/Q
                         net (fo=31, routed)          0.153     0.856    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.864     0.864    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.046     0.819    
    RAMB36_X0Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                      0.006     0.825    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.058ns (12.022%)  route 0.424ns (87.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.058ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Net Delay (Source):      1.058ns (routing 0.175ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.193ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.058     1.058    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X11Y76         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.116 r  pixel_processor/debayer_filter/output_o_reg[48]/Q
                         net (fo=2, routed)           0.424     1.540    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.555     1.555    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.018     1.537    
    RAMB36_X1Y10         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.028     1.509    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.059ns (9.909%)  route 0.536ns (90.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.015ns (routing 0.175ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.193ns, distribution 1.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.015     1.015    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.074 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/Q
                         net (fo=16, routed)          0.536     1.610    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.707     1.707    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.633    
    RAMB36_X2Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.055     1.578    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.624%)  route 0.048ns (47.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.332ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.487ns (routing 0.926ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y7          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/Q
                         net (fo=12, routed)          0.032     3.433    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/c_state__0[2]
    SLICE_X41Y6          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     3.447 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[1]_i_1/O
                         net (fo=1, routed)           0.016     3.463    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_4
    SLICE_X41Y6          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.487     3.332    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y6          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/C
                         clock pessimism              0.053     3.385    
    SLICE_X41Y6          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.431    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (46.054%)  route 0.046ns (53.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.441ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    4.422ns
  Clock Net Delay (Source):      1.125ns (routing 0.649ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.719ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.125     3.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.046     3.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X69Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.265     7.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -4.422     3.020    
    SLICE_X69Y111        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.059ns (9.935%)  route 0.535ns (90.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.193ns
    Source Clock Delay      (SCD):    6.652ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Net Delay (Source):      1.384ns (routing 0.512ns, distribution 0.872ns)
  Clock Net Delay (Destination): 2.093ns (routing 0.562ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.384     6.652    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     6.711 r  pixel_processor/output_reformatter/read_address_reg[2]/Q
                         net (fo=31, routed)          0.535     7.246    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y12         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.093     7.193    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y12         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.065     7.258    
    RAMB36_X1Y12         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.045     7.213    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.213    
                         arrival time                           7.246    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[9]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.038ns (22.932%)  route 0.128ns (77.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      0.683ns (routing 0.110ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.866ns (routing 0.122ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.683     0.683    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X9Y99          FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.721 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[19]/Q
                         net (fo=4, routed)           0.128     0.849    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[10]
    RAMB36_X0Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.866     0.866    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.046     0.821    
    RAMB36_X0Y19         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[9])
                                                     -0.005     0.816    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.720%)  route 0.073ns (55.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.129ns
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    4.902ns
  Clock Net Delay (Source):      1.884ns (routing 1.097ns, distribution 0.787ns)
  Clock Net Delay (Destination): 2.116ns (routing 1.201ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.884     4.190    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y94         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/Q
                         net (fo=2, routed)           0.073     4.322    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]
    SLICE_X97Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.116     9.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/C
                         clock pessimism             -4.902     4.227    
    SLICE_X97Y93         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     4.289    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.289    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mipi_subsystem/lane_aligner/last_bytes_reg[6][28]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/lane_aligner/lane_byte_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.112ns (58.639%)  route 0.079ns (41.361%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.061ns (routing 0.175ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.193ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.061     1.061    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X7Y101         FDRE                                         r  mipi_subsystem/lane_aligner/last_bytes_reg[6][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.119 r  mipi_subsystem/lane_aligner/last_bytes_reg[6][28]/Q
                         net (fo=1, routed)           0.060     1.179    mipi_subsystem/lane_aligner/last_bytes_reg[6][28]
    SLICE_X6Y101         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.214 r  mipi_subsystem/lane_aligner/last_bytes_inferred__2/lane_byte_o[28]_i_3/O
                         net (fo=1, routed)           0.009     1.223    mipi_subsystem/lane_aligner/last_bytes_inferred__2/lane_byte_o[28]_i_3_n_0
    SLICE_X6Y101         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.019     1.242 r  mipi_subsystem/lane_aligner/last_bytes_inferred__2/lane_byte_o_reg[28]_i_1/O
                         net (fo=1, routed)           0.010     1.252    mipi_subsystem/lane_aligner/last_bytes_inferred__2/lane_byte_o_reg[28]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  mipi_subsystem/lane_aligner/lane_byte_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.229     1.229    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X6Y101         FDRE                                         r  mipi_subsystem/lane_aligner/lane_byte_o_reg[28]/C
                         clock pessimism             -0.071     1.158    
    SLICE_X6Y101         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.218    mipi_subsystem/lane_aligner/lane_byte_o_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.054ns (52.573%)  route 0.049ns (47.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.332ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.487ns (routing 0.926ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y7          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.402 f  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/Q
                         net (fo=12, routed)          0.032     3.433    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/c_state__0[2]
    SLICE_X41Y6          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     3.448 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[0]_i_1/O
                         net (fo=1, routed)           0.017     3.465    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_5
    SLICE_X41Y6          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.487     3.332    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y6          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/C
                         clock pessimism              0.053     3.385    
    SLICE_X41Y6          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.431    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.058ns (9.248%)  route 0.569ns (90.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.167ns
    Source Clock Delay      (SCD):    6.643ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      1.375ns (routing 0.512ns, distribution 0.863ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.562ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.375     6.643    pixel_processor/output_reformatter/CLK
    SLICE_X3Y104         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     6.701 r  pixel_processor/output_reformatter/read_address_reg[9]/Q
                         net (fo=31, routed)          0.569     7.270    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.067     7.167    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.114     7.281    
    RAMB36_X0Y10         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.045     7.236    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.236    
                         arrival time                           7.270    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_write_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.094ns (49.944%)  route 0.094ns (50.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.645ns
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      2.140ns (routing 1.385ns, distribution 0.755ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.523ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.563    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.587 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.140     5.726    hdmi_controller/i2c_config/clk_27m
    SLICE_X39Y8          FDCE                                         r  hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     5.785 f  hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.072     5.858    hdmi_controller/i2c_config/i2c_master_top_m0/i2c_write_req_reg[1]
    SLICE_X40Y8          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     5.893 r  hdmi_controller/i2c_config/i2c_master_top_m0/i2c_master_top_LUT6_3/O
                         net (fo=1, routed)           0.022     5.915    hdmi_controller/i2c_config/i2c_master_top_m0_n_5
    SLICE_X40Y8          FDRE                                         r  hdmi_controller/i2c_config/i2c_write_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.407     5.645    hdmi_controller/i2c_config/clk_27m
    SLICE_X40Y8          FDRE                                         r  hdmi_controller/i2c_config/i2c_write_req_reg/C
                         clock pessimism              0.175     5.820    
    SLICE_X40Y8          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.880    hdmi_controller/i2c_config/i2c_write_req_reg
  -------------------------------------------------------------------
                         required time                         -5.880    
                         arrival time                           5.915    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_valid_o_reg/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.155ns (60.146%)  route 0.103ns (39.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.060ns (routing 0.175ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.193ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.060     1.060    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/debayer_filter/output_valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.120 r  pixel_processor/debayer_filter/output_valid_o_reg/Q
                         net (fo=8, routed)           0.081     1.201    pixel_processor/output_reformatter/output_valid_o
    SLICE_X0Y93          LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.095     1.296 r  pixel_processor/output_reformatter/write_address[0]_i_1/O
                         net (fo=1, routed)           0.022     1.318    pixel_processor/output_reformatter/p_0_in__0[0]
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.294     1.294    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[0]/C
                         clock pessimism             -0.071     1.223    
    SLICE_X0Y93          FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.283    pixel_processor/output_reformatter/write_address_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.059ns (10.204%)  route 0.519ns (89.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.062ns (routing 0.175ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.193ns, distribution 1.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.062     1.062    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X11Y77         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.121 r  pixel_processor/debayer_filter/output_o_reg[11]/Q
                         net (fo=2, routed)           0.519     1.640    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.707     1.707    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.633    
    RAMB36_X2Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.028     1.605    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.087ns  (logic 0.039ns (44.992%)  route 0.048ns (55.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.441ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    4.422ns
  Clock Net Delay (Source):      1.125ns (routing 0.649ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.719ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.125     3.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.048     3.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X69Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.265     7.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                         clock pessimism             -4.422     3.020    
    SLICE_X69Y111        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/RAM_out_reg_reg[2][28]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/last_ram_outputs_reg[2][28]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.683ns (routing 0.110ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.122ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.683     0.683    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X5Y99          FDRE                                         r  pixel_processor/debayer_filter/RAM_out_reg_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.721 r  pixel_processor/debayer_filter/RAM_out_reg_reg[2][28]/Q
                         net (fo=1, routed)           0.061     0.782    pixel_processor/debayer_filter/RAM_out_reg_reg[2]_8[28]
    SLICE_X5Y97          FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.775     0.775    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X5Y97          FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][28]/C
                         clock pessimism             -0.076     0.699    
    SLICE_X5Y97          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.746    pixel_processor/debayer_filter/last_ram_outputs_reg[2][28]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.058ns (12.174%)  route 0.418ns (87.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Net Delay (Source):      1.068ns (routing 0.175ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.193ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.068     1.068    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X11Y75         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.126 r  pixel_processor/debayer_filter/output_o_reg[40]/Q
                         net (fo=2, routed)           0.418     1.545    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.555     1.555    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.018     1.537    
    RAMB36_X1Y10         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.028     1.509    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mipi_subsystem/lane_aligner/last_bytes_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/lane_aligner/last_bytes_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.059ns (41.259%)  route 0.084ns (58.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.073ns (routing 0.175ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.193ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.073     1.073    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X13Y103        FDRE                                         r  mipi_subsystem/lane_aligner/last_bytes_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.132 r  mipi_subsystem/lane_aligner/last_bytes_reg[0][8]/Q
                         net (fo=2, routed)           0.084     1.216    mipi_subsystem/lane_aligner/last_bytes_reg[0][8]
    SLICE_X13Y101        FDRE                                         r  mipi_subsystem/lane_aligner/last_bytes_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.243     1.243    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X13Y101        FDRE                                         r  mipi_subsystem/lane_aligner/last_bytes_reg[1][8]/C
                         clock pessimism             -0.123     1.120    
    SLICE_X13Y101        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.180    mipi_subsystem/lane_aligner/last_bytes_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.058ns (24.632%)  route 0.177ns (75.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.066ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.066ns (routing 0.175ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.193ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.066     1.066    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X12Y83         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.124 r  pixel_processor/debayer_filter/output_o_reg[34]/Q
                         net (fo=2, routed)           0.177     1.302    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.367     1.367    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.293    
    RAMB36_X1Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.028     1.265    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.060ns (42.489%)  route 0.081ns (57.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.852ns (routing 0.852ns, distribution 1.000ns)
  Clock Net Delay (Destination): 2.094ns (routing 0.936ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.852     2.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X65Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.081     2.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[3]
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.094     3.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.380     2.853    
    SLICE_X65Y109        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 signal_debug/inst/PROBE_IN_INST/data_int_sync2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/dn_activity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.054ns (39.794%)  route 0.082ns (60.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.147ns (routing 0.513ns, distribution 0.634ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.573ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.147     1.730    signal_debug/inst/PROBE_IN_INST/out
    SLICE_X60Y105        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/data_int_sync2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.770 r  signal_debug/inst/PROBE_IN_INST/data_int_sync2_reg[2]/Q
                         net (fo=3, routed)           0.056     1.826    signal_debug/inst/PROBE_IN_INST/data_int_sync2[2]
    SLICE_X61Y105        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     1.840 r  signal_debug/inst/PROBE_IN_INST/dn_activity[2]_i_1/O
                         net (fo=1, routed)           0.026     1.866    signal_debug/inst/PROBE_IN_INST/dn_activity13_out
    SLICE_X61Y105        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/dn_activity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.300     2.059    signal_debug/inst/PROBE_IN_INST/out
    SLICE_X61Y105        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/dn_activity_reg[2]/C
                         clock pessimism             -0.276     1.783    
    SLICE_X61Y105        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.829    signal_debug/inst/PROBE_IN_INST/dn_activity_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.429ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    4.409ns
  Clock Net Delay (Source):      1.117ns (routing 0.649ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.719ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.117     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X70Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.058     3.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp
    SLICE_X70Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.253     7.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X70Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
                         clock pessimism             -4.409     3.020    
    SLICE_X70Y100        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     3.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.059ns (44.227%)  route 0.074ns (55.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Net Delay (Source):      1.881ns (routing 0.852ns, distribution 1.029ns)
  Clock Net Delay (Destination): 2.112ns (routing 0.936ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.881     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/Q
                         net (fo=2, routed)           0.074     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]_0[2]
    SLICE_X69Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.112     3.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X69Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                         clock pessimism             -0.379     2.871    
    SLICE_X69Y104        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/write_address_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.054ns (50.875%)  route 0.052ns (49.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.688ns (routing 0.110ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.122ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.688     0.688    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.727 r  pixel_processor/output_reformatter/write_address_reg[5]/Q
                         net (fo=33, routed)          0.037     0.764    pixel_processor/output_reformatter/write_address_reg[5]
    SLICE_X0Y92          LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.779 r  pixel_processor/output_reformatter/write_address[7]_i_1/O
                         net (fo=1, routed)           0.015     0.794    pixel_processor/output_reformatter/p_0_in__0[7]
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.754     0.754    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[7]/C
                         clock pessimism             -0.044     0.710    
    SLICE_X0Y92          FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.756    pixel_processor/output_reformatter/write_address_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[3][22]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][22]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.060ns (26.043%)  route 0.170ns (73.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.063ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.063ns (routing 0.175ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.193ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.063     1.063    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X13Y94         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[3][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.123 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[3][22]/Q
                         net (fo=3, routed)           0.170     1.293    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg_n_0_[3][22]
    SLICE_X14Y94         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.264     1.264    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X14Y94         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][22]/C
                         clock pessimism             -0.071     1.193    
    SLICE_X14Y94         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.255    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][22]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 signal_debug/inst/DECODER_INST/probe_out_modified_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/DECODER_INST/Bus_data_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.062ns (45.255%)  route 0.075ns (54.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.146ns (routing 0.513ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.573ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.146     1.729    signal_debug/inst/DECODER_INST/out
    SLICE_X60Y103        FDRE                                         r  signal_debug/inst/DECODER_INST/probe_out_modified_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.769 r  signal_debug/inst/DECODER_INST/probe_out_modified_reg[12]/Q
                         net (fo=1, routed)           0.049     1.818    signal_debug/inst/DECODER_INST/probe_out_modified[12]
    SLICE_X61Y103        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     1.840 r  signal_debug/inst/DECODER_INST/Bus_data_out[12]_i_1/O
                         net (fo=1, routed)           0.026     1.866    signal_debug/inst/DECODER_INST/Bus_data_out[12]_i_1_n_0
    SLICE_X61Y103        FDRE                                         r  signal_debug/inst/DECODER_INST/Bus_data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.299     2.058    signal_debug/inst/DECODER_INST/out
    SLICE_X61Y103        FDRE                                         r  signal_debug/inst/DECODER_INST/Bus_data_out_reg[12]/C
                         clock pessimism             -0.276     1.782    
    SLICE_X61Y103        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.828    signal_debug/inst/DECODER_INST/Bus_data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.917%)  route 0.087ns (69.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.169ns (routing 0.513ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.573ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.169     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/Q
                         net (fo=3, routed)           0.087     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]_0[2]
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.310     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                         clock pessimism             -0.276     1.793    
    SLICE_X72Y106        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.237%)  route 0.033ns (35.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      1.149ns (routing 0.666ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.746ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.149     3.198    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.237 r  hdmi_controller/color_bar_gen/v_cnt_reg[10]/Q
                         net (fo=5, routed)           0.026     3.263    hdmi_controller/color_bar_gen/v_cnt[10]
    SLICE_X14Y70         LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.020     3.283 r  hdmi_controller/color_bar_gen/v_cnt[11]_i_1/O
                         net (fo=1, routed)           0.007     3.290    hdmi_controller/color_bar_gen/v_cnt[11]_i_1_n_0
    SLICE_X14Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.300     3.149    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[11]/C
                         clock pessimism              0.055     3.204    
    SLICE_X14Y70         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     3.251    hdmi_controller/color_bar_gen/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.251    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.060ns (25.751%)  route 0.173ns (74.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      1.861ns (routing 0.852ns, distribution 1.009ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.936ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.861     2.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X63Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.173     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X66Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.123     3.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X66Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.328     2.933    
    SLICE_X66Y106        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     3.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.059ns (9.503%)  route 0.562ns (90.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.165ns
    Source Clock Delay      (SCD):    6.652ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      1.384ns (routing 0.512ns, distribution 0.872ns)
  Clock Net Delay (Destination): 2.065ns (routing 0.562ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.384     6.652    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     6.711 r  pixel_processor/output_reformatter/read_address_reg[2]/Q
                         net (fo=31, routed)          0.562     7.273    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y9          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.065     7.165    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.114     7.279    
    RAMB36_X0Y9          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.045     7.234    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.234    
                         arrival time                           7.273    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.735%)  route 0.062ns (61.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.431ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    4.409ns
  Clock Net Delay (Source):      1.119ns (routing 0.649ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.719ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.119     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X68Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.062     3.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X68Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.255     7.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X68Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                         clock pessimism             -4.409     3.022    
    SLICE_X68Y102        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     3.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.059ns (15.047%)  route 0.333ns (84.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.985ns
    Source Clock Delay      (SCD):    6.652ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Net Delay (Source):      1.384ns (routing 0.512ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.562ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.384     6.652    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     6.711 r  pixel_processor/output_reformatter/read_address_reg[2]/Q
                         net (fo=31, routed)          0.333     7.044    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y12         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.885     6.985    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.065     7.050    
    RAMB36_X0Y12         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.045     7.005    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.005    
                         arrival time                           7.044    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.059ns (21.269%)  route 0.218ns (78.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.054ns (routing 0.175ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.193ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.054     1.054    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X11Y95         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.113 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[14]/Q
                         net (fo=4, routed)           0.218     1.332    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.394     1.394    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.320    
    RAMB36_X1Y19         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.028     1.292    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.059ns (9.777%)  route 0.544ns (90.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.149ns
    Source Clock Delay      (SCD):    6.654ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      1.386ns (routing 0.512ns, distribution 0.874ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.562ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.386     6.654    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     6.713 r  pixel_processor/output_reformatter/read_address_reg[7]/Q
                         net (fo=31, routed)          0.544     7.257    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y6          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.049     7.149    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.114     7.263    
    RAMB36_X0Y6          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.045     7.218    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.218    
                         arrival time                           7.257    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/write_address_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.681%)  route 0.069ns (63.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.688ns (routing 0.110ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.122ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.688     0.688    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.728 r  pixel_processor/output_reformatter/write_address_reg[6]/Q
                         net (fo=32, routed)          0.069     0.797    pixel_processor/output_reformatter/write_address_reg[6]
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.754     0.754    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C
                         clock pessimism             -0.044     0.710    
    SLICE_X0Y92          FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.757    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.060ns (64.516%)  route 0.033ns (35.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Net Delay (Source):      1.164ns (routing 0.513ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.573ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.164     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X67Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y110        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[6]/Q
                         net (fo=2, routed)           0.025     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[6]
    SLICE_X67Y110        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     1.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_i_1/O
                         net (fo=1, routed)           0.008     1.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_i_1_n_0
    SLICE_X67Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.315     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X67Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                         clock pessimism             -0.321     1.753    
    SLICE_X67Y110        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_byte_aligner[3].byte_aligner/byte_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/lane_aligner/last_bytes_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.058ns (27.885%)  route 0.150ns (72.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.057ns (routing 0.175ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.193ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.057     1.057    mipi_subsystem/gen_byte_aligner[3].byte_aligner/last_word_reg[7]_0
    SLICE_X6Y107         FDRE                                         r  mipi_subsystem/gen_byte_aligner[3].byte_aligner/byte_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.115 r  mipi_subsystem/gen_byte_aligner[3].byte_aligner/byte_o_reg[6]/Q
                         net (fo=1, routed)           0.150     1.265    mipi_subsystem/lane_aligner/last_bytes_reg[0][31]_0[30]
    SLICE_X8Y104         FDRE                                         r  mipi_subsystem/lane_aligner/last_bytes_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.234     1.234    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X8Y104         FDRE                                         r  mipi_subsystem/lane_aligner/last_bytes_reg[0][30]/C
                         clock pessimism             -0.071     1.163    
    SLICE_X8Y104         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.225    mipi_subsystem/lane_aligner/last_bytes_reg[0][30]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.058ns (21.380%)  route 0.213ns (78.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.054ns (routing 0.175ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.193ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.054     1.054    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X9Y84          FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.112 r  pixel_processor/debayer_filter/output_o_reg[90]/Q
                         net (fo=2, routed)           0.213     1.325    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.386     1.386    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.312    
    RAMB36_X1Y16         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.028     1.284    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mipi_subsystem/lane_aligner/sync_byte_index_reg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/lane_aligner/lane_byte_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.086ns (40.426%)  route 0.127ns (59.574%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.063ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.063ns (routing 0.175ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.193ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.063     1.063    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X11Y101        FDRE                                         r  mipi_subsystem/lane_aligner/sync_byte_index_reg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.122 r  mipi_subsystem/lane_aligner/sync_byte_index_reg_reg[1][2]/Q
                         net (fo=8, routed)           0.117     1.239    mipi_subsystem/lane_aligner/sync_byte_index_reg_reg[1][2]
    SLICE_X12Y102        MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.027     1.266 r  mipi_subsystem/lane_aligner/last_bytes_inferred__0/lane_byte_o_reg[12]_i_1/O
                         net (fo=1, routed)           0.010     1.276    mipi_subsystem/lane_aligner/last_bytes_inferred__0/lane_byte_o_reg[12]_i_1_n_0
    SLICE_X12Y102        FDRE                                         r  mipi_subsystem/lane_aligner/lane_byte_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.246     1.246    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X12Y102        FDRE                                         r  mipi_subsystem/lane_aligner/lane_byte_o_reg[12]/C
                         clock pessimism             -0.071     1.175    
    SLICE_X12Y102        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     1.235    mipi_subsystem/lane_aligner/lane_byte_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 signal_debug/inst/U_XSDB_SLAVE/reg_do_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.160ns (routing 0.513ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.573ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.160     1.743    signal_debug/inst/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X62Y104        FDRE                                         r  signal_debug/inst/U_XSDB_SLAVE/reg_do_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.781 r  signal_debug/inst/U_XSDB_SLAVE/reg_do_reg[12]/Q
                         net (fo=1, routed)           0.028     1.809    signal_debug/inst/U_XSDB_SLAVE/reg_do_reg_n_0_[12]
    SLICE_X62Y104        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.021     1.830 r  signal_debug/inst/U_XSDB_SLAVE/sl_oport_o[13]_INST_0/O
                         net (fo=1, routed)           0.007     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/rd_din_mux[12]
    SLICE_X62Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.313     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X62Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                         clock pessimism             -0.322     1.749    
    SLICE_X62Y104        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mipi_subsystem/lane_aligner/sync_byte_index_reg_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/lane_aligner/lane_byte_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.234%)  route 0.095ns (48.766%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.060ns (routing 0.175ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.193ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.060     1.060    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X8Y102         FDRE                                         r  mipi_subsystem/lane_aligner/sync_byte_index_reg_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.119 r  mipi_subsystem/lane_aligner/sync_byte_index_reg_reg[3][0]/Q
                         net (fo=16, routed)          0.075     1.194    mipi_subsystem/lane_aligner/sync_byte_index_reg_reg[3][0]
    SLICE_X6Y102         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     1.216 r  mipi_subsystem/lane_aligner/last_bytes_inferred__2/lane_byte_o[24]_i_3/O
                         net (fo=1, routed)           0.010     1.226    mipi_subsystem/lane_aligner/last_bytes_inferred__2/lane_byte_o[24]_i_3_n_0
    SLICE_X6Y102         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.019     1.245 r  mipi_subsystem/lane_aligner/last_bytes_inferred__2/lane_byte_o_reg[24]_i_1/O
                         net (fo=1, routed)           0.010     1.255    mipi_subsystem/lane_aligner/last_bytes_inferred__2/lane_byte_o_reg[24]_i_1_n_0
    SLICE_X6Y102         FDRE                                         r  mipi_subsystem/lane_aligner/lane_byte_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.225     1.225    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X6Y102         FDRE                                         r  mipi_subsystem/lane_aligner/lane_byte_o_reg[24]/C
                         clock pessimism             -0.071     1.154    
    SLICE_X6Y102         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.214    mipi_subsystem/lane_aligner/lane_byte_o_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi_subsystem/lane_aligner/lane_byte_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.058ns (30.366%)  route 0.133ns (69.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.072ns (routing 0.175ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.193ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.072     1.072    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X16Y98         FDRE                                         r  mipi_subsystem/lane_aligner/lane_byte_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y98         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.130 r  mipi_subsystem/lane_aligner/lane_byte_o_reg[6]/Q
                         net (fo=1, routed)           0.133     1.263    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[23]_1[6]
    SLICE_X15Y100        FDRE                                         r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.231     1.231    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg_0
    SLICE_X15Y100        FDRE                                         r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[6]/C
                         clock pessimism             -0.071     1.160    
    SLICE_X15Y100        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     1.221    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi_subsystem/lane_aligner/lane_byte_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.688ns (routing 0.110ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.122ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.688     0.688    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X8Y105         FDRE                                         r  mipi_subsystem/lane_aligner/lane_byte_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.727 r  mipi_subsystem/lane_aligner/lane_byte_o_reg[21]/Q
                         net (fo=1, routed)           0.065     0.792    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[23]_1[21]
    SLICE_X7Y105         FDRE                                         r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.785     0.785    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg_0
    SLICE_X7Y105         FDRE                                         r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[21]/C
                         clock pessimism             -0.081     0.704    
    SLICE_X7Y105         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.750    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi_subsystem/lane_aligner/last_bytes_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/lane_aligner/last_bytes_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.059ns (24.467%)  route 0.182ns (75.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.072ns (routing 0.175ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.193ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.072     1.072    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X13Y102        FDRE                                         r  mipi_subsystem/lane_aligner/last_bytes_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.131 r  mipi_subsystem/lane_aligner/last_bytes_reg[0][9]/Q
                         net (fo=2, routed)           0.182     1.313    mipi_subsystem/lane_aligner/last_bytes_reg[0][9]
    SLICE_X14Y99         FDRE                                         r  mipi_subsystem/lane_aligner/last_bytes_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.282     1.282    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X14Y99         FDRE                                         r  mipi_subsystem/lane_aligner/last_bytes_reg[1][9]/C
                         clock pessimism             -0.071     1.211    
    SLICE_X14Y99         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.271    mipi_subsystem/lane_aligner/last_bytes_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.060ns (63.259%)  route 0.035ns (36.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.444ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    4.423ns
  Clock Net Delay (Source):      1.126ns (routing 0.649ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.719ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.126     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X61Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.027     3.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[2]
    SLICE_X61Y111        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     3.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__3/i_/O
                         net (fo=1, routed)           0.008     3.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__3/i__n_0
    SLICE_X61Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.268     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X61Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -4.423     3.021    
    SLICE_X61Y111        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 signal_debug/inst/bus_data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/DECODER_INST/committ_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.469%)  route 0.070ns (63.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      1.143ns (routing 0.513ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.573ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.143     1.726    signal_debug/inst/bus_clk
    SLICE_X60Y103        FDRE                                         r  signal_debug/inst/bus_data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.766 r  signal_debug/inst/bus_data_int_reg[0]/Q
                         net (fo=3, routed)           0.070     1.836    signal_debug/inst/DECODER_INST/Q[0]
    SLICE_X60Y102        FDRE                                         r  signal_debug/inst/DECODER_INST/committ_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.295     2.054    signal_debug/inst/DECODER_INST/out
    SLICE_X60Y102        FDRE                                         r  signal_debug/inst/DECODER_INST/committ_int_reg/C
                         clock pessimism             -0.306     1.748    
    SLICE_X60Y102        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.794    signal_debug/inst/DECODER_INST/committ_int_reg
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[3][27]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.058ns (37.201%)  route 0.098ns (62.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.106ns (routing 0.175ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.193ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.106     1.106    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X14Y95         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[3][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.164 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[3][27]/Q
                         net (fo=3, routed)           0.098     1.262    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg_n_0_[3][27]
    SLICE_X14Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.289     1.289    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X14Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][27]/C
                         clock pessimism             -0.131     1.158    
    SLICE_X14Y96         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.220    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][27]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.042    




