Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar  2 19:05:22 2023
| Host         : Z2-R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rooth_soc_timing_summary_routed.rpt -pb rooth_soc_timing_summary_routed.pb -rpx rooth_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : rooth_soc
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: refer_rst_n (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: clk_pll_inst/inst/plle2_adv_inst/LOCKED (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_halt_req_reg_rep__0/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/need_resp_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[34]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[36]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[38]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/inv_access_mem_hold_o_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_clinet_0/csr_state_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_clinet_0/csr_state_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_clinet_0/csr_state_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_clinet_0/csr_state_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_clinet_0/csr_state_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_clinet_0/int_assert_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_div_0/ready_o_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/acess_mem_flag_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_op_o_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_op_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_en_o_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/reg_wr_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/reg_wr_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/reg_wr_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/reg_wr_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/reg_wr_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/reg_wr_en_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[1]_rep/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[3]_rep/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_res_op_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_res_op_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/branch_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/branch_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/branch_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/jump_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/jump_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_en_o_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_en_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_status_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_status_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_status_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 799 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3007 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.141     -285.513                    356                 5959        0.040        0.000                      0                 5959        7.000        0.000                       0                  3015  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
refer_clk             {0.000 10.000}     20.000          50.000          
  clk_out1_clk_pll    {0.000 10.000}     20.000          50.000          
  clk_out2_clk_pll    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll    {0.000 10.000}     20.000          50.000          
sys_clk_pin           {0.000 10.000}     20.000          50.000          
  clk_out1_clk_pll_1  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_pll_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
refer_clk                                                                                                                                                               7.000        0.000                       0                     1  
  clk_out1_clk_pll          2.730        0.000                      0                 5875        0.151        0.000                      0                 5875        9.500        0.000                       0                  3001  
  clk_out2_clk_pll          2.529        0.000                      0                   32        1.262        0.000                      0                   32        7.830        0.000                       0                    10  
  clkfbout_clk_pll                                                                                                                                                     18.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             7.000        0.000                       0                     1  
  clk_out1_clk_pll_1        2.741        0.000                      0                 5875        0.151        0.000                      0                 5875        9.500        0.000                       0                  3001  
  clk_out2_clk_pll_1        2.534        0.000                      0                   32        1.262        0.000                      0                   32        7.830        0.000                       0                    10  
  clkfbout_clk_pll_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_pll    clk_out1_clk_pll         -1.141     -284.647                    350                  903        0.788        0.000                      0                  903  
clk_out1_clk_pll_1  clk_out1_clk_pll          2.730        0.000                      0                 5875        0.040        0.000                      0                 5875  
clk_out2_clk_pll_1  clk_out1_clk_pll         -1.141     -284.647                    350                  903        0.788        0.000                      0                  903  
clk_out1_clk_pll    clk_out2_clk_pll         -0.231       -0.867                      6                   84        0.165        0.000                      0                   84  
clk_out1_clk_pll_1  clk_out2_clk_pll         -0.220       -0.802                      6                   84        0.175        0.000                      0                   84  
clk_out2_clk_pll_1  clk_out2_clk_pll          2.529        0.000                      0                   32        1.168        0.000                      0                   32  
clk_out1_clk_pll    clk_out1_clk_pll_1        2.730        0.000                      0                 5875        0.040        0.000                      0                 5875  
clk_out2_clk_pll    clk_out1_clk_pll_1       -1.130     -280.835                    350                  903        0.799        0.000                      0                  903  
clk_out2_clk_pll_1  clk_out1_clk_pll_1       -1.130     -280.835                    350                  903        0.799        0.000                      0                  903  
clk_out1_clk_pll    clk_out2_clk_pll_1       -0.231       -0.867                      6                   84        0.165        0.000                      0                   84  
clk_out2_clk_pll    clk_out2_clk_pll_1        2.529        0.000                      0                   32        1.168        0.000                      0                   32  
clk_out1_clk_pll_1  clk_out2_clk_pll_1       -0.220       -0.802                      6                   84        0.175        0.000                      0                   84  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  refer_clk
  To Clock:  refer_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refer_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { refer_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[0]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[11]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[14]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[15]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[16]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[17]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[20]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[27]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[27]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.858ns  (logic 4.118ns (24.428%)  route 12.740ns (75.572%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.485    14.842    u_rooth_0/u_if_de_0/E[0]
    SLICE_X55Y73         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.269    18.435    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X55Y73         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[31]/C
                         clock pessimism             -0.545    17.890    
                         clock uncertainty           -0.111    17.779    
    SLICE_X55Y73         FDCE (Setup_fdce_C_CE)      -0.168    17.611    u_rooth_0/u_if_de_0/pc_adder_o_reg[31]
  -------------------------------------------------------------------
                         required time                         17.611    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.858ns  (logic 4.118ns (24.428%)  route 12.740ns (75.572%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.485    14.842    u_rooth_0/u_if_de_0/E[0]
    SLICE_X55Y73         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.269    18.435    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X55Y73         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[5]/C
                         clock pessimism             -0.545    17.890    
                         clock uncertainty           -0.111    17.779    
    SLICE_X55Y73         FDCE (Setup_fdce_C_CE)      -0.168    17.611    u_rooth_0/u_if_de_0/pc_adder_o_reg[5]
  -------------------------------------------------------------------
                         required time                         17.611    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                  2.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mepc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.486%)  route 0.098ns (34.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.572    -0.584    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X27Y91         FDCE                                         r  u_rooth_0/u_csr_reg_0/mepc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  u_rooth_0/u_csr_reg_0/mepc_reg[16]/Q
                         net (fo=2, routed)           0.098    -0.344    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_1[16]
    SLICE_X26Y91         LUT5 (Prop_lut5_I1_O)        0.045    -0.299 r  u_rooth_0/u_clinet_0/int_addr_o[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    u_rooth_0/u_clinet_0/int_addr_o[16]_i_1_n_3
    SLICE_X26Y91         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.842    -0.352    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X26Y91         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[16]/C
                         clock pessimism             -0.218    -0.571    
    SLICE_X26Y91         FDCE (Hold_fdce_C_D)         0.120    -0.451    u_rooth_0/u_clinet_0/int_addr_o_reg[16]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mtvec_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.467%)  route 0.098ns (34.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.572    -0.584    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X31Y85         FDCE                                         r  u_rooth_0/u_csr_reg_0/mtvec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  u_rooth_0/u_csr_reg_0/mtvec_reg[10]/Q
                         net (fo=2, routed)           0.098    -0.344    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_0[10]
    SLICE_X30Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.299 r  u_rooth_0/u_clinet_0/int_addr_o[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    u_rooth_0/u_clinet_0/int_addr_o[10]_i_1_n_3
    SLICE_X30Y85         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.839    -0.355    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X30Y85         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[10]/C
                         clock pessimism             -0.215    -0.571    
    SLICE_X30Y85         FDCE (Hold_fdce_C_D)         0.120    -0.451    u_rooth_0/u_clinet_0/int_addr_o_reg[10]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mtvec_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.028%)  route 0.100ns (34.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.572    -0.584    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X31Y85         FDCE                                         r  u_rooth_0/u_csr_reg_0/mtvec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  u_rooth_0/u_csr_reg_0/mtvec_reg[9]/Q
                         net (fo=2, routed)           0.100    -0.342    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_0[9]
    SLICE_X30Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.297 r  u_rooth_0/u_clinet_0/int_addr_o[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    u_rooth_0/u_clinet_0/int_addr_o[9]_i_1_n_3
    SLICE_X30Y85         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.839    -0.355    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X30Y85         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[9]/C
                         clock pessimism             -0.215    -0.571    
    SLICE_X30Y85         FDCE (Hold_fdce_C_D)         0.121    -0.450    u_rooth_0/u_clinet_0/int_addr_o_reg[9]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mepc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.595%)  route 0.126ns (40.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.557    -0.599    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X33Y90         FDCE                                         r  u_rooth_0/u_csr_reg_0/mepc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  u_rooth_0/u_csr_reg_0/mepc_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.331    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_1[0]
    SLICE_X34Y90         LUT5 (Prop_lut5_I1_O)        0.045    -0.286 r  u_rooth_0/u_clinet_0/int_addr_o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    u_rooth_0/u_clinet_0/int_addr_o[0]_i_1_n_3
    SLICE_X34Y90         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.824    -0.370    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X34Y90         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[0]/C
                         clock pessimism             -0.195    -0.566    
    SLICE_X34Y90         FDCE (Hold_fdce_C_D)         0.120    -0.446    u_rooth_0/u_clinet_0/int_addr_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mepc_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.049%)  route 0.129ns (40.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.558    -0.598    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X33Y93         FDCE                                         r  u_rooth_0/u_csr_reg_0/mepc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  u_rooth_0/u_csr_reg_0/mepc_reg[28]/Q
                         net (fo=2, routed)           0.129    -0.328    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_1[28]
    SLICE_X34Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.283 r  u_rooth_0/u_clinet_0/int_addr_o[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    u_rooth_0/u_clinet_0/int_addr_o[28]_i_1_n_3
    SLICE_X34Y93         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.825    -0.369    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X34Y93         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[28]/C
                         clock pessimism             -0.195    -0.565    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.120    -0.445    u_rooth_0/u_clinet_0/int_addr_o_reg[28]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/uart_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.586%)  route 0.108ns (43.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.577    -0.579    uart_0/clk_out1
    SLICE_X67Y61         FDRE                                         r  uart_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  uart_0/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.108    -0.329    uart_0/rx_data_reg_n_3_[6]
    SLICE_X64Y62         FDRE                                         r  uart_0/uart_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.844    -0.350    uart_0/clk_out1
    SLICE_X64Y62         FDRE                                         r  uart_0/uart_rx_reg[6]/C
                         clock pessimism             -0.214    -0.565    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.071    -0.494    uart_0/uart_rx_reg[6]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mstatus_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/data_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.399%)  route 0.061ns (22.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.572    -0.584    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X30Y86         FDCE                                         r  u_rooth_0/u_csr_reg_0/mstatus_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.420 r  u_rooth_0/u_csr_reg_0/mstatus_reg[4]/Q
                         net (fo=2, routed)           0.061    -0.358    u_rooth_0/u_clinet_0/data_o_reg[31]_1[3]
    SLICE_X31Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.313 r  u_rooth_0/u_clinet_0/data_o[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    u_rooth_0/u_clinet_0/data_o[4]_i_1_n_3
    SLICE_X31Y86         FDCE                                         r  u_rooth_0/u_clinet_0/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.839    -0.355    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X31Y86         FDCE                                         r  u_rooth_0/u_clinet_0/data_o_reg[4]/C
                         clock pessimism             -0.215    -0.571    
    SLICE_X31Y86         FDCE (Hold_fdce_C_D)         0.092    -0.479    u_rooth_0/u_clinet_0/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/uart_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.634%)  route 0.112ns (44.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.577    -0.579    uart_0/clk_out1
    SLICE_X67Y61         FDRE                                         r  uart_0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  uart_0/rx_data_reg[7]/Q
                         net (fo=2, routed)           0.112    -0.325    uart_0/rx_data_reg_n_3_[7]
    SLICE_X64Y61         FDRE                                         r  uart_0/uart_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.846    -0.348    uart_0/clk_out1
    SLICE_X64Y61         FDRE                                         r  uart_0/uart_rx_reg[7]/C
                         clock pessimism             -0.214    -0.563    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.072    -0.491    uart_0/uart_rx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_wb_0/inst_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.663%)  route 0.085ns (31.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.550    -0.606    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X44Y82         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  u_rooth_0/u_if_as_0/inst_o_reg[22]/Q
                         net (fo=1, routed)           0.085    -0.380    u_rooth_0/u_if_as_0/as_inst_o[22]
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.045    -0.335 r  u_rooth_0/u_if_as_0/inst_o[22]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.335    u_rooth_0/u_if_wb_0/inst_o_reg[31]_0[22]
    SLICE_X45Y82         FDCE                                         r  u_rooth_0/u_if_wb_0/inst_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.816    -0.378    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X45Y82         FDCE                                         r  u_rooth_0/u_if_wb_0/inst_o_reg[22]/C
                         clock pessimism             -0.214    -0.593    
    SLICE_X45Y82         FDCE (Hold_fdce_C_D)         0.091    -0.502    u_rooth_0/u_if_wb_0/inst_o_reg[22]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_wb_0/inst_o_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.410%)  route 0.086ns (31.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.551    -0.605    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y84         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  u_rooth_0/u_if_as_0/inst_o_reg[15]/Q
                         net (fo=1, routed)           0.086    -0.378    u_rooth_0/u_if_as_0/as_inst_o[15]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.045    -0.333 r  u_rooth_0/u_if_as_0/inst_o[15]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.333    u_rooth_0/u_if_wb_0/inst_o_reg[31]_0[15]
    SLICE_X49Y84         FDCE                                         r  u_rooth_0/u_if_wb_0/inst_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.818    -0.376    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X49Y84         FDCE                                         r  u_rooth_0/u_if_wb_0/inst_o_reg[15]/C
                         clock pessimism             -0.215    -0.592    
    SLICE_X49Y84         FDCE (Hold_fdce_C_D)         0.092    -0.500    u_rooth_0/u_if_wb_0/inst_o_reg[15]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y10    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y10    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y11    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y11    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y12    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y12    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y15    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y15    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_pll_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y69    u_rooth_0/u_if_ex_0/imm_o_reg[30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y71    u_rooth_0/u_if_ex_0/imm_o_reg[31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y72    u_rooth_0/u_if_ex_0/imm_o_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y92    u_rooth_0/u_clinet_0/data_o_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y92    u_rooth_0/u_clinet_0/data_o_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y92    u_rooth_0/u_clinet_0/data_o_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y92    u_rooth_0/u_clinet_0/data_o_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y92    u_rooth_0/u_clinet_0/data_o_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y92    u_rooth_0/u_clinet_0/data_o_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y72    u_rooth_0/u_if_ex_0/inst_o_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y71    u_rooth_0/u_if_ex_0/imm_o_reg[31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y72    u_rooth_0/u_if_ex_0/imm_o_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y73    u_rooth_0/u_if_ex_0/imm_o_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y73    u_rooth_0/u_if_ex_0/imm_o_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y76    u_rooth_0/u_if_ex_0/imm_o_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y78    u_rooth_0/u_alu_res_ctrl_0/inv_access_mem_hold_o_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X39Y89    u_rooth_0/u_clinet_0/cause_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y90    u_rooth_0/u_clinet_0/cause_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X39Y89    u_rooth_0/u_clinet_0/cause_reg[31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y89    u_rooth_0/u_clinet_0/data_o_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll
  To Clock:  clk_out2_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.830ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 2.755ns (40.903%)  route 3.980ns (59.097%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467    -1.925    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     0.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=3, routed)           0.514     0.714    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[17]
    SLICE_X55Y66         LUT5 (Prop_lut5_I0_O)        0.105     0.819 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[17]_i_6/O
                         net (fo=1, routed)           0.452     1.271    u_rooth_0/u_if_as_0/rs2_data_o[17]_i_4_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.105     1.376 r  u_rooth_0/u_if_as_0/reg_wr_data_o[17]_i_5/O
                         net (fo=5, routed)           0.884     2.260    u_rooth_0/u_if_as_0/m0_data_o[17]
    SLICE_X59Y79         LUT6 (Prop_lut6_I0_O)        0.105     2.365 f  u_rooth_0/u_if_as_0/timer_value[17]_i_4/O
                         net (fo=1, routed)           0.343     2.708    u_rooth_0/u_if_as_0/timer_value[17]_i_4_n_3
    SLICE_X59Y79         LUT6 (Prop_lut6_I5_O)        0.105     2.813 f  u_rooth_0/u_if_as_0/timer_value[17]_i_3/O
                         net (fo=1, routed)           0.314     3.127    u_rooth_0/u_if_as_0/timer_value[17]_i_3_n_3
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.105     3.232 r  u_rooth_0/u_if_as_0/timer_value[17]_i_2/O
                         net (fo=7, routed)           0.860     4.092    u_rooth_0/u_if_as_0/m0_data_i[17]
    SLICE_X55Y71         LUT4 (Prop_lut4_I0_O)        0.105     4.197 r  u_rooth_0/u_if_as_0/data_mem_0_i_28/O
                         net (fo=1, routed)           0.614     4.811    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.404     8.075    
                         clock uncertainty           -0.094     7.981    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.641     7.340    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 2.755ns (41.994%)  route 3.805ns (58.006%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467    -1.925    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.125     0.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=5, routed)           0.532     0.733    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[15]
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.105     0.838 r  u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_15/O
                         net (fo=2, routed)           0.949     1.787    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I2_O)        0.105     1.892 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_9_replica_1/O
                         net (fo=2, routed)           0.239     2.131    u_rooth_0/u_if_as_0/m0_data_o[15]_repN_1
    SLICE_X59Y80         LUT6 (Prop_lut6_I2_O)        0.105     2.236 f  u_rooth_0/u_if_as_0/timer_value[15]_i_4/O
                         net (fo=1, routed)           0.343     2.578    u_rooth_0/u_if_as_0/timer_value[15]_i_4_n_3
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.105     2.683 f  u_rooth_0/u_if_as_0/timer_value[15]_i_3/O
                         net (fo=1, routed)           0.314     2.997    u_rooth_0/u_if_as_0/timer_value[15]_i_3_n_3
    SLICE_X59Y80         LUT5 (Prop_lut5_I4_O)        0.105     3.102 r  u_rooth_0/u_if_as_0/timer_value[15]_i_2/O
                         net (fo=8, routed)           0.942     4.045    u_rooth_0/u_if_as_0/m0_data_i[15]
    SLICE_X54Y66         LUT4 (Prop_lut4_I0_O)        0.105     4.150 r  u_rooth_0/u_if_as_0/data_mem_0_i_30/O
                         net (fo=1, routed)           0.486     4.636    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.404     8.075    
                         clock uncertainty           -0.094     7.981    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.641     7.340    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 2.755ns (42.122%)  route 3.786ns (57.878%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=3, routed)           0.526     0.732    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[25]
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.105     0.837 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[25]_i_6/O
                         net (fo=2, routed)           0.496     1.333    u_rooth_0/u_if_as_0/rs2_data_o[25]_i_4_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.105     1.438 r  u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_5/O
                         net (fo=6, routed)           0.790     2.228    u_rooth_0/u_if_as_0/m0_data_o[25]
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.105     2.333 f  u_rooth_0/u_if_as_0/timer_value[25]_i_4/O
                         net (fo=1, routed)           0.237     2.570    u_rooth_0/u_if_as_0/timer_value[25]_i_4_n_3
    SLICE_X58Y78         LUT6 (Prop_lut6_I5_O)        0.105     2.675 f  u_rooth_0/u_if_as_0/timer_value[25]_i_3/O
                         net (fo=1, routed)           0.407     3.083    u_rooth_0/u_if_as_0/timer_value[25]_i_3_n_3
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.105     3.188 r  u_rooth_0/u_if_as_0/timer_value[25]_i_2/O
                         net (fo=7, routed)           0.473     3.661    u_rooth_0/u_if_as_0/m0_data_i[25]
    SLICE_X57Y75         LUT4 (Prop_lut4_I0_O)        0.105     3.766 r  u_rooth_0/u_if_as_0/data_mem_0_i_20/O
                         net (fo=1, routed)           0.857     4.622    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.094     7.987    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.641     7.346    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.755ns (42.691%)  route 3.698ns (57.309%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467    -1.925    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     0.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=3, routed)           0.546     0.746    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[11]
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.105     0.851 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[11]_i_5/O
                         net (fo=1, routed)           0.398     1.249    u_rooth_0/u_if_as_0/reg_wr_data_o[11]_i_2_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.105     1.354 r  u_rooth_0/u_if_as_0/reg_wr_data_o[11]_i_3/O
                         net (fo=9, routed)           0.732     2.086    u_rooth_0/u_if_as_0/m0_data_o[11]
    SLICE_X61Y74         LUT6 (Prop_lut6_I0_O)        0.105     2.191 f  u_rooth_0/u_if_as_0/timer_value[11]_i_4/O
                         net (fo=1, routed)           0.343     2.533    u_rooth_0/u_if_as_0/timer_value[11]_i_4_n_3
    SLICE_X61Y74         LUT6 (Prop_lut6_I5_O)        0.105     2.638 f  u_rooth_0/u_if_as_0/timer_value[11]_i_3/O
                         net (fo=1, routed)           0.346     2.984    u_rooth_0/u_if_as_0/timer_value[11]_i_3_n_3
    SLICE_X62Y74         LUT5 (Prop_lut5_I4_O)        0.105     3.089 r  u_rooth_0/u_if_as_0/timer_value[11]_i_2/O
                         net (fo=8, routed)           0.668     3.757    u_rooth_0/u_if_as_0/m0_data_i[11]
    SLICE_X60Y65         LUT4 (Prop_lut4_I0_O)        0.105     3.862 r  u_rooth_0/u_if_as_0/data_mem_0_i_34/O
                         net (fo=1, routed)           0.667     4.529    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.404     8.075    
                         clock uncertainty           -0.094     7.981    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.641     7.340    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 2.755ns (42.930%)  route 3.662ns (57.070%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.614     0.820    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[18]
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.105     0.925 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[18]_i_6/O
                         net (fo=1, routed)           0.313     1.239    u_rooth_0/u_if_as_0/rs2_data_o[18]_i_4_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I2_O)        0.105     1.344 r  u_rooth_0/u_if_as_0/reg_wr_data_o[18]_i_5/O
                         net (fo=5, routed)           0.725     2.068    u_rooth_0/u_if_as_0/m0_data_o[18]
    SLICE_X61Y62         LUT6 (Prop_lut6_I0_O)        0.105     2.173 f  u_rooth_0/u_if_as_0/timer_value[18]_i_4/O
                         net (fo=1, routed)           0.364     2.537    u_rooth_0/u_if_as_0/timer_value[18]_i_4_n_3
    SLICE_X61Y62         LUT6 (Prop_lut6_I5_O)        0.105     2.642 f  u_rooth_0/u_if_as_0/timer_value[18]_i_3/O
                         net (fo=1, routed)           0.374     3.016    u_rooth_0/u_if_as_0/timer_value[18]_i_3_n_3
    SLICE_X61Y62         LUT5 (Prop_lut5_I4_O)        0.105     3.121 r  u_rooth_0/u_if_as_0/timer_value[18]_i_2/O
                         net (fo=7, routed)           0.506     3.627    u_rooth_0/u_if_as_0/m0_data_i[18]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.105     3.732 r  u_rooth_0/u_if_as_0/data_mem_0_i_27/O
                         net (fo=1, routed)           0.767     4.499    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.094     7.987    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641     7.346    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 2.755ns (43.700%)  route 3.549ns (56.300%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=3, routed)           0.678     0.884    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[20]
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.105     0.989 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[20]_i_6/O
                         net (fo=1, routed)           0.398     1.387    u_rooth_0/u_if_as_0/rs2_data_o[20]_i_4_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.105     1.492 r  u_rooth_0/u_if_as_0/reg_wr_data_o[20]_i_5/O
                         net (fo=5, routed)           0.278     1.771    u_rooth_0/u_if_as_0/m0_data_o[20]
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.105     1.876 f  u_rooth_0/u_if_as_0/timer_value[20]_i_4/O
                         net (fo=1, routed)           0.329     2.205    u_rooth_0/u_if_as_0/timer_value[20]_i_4_n_3
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.105     2.310 f  u_rooth_0/u_if_as_0/timer_value[20]_i_3/O
                         net (fo=1, routed)           0.457     2.767    u_rooth_0/u_if_as_0/timer_value[20]_i_3_n_3
    SLICE_X56Y67         LUT5 (Prop_lut5_I4_O)        0.105     2.872 r  u_rooth_0/u_if_as_0/timer_value[20]_i_2/O
                         net (fo=7, routed)           0.633     3.505    u_rooth_0/u_if_as_0/m0_data_i[20]
    SLICE_X55Y60         LUT4 (Prop_lut4_I0_O)        0.105     3.610 r  u_rooth_0/u_if_as_0/data_mem_0_i_25/O
                         net (fo=1, routed)           0.776     4.386    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.094     7.987    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.641     7.346    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 2.755ns (43.725%)  route 3.546ns (56.275%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=3, routed)           0.631     0.837    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[22]
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.105     0.942 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[22]_i_6/O
                         net (fo=2, routed)           0.506     1.448    u_rooth_0/u_if_as_0/rs2_data_o[22]_i_4_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.105     1.553 r  u_rooth_0/u_if_as_0/reg_wr_data_o[22]_i_5/O
                         net (fo=4, routed)           0.675     2.228    u_rooth_0/u_if_as_0/m0_data_o[22]
    SLICE_X58Y62         LUT6 (Prop_lut6_I0_O)        0.105     2.333 f  u_rooth_0/u_if_as_0/timer_value[22]_i_4/O
                         net (fo=1, routed)           0.220     2.552    u_rooth_0/u_if_as_0/timer_value[22]_i_4_n_3
    SLICE_X58Y62         LUT6 (Prop_lut6_I5_O)        0.105     2.657 f  u_rooth_0/u_if_as_0/timer_value[22]_i_3/O
                         net (fo=1, routed)           0.347     3.004    u_rooth_0/u_if_as_0/timer_value[22]_i_3_n_3
    SLICE_X59Y62         LUT5 (Prop_lut5_I4_O)        0.105     3.109 r  u_rooth_0/u_if_as_0/timer_value[22]_i_2/O
                         net (fo=7, routed)           0.392     3.501    u_rooth_0/u_if_as_0/m0_data_i[22]
    SLICE_X60Y60         LUT4 (Prop_lut4_I0_O)        0.105     3.606 r  u_rooth_0/u_if_as_0/data_mem_0_i_23/O
                         net (fo=1, routed)           0.776     4.382    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.094     7.987    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.641     7.346    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 2.755ns (44.609%)  route 3.421ns (55.391%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.932ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.460    -1.932    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.193 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.515     0.709    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[28]
    SLICE_X56Y72         LUT5 (Prop_lut5_I0_O)        0.105     0.814 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[28]_i_6/O
                         net (fo=2, routed)           0.329     1.143    u_rooth_0/u_if_as_0/rs2_data_o[28]_i_4_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I2_O)        0.105     1.248 r  u_rooth_0/u_if_as_0/reg_wr_data_o[28]_i_5/O
                         net (fo=5, routed)           0.676     1.925    u_rooth_0/u_if_as_0/m0_data_o[28]
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.105     2.030 f  u_rooth_0/u_if_as_0/timer_value[28]_i_4/O
                         net (fo=1, routed)           0.121     2.151    u_rooth_0/u_if_as_0/timer_value[28]_i_4_n_3
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105     2.256 f  u_rooth_0/u_if_as_0/timer_value[28]_i_3/O
                         net (fo=1, routed)           0.130     2.386    u_rooth_0/u_if_as_0/timer_value[28]_i_3_n_3
    SLICE_X58Y79         LUT5 (Prop_lut5_I4_O)        0.105     2.491 r  u_rooth_0/u_if_as_0/timer_value[28]_i_2/O
                         net (fo=7, routed)           0.614     3.105    u_rooth_0/u_if_as_0/m0_data_i[28]
    SLICE_X56Y75         LUT4 (Prop_lut4_I0_O)        0.105     3.210 r  u_rooth_0/u_if_as_0/data_mem_0_i_17/O
                         net (fo=1, routed)           1.035     4.244    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.308     8.473    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.405     8.068    
                         clock uncertainty           -0.094     7.974    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.641     7.333    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.333    
                         arrival time                          -4.244    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 2.755ns (44.670%)  route 3.412ns (55.330%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543     0.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105     0.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230     1.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105     1.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.634     1.824    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.105     1.929 f  u_rooth_0/u_if_as_0/timer_value[23]_i_4/O
                         net (fo=1, routed)           0.121     2.051    u_rooth_0/u_if_as_0/timer_value[23]_i_4_n_3
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.105     2.156 f  u_rooth_0/u_if_as_0/timer_value[23]_i_3/O
                         net (fo=1, routed)           0.366     2.522    u_rooth_0/u_if_as_0/timer_value[23]_i_3_n_3
    SLICE_X58Y74         LUT5 (Prop_lut5_I4_O)        0.105     2.627 r  u_rooth_0/u_if_as_0/timer_value[23]_i_2/O
                         net (fo=7, routed)           0.626     3.253    u_rooth_0/u_if_as_0/m0_data_i[23]
    SLICE_X58Y66         LUT4 (Prop_lut4_I0_O)        0.105     3.358 r  u_rooth_0/u_if_as_0/data_mem_0_i_22/O
                         net (fo=1, routed)           0.891     4.249    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.094     7.987    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.641     7.346    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 2.650ns (43.279%)  route 3.473ns (56.721%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.618     0.825    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[19]
    SLICE_X55Y62         LUT5 (Prop_lut5_I0_O)        0.105     0.930 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[19]_i_6/O
                         net (fo=2, routed)           0.658     1.587    u_rooth_0/u_if_as_0/timer_value[19]_i_2_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.105     1.692 r  u_rooth_0/u_if_as_0/reg_wr_data_o[19]_i_5/O
                         net (fo=4, routed)           0.295     1.988    u_rooth_0/u_if_as_0/m0_data_o[19]
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.105     2.093 r  u_rooth_0/u_if_as_0/timer_value[19]_i_4/O
                         net (fo=1, routed)           0.414     2.506    u_rooth_0/u_if_as_0/timer_value[19]_i_4_n_3
    SLICE_X58Y66         LUT6 (Prop_lut6_I1_O)        0.105     2.611 r  u_rooth_0/u_if_as_0/timer_value[19]_i_2/O
                         net (fo=7, routed)           0.664     3.275    u_rooth_0/u_if_as_0/m0_data_i[19]
    SLICE_X59Y61         LUT4 (Prop_lut4_I0_O)        0.105     3.380 r  u_rooth_0/u_if_as_0/data_mem_0_i_26/O
                         net (fo=1, routed)           0.825     4.205    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.094     7.987    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.641     7.346    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  3.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.720ns (46.212%)  route 0.838ns (53.788%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.244     0.281    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.045     0.326 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.225     0.551    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.596 f  u_rooth_0/u_if_as_0/timer_value[9]_i_3/O
                         net (fo=2, routed)           0.178     0.774    u_rooth_0/u_if_as_0/timer_value[9]_i_3_n_3
    SLICE_X54Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.819 r  u_rooth_0/u_if_as_0/data_mem_0_i_36_comp/O
                         net (fo=1, routed)           0.191     1.010    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.252    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.411ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.720ns (42.167%)  route 0.987ns (57.833%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=3, routed)           0.243     0.280    u_rooth_0/u_if_as_0/douta[5]_alias
    SLICE_X55Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.325 r  u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_3_comp/O
                         net (fo=6, routed)           0.262     0.587    u_rooth_0/u_if_as_0/m0_data_o[14]
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.632 f  u_rooth_0/u_if_as_0/timer_value[14]_i_3/O
                         net (fo=2, routed)           0.214     0.846    u_rooth_0/u_if_as_0/timer_value[14]_i_3_n_3
    SLICE_X55Y71         LUT4 (Prop_lut4_I2_O)        0.045     0.891 r  u_rooth_0/u_if_as_0/data_mem_0_i_31_comp/O
                         net (fo=1, routed)           0.268     1.160    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.252    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.720ns (39.712%)  route 1.093ns (60.288%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=3, routed)           0.338     0.375    u_rooth_0/u_if_as_0/douta[4]_alias
    SLICE_X57Y63         LUT6 (Prop_lut6_I4_O)        0.045     0.420 r  u_rooth_0/u_if_as_0/timer_value[13]_i_4_comp/O
                         net (fo=5, routed)           0.212     0.632    u_rooth_0/u_if_as_0/m0_data_o[13]
    SLICE_X59Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.677 r  u_rooth_0/u_if_as_0/timer_value[13]_i_2/O
                         net (fo=8, routed)           0.128     0.805    u_rooth_0/u_if_as_0/m0_data_i[13]
    SLICE_X57Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.850 r  u_rooth_0/u_if_as_0/data_mem_0_i_32/O
                         net (fo=1, routed)           0.416     1.265    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.252    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.590ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.720ns (38.185%)  route 1.166ns (61.815%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.294     0.948    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X60Y58         LUT4 (Prop_lut4_I0_O)        0.045     0.993 r  u_rooth_0/u_if_as_0/data_mem_0_i_38/O
                         net (fo=1, routed)           0.351     1.344    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.883    -0.312    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.230    -0.542    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.246    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.638ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.720ns (37.226%)  route 1.214ns (62.774%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.286     0.319    u_rooth_0/u_if_as_0/douta[0]_alias_1
    SLICE_X54Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.364 r  u_rooth_0/u_if_as_0/reg_wr_data_o[27]_i_5_comp/O
                         net (fo=7, routed)           0.407     0.771    u_rooth_0/u_if_as_0/m0_data_o[27]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.816 f  u_rooth_0/u_if_as_0/timer_value[27]_i_3/O
                         net (fo=2, routed)           0.251     1.067    u_rooth_0/u_if_as_0/timer_value[27]_i_3_n_3
    SLICE_X59Y74         LUT6 (Prop_lut6_I4_O)        0.045     1.112 r  u_rooth_0/u_if_as_0/data_mem_0_i_18_comp/O
                         net (fo=1, routed)           0.269     1.381    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.227    -0.553    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.257    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.700ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.765ns (38.323%)  route 1.231ns (61.677%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           0.307     0.340    u_rooth_0/u_if_as_0/douta[3]_alias_1
    SLICE_X54Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.385 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_9_comp/O
                         net (fo=7, routed)           0.321     0.706    u_rooth_0/u_if_as_0/m0_data_o[30]
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.751 f  u_rooth_0/u_if_as_0/timer_value[30]_i_3/O
                         net (fo=1, routed)           0.193     0.944    u_rooth_0/u_if_as_0/timer_value[30]_i_3_n_3
    SLICE_X58Y72         LUT5 (Prop_lut5_I4_O)        0.045     0.989 r  u_rooth_0/u_if_as_0/timer_value[30]_i_2/O
                         net (fo=7, routed)           0.184     1.173    u_rooth_0/u_if_as_0/m0_data_i[30]
    SLICE_X61Y73         LUT4 (Prop_lut4_I0_O)        0.045     1.218 r  u_rooth_0/u_if_as_0/data_mem_0_i_15/O
                         net (fo=1, routed)           0.226     1.443    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.227    -0.553    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.257    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.737ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.765ns (37.629%)  route 1.268ns (62.371%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=3, routed)           0.275     0.307    u_rooth_0/u_if_as_0/douta[2]_alias
    SLICE_X55Y68         LUT6 (Prop_lut6_I4_O)        0.045     0.352 r  u_rooth_0/u_if_as_0/reg_wr_data_o[29]_i_5_comp/O
                         net (fo=6, routed)           0.317     0.669    u_rooth_0/u_if_as_0/m0_data_o[29]
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.045     0.714 f  u_rooth_0/u_if_as_0/timer_value[29]_i_3/O
                         net (fo=1, routed)           0.156     0.871    u_rooth_0/u_if_as_0/timer_value[29]_i_3_n_3
    SLICE_X59Y75         LUT5 (Prop_lut5_I4_O)        0.045     0.916 r  u_rooth_0/u_if_as_0/timer_value[29]_i_2/O
                         net (fo=7, routed)           0.306     1.222    u_rooth_0/u_if_as_0/m0_data_i[29]
    SLICE_X54Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.267 r  u_rooth_0/u_if_as_0/data_mem_0_i_16/O
                         net (fo=1, routed)           0.213     1.480    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.227    -0.553    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.257    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.783ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.765ns (36.791%)  route 1.314ns (63.209%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           0.243     0.280    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[12]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.325 r  u_rooth_0/u_pc_reg_0/timer_value[12]_i_5/O
                         net (fo=2, routed)           0.149     0.475    u_rooth_0/u_if_as_0/timer_value[12]_i_2_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.520 r  u_rooth_0/u_if_as_0/timer_value[12]_i_4/O
                         net (fo=4, routed)           0.254     0.774    u_rooth_0/u_if_as_0/m0_data_o[12]
    SLICE_X59Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.819 r  u_rooth_0/u_if_as_0/timer_value[12]_i_2/O
                         net (fo=8, routed)           0.275     1.094    u_rooth_0/u_if_as_0/m0_data_i[12]
    SLICE_X59Y68         LUT4 (Prop_lut4_I0_O)        0.045     1.139 r  u_rooth_0/u_if_as_0/data_mem_0_i_33/O
                         net (fo=1, routed)           0.393     1.531    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.252    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.819ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.765ns (36.165%)  route 1.350ns (63.835%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.241     0.278    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[10]
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.323 r  u_rooth_0/u_pc_reg_0/timer_value[10]_i_5/O
                         net (fo=2, routed)           0.183     0.507    u_rooth_0/u_if_as_0/timer_value[10]_i_2_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.552 r  u_rooth_0/u_if_as_0/timer_value[10]_i_4/O
                         net (fo=6, routed)           0.227     0.778    u_rooth_0/u_if_as_0/m0_data_o[10]
    SLICE_X59Y63         LUT6 (Prop_lut6_I2_O)        0.045     0.823 r  u_rooth_0/u_if_as_0/timer_value[10]_i_2/O
                         net (fo=8, routed)           0.324     1.147    u_rooth_0/u_if_as_0/m0_data_i[10]
    SLICE_X58Y66         LUT4 (Prop_lut4_I0_O)        0.045     1.192 r  u_rooth_0/u_if_as_0/data_mem_0_i_35/O
                         net (fo=1, routed)           0.375     1.567    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.252    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.824ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.765ns (36.089%)  route 1.355ns (63.911%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=3, routed)           0.239     0.282    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[4]
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.045     0.327 r  u_rooth_0/u_if_as_0/reg_wr_data_o[4]_i_9/O
                         net (fo=2, routed)           0.367     0.694    u_rooth_0/u_if_as_0/reg_wr_data_o[4]_i_9_n_3
    SLICE_X61Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.739 r  u_rooth_0/u_if_as_0/timer_value[4]_i_3/O
                         net (fo=1, routed)           0.133     0.873    u_rooth_0/u_if_as_0/m0_data_o[4]
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.045     0.918 r  u_rooth_0/u_if_as_0/timer_value[4]_i_2/O
                         net (fo=8, routed)           0.286     1.203    u_rooth_0/u_if_as_0/m0_data_i[4]
    SLICE_X60Y55         LUT4 (Prop_lut4_I0_O)        0.045     1.248 r  u_rooth_0/u_if_as_0/data_mem_0_i_41/O
                         net (fo=1, routed)           0.330     1.578    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.883    -0.312    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.230    -0.542    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.246    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  1.824    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y11    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y11    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y13    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y13    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y12    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y12    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y14    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y14    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17  clk_pll_inst/inst/clkout2_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  clk_pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { refer_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll_1
  To Clock:  clk_out1_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack        2.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.100    17.734    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.566    u_rooth_0/u_if_de_0/pc_adder_o_reg[0]
  -------------------------------------------------------------------
                         required time                         17.566    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.100    17.734    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.566    u_rooth_0/u_if_de_0/pc_adder_o_reg[11]
  -------------------------------------------------------------------
                         required time                         17.566    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.100    17.734    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.566    u_rooth_0/u_if_de_0/pc_adder_o_reg[14]
  -------------------------------------------------------------------
                         required time                         17.566    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.100    17.734    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.566    u_rooth_0/u_if_de_0/pc_adder_o_reg[15]
  -------------------------------------------------------------------
                         required time                         17.566    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.100    17.734    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.566    u_rooth_0/u_if_de_0/pc_adder_o_reg[16]
  -------------------------------------------------------------------
                         required time                         17.566    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.100    17.734    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.566    u_rooth_0/u_if_de_0/pc_adder_o_reg[17]
  -------------------------------------------------------------------
                         required time                         17.566    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.100    17.734    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.566    u_rooth_0/u_if_de_0/pc_adder_o_reg[20]
  -------------------------------------------------------------------
                         required time                         17.566    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[27]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.100    17.734    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.566    u_rooth_0/u_if_de_0/pc_adder_o_reg[27]
  -------------------------------------------------------------------
                         required time                         17.566    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.858ns  (logic 4.118ns (24.428%)  route 12.740ns (75.572%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.485    14.842    u_rooth_0/u_if_de_0/E[0]
    SLICE_X55Y73         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.269    18.435    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X55Y73         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[31]/C
                         clock pessimism             -0.545    17.890    
                         clock uncertainty           -0.100    17.790    
    SLICE_X55Y73         FDCE (Setup_fdce_C_CE)      -0.168    17.622    u_rooth_0/u_if_de_0/pc_adder_o_reg[31]
  -------------------------------------------------------------------
                         required time                         17.622    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.858ns  (logic 4.118ns (24.428%)  route 12.740ns (75.572%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.485    14.842    u_rooth_0/u_if_de_0/E[0]
    SLICE_X55Y73         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.269    18.435    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X55Y73         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[5]/C
                         clock pessimism             -0.545    17.890    
                         clock uncertainty           -0.100    17.790    
    SLICE_X55Y73         FDCE (Setup_fdce_C_CE)      -0.168    17.622    u_rooth_0/u_if_de_0/pc_adder_o_reg[5]
  -------------------------------------------------------------------
                         required time                         17.622    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                  2.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mepc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.486%)  route 0.098ns (34.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.572    -0.584    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X27Y91         FDCE                                         r  u_rooth_0/u_csr_reg_0/mepc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  u_rooth_0/u_csr_reg_0/mepc_reg[16]/Q
                         net (fo=2, routed)           0.098    -0.344    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_1[16]
    SLICE_X26Y91         LUT5 (Prop_lut5_I1_O)        0.045    -0.299 r  u_rooth_0/u_clinet_0/int_addr_o[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    u_rooth_0/u_clinet_0/int_addr_o[16]_i_1_n_3
    SLICE_X26Y91         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.842    -0.352    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X26Y91         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[16]/C
                         clock pessimism             -0.218    -0.571    
    SLICE_X26Y91         FDCE (Hold_fdce_C_D)         0.120    -0.451    u_rooth_0/u_clinet_0/int_addr_o_reg[16]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mtvec_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.467%)  route 0.098ns (34.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.572    -0.584    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X31Y85         FDCE                                         r  u_rooth_0/u_csr_reg_0/mtvec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  u_rooth_0/u_csr_reg_0/mtvec_reg[10]/Q
                         net (fo=2, routed)           0.098    -0.344    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_0[10]
    SLICE_X30Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.299 r  u_rooth_0/u_clinet_0/int_addr_o[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    u_rooth_0/u_clinet_0/int_addr_o[10]_i_1_n_3
    SLICE_X30Y85         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.839    -0.355    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X30Y85         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[10]/C
                         clock pessimism             -0.215    -0.571    
    SLICE_X30Y85         FDCE (Hold_fdce_C_D)         0.120    -0.451    u_rooth_0/u_clinet_0/int_addr_o_reg[10]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mtvec_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.028%)  route 0.100ns (34.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.572    -0.584    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X31Y85         FDCE                                         r  u_rooth_0/u_csr_reg_0/mtvec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  u_rooth_0/u_csr_reg_0/mtvec_reg[9]/Q
                         net (fo=2, routed)           0.100    -0.342    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_0[9]
    SLICE_X30Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.297 r  u_rooth_0/u_clinet_0/int_addr_o[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    u_rooth_0/u_clinet_0/int_addr_o[9]_i_1_n_3
    SLICE_X30Y85         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.839    -0.355    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X30Y85         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[9]/C
                         clock pessimism             -0.215    -0.571    
    SLICE_X30Y85         FDCE (Hold_fdce_C_D)         0.121    -0.450    u_rooth_0/u_clinet_0/int_addr_o_reg[9]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mepc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.595%)  route 0.126ns (40.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.557    -0.599    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X33Y90         FDCE                                         r  u_rooth_0/u_csr_reg_0/mepc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  u_rooth_0/u_csr_reg_0/mepc_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.331    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_1[0]
    SLICE_X34Y90         LUT5 (Prop_lut5_I1_O)        0.045    -0.286 r  u_rooth_0/u_clinet_0/int_addr_o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    u_rooth_0/u_clinet_0/int_addr_o[0]_i_1_n_3
    SLICE_X34Y90         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.824    -0.370    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X34Y90         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[0]/C
                         clock pessimism             -0.195    -0.566    
    SLICE_X34Y90         FDCE (Hold_fdce_C_D)         0.120    -0.446    u_rooth_0/u_clinet_0/int_addr_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mepc_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.049%)  route 0.129ns (40.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.558    -0.598    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X33Y93         FDCE                                         r  u_rooth_0/u_csr_reg_0/mepc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  u_rooth_0/u_csr_reg_0/mepc_reg[28]/Q
                         net (fo=2, routed)           0.129    -0.328    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_1[28]
    SLICE_X34Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.283 r  u_rooth_0/u_clinet_0/int_addr_o[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    u_rooth_0/u_clinet_0/int_addr_o[28]_i_1_n_3
    SLICE_X34Y93         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.825    -0.369    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X34Y93         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[28]/C
                         clock pessimism             -0.195    -0.565    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.120    -0.445    u_rooth_0/u_clinet_0/int_addr_o_reg[28]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/uart_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.586%)  route 0.108ns (43.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.577    -0.579    uart_0/clk_out1
    SLICE_X67Y61         FDRE                                         r  uart_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  uart_0/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.108    -0.329    uart_0/rx_data_reg_n_3_[6]
    SLICE_X64Y62         FDRE                                         r  uart_0/uart_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.844    -0.350    uart_0/clk_out1
    SLICE_X64Y62         FDRE                                         r  uart_0/uart_rx_reg[6]/C
                         clock pessimism             -0.214    -0.565    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.071    -0.494    uart_0/uart_rx_reg[6]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mstatus_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/data_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.399%)  route 0.061ns (22.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.572    -0.584    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X30Y86         FDCE                                         r  u_rooth_0/u_csr_reg_0/mstatus_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.420 r  u_rooth_0/u_csr_reg_0/mstatus_reg[4]/Q
                         net (fo=2, routed)           0.061    -0.358    u_rooth_0/u_clinet_0/data_o_reg[31]_1[3]
    SLICE_X31Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.313 r  u_rooth_0/u_clinet_0/data_o[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    u_rooth_0/u_clinet_0/data_o[4]_i_1_n_3
    SLICE_X31Y86         FDCE                                         r  u_rooth_0/u_clinet_0/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.839    -0.355    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X31Y86         FDCE                                         r  u_rooth_0/u_clinet_0/data_o_reg[4]/C
                         clock pessimism             -0.215    -0.571    
    SLICE_X31Y86         FDCE (Hold_fdce_C_D)         0.092    -0.479    u_rooth_0/u_clinet_0/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/uart_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.634%)  route 0.112ns (44.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.577    -0.579    uart_0/clk_out1
    SLICE_X67Y61         FDRE                                         r  uart_0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  uart_0/rx_data_reg[7]/Q
                         net (fo=2, routed)           0.112    -0.325    uart_0/rx_data_reg_n_3_[7]
    SLICE_X64Y61         FDRE                                         r  uart_0/uart_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.846    -0.348    uart_0/clk_out1
    SLICE_X64Y61         FDRE                                         r  uart_0/uart_rx_reg[7]/C
                         clock pessimism             -0.214    -0.563    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.072    -0.491    uart_0/uart_rx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_wb_0/inst_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.663%)  route 0.085ns (31.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.550    -0.606    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X44Y82         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  u_rooth_0/u_if_as_0/inst_o_reg[22]/Q
                         net (fo=1, routed)           0.085    -0.380    u_rooth_0/u_if_as_0/as_inst_o[22]
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.045    -0.335 r  u_rooth_0/u_if_as_0/inst_o[22]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.335    u_rooth_0/u_if_wb_0/inst_o_reg[31]_0[22]
    SLICE_X45Y82         FDCE                                         r  u_rooth_0/u_if_wb_0/inst_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.816    -0.378    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X45Y82         FDCE                                         r  u_rooth_0/u_if_wb_0/inst_o_reg[22]/C
                         clock pessimism             -0.214    -0.593    
    SLICE_X45Y82         FDCE (Hold_fdce_C_D)         0.091    -0.502    u_rooth_0/u_if_wb_0/inst_o_reg[22]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_wb_0/inst_o_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.410%)  route 0.086ns (31.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.551    -0.605    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y84         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  u_rooth_0/u_if_as_0/inst_o_reg[15]/Q
                         net (fo=1, routed)           0.086    -0.378    u_rooth_0/u_if_as_0/as_inst_o[15]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.045    -0.333 r  u_rooth_0/u_if_as_0/inst_o[15]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.333    u_rooth_0/u_if_wb_0/inst_o_reg[31]_0[15]
    SLICE_X49Y84         FDCE                                         r  u_rooth_0/u_if_wb_0/inst_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.818    -0.376    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X49Y84         FDCE                                         r  u_rooth_0/u_if_wb_0/inst_o_reg[15]/C
                         clock pessimism             -0.215    -0.592    
    SLICE_X49Y84         FDCE (Hold_fdce_C_D)         0.092    -0.500    u_rooth_0/u_if_wb_0/inst_o_reg[15]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_pll_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y10    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y10    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y11    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y11    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y12    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y12    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y15    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y15    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_pll_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y69    u_rooth_0/u_if_ex_0/imm_o_reg[30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y71    u_rooth_0/u_if_ex_0/imm_o_reg[31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y72    u_rooth_0/u_if_ex_0/imm_o_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y92    u_rooth_0/u_clinet_0/data_o_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y92    u_rooth_0/u_clinet_0/data_o_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y92    u_rooth_0/u_clinet_0/data_o_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y92    u_rooth_0/u_clinet_0/data_o_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y92    u_rooth_0/u_clinet_0/data_o_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y92    u_rooth_0/u_clinet_0/data_o_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y72    u_rooth_0/u_if_ex_0/inst_o_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y71    u_rooth_0/u_if_ex_0/imm_o_reg[31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y72    u_rooth_0/u_if_ex_0/imm_o_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y73    u_rooth_0/u_if_ex_0/imm_o_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y73    u_rooth_0/u_if_ex_0/imm_o_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y76    u_rooth_0/u_if_ex_0/imm_o_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y78    u_rooth_0/u_alu_res_ctrl_0/inv_access_mem_hold_o_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X39Y89    u_rooth_0/u_clinet_0/cause_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y90    u_rooth_0/u_clinet_0/cause_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X39Y89    u_rooth_0/u_clinet_0/cause_reg[31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y89    u_rooth_0/u_clinet_0/data_o_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll_1
  To Clock:  clk_out2_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack        2.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.830ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 2.755ns (40.903%)  route 3.980ns (59.097%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467    -1.925    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     0.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=3, routed)           0.514     0.714    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[17]
    SLICE_X55Y66         LUT5 (Prop_lut5_I0_O)        0.105     0.819 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[17]_i_6/O
                         net (fo=1, routed)           0.452     1.271    u_rooth_0/u_if_as_0/rs2_data_o[17]_i_4_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.105     1.376 r  u_rooth_0/u_if_as_0/reg_wr_data_o[17]_i_5/O
                         net (fo=5, routed)           0.884     2.260    u_rooth_0/u_if_as_0/m0_data_o[17]
    SLICE_X59Y79         LUT6 (Prop_lut6_I0_O)        0.105     2.365 f  u_rooth_0/u_if_as_0/timer_value[17]_i_4/O
                         net (fo=1, routed)           0.343     2.708    u_rooth_0/u_if_as_0/timer_value[17]_i_4_n_3
    SLICE_X59Y79         LUT6 (Prop_lut6_I5_O)        0.105     2.813 f  u_rooth_0/u_if_as_0/timer_value[17]_i_3/O
                         net (fo=1, routed)           0.314     3.127    u_rooth_0/u_if_as_0/timer_value[17]_i_3_n_3
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.105     3.232 r  u_rooth_0/u_if_as_0/timer_value[17]_i_2/O
                         net (fo=7, routed)           0.860     4.092    u_rooth_0/u_if_as_0/m0_data_i[17]
    SLICE_X55Y71         LUT4 (Prop_lut4_I0_O)        0.105     4.197 r  u_rooth_0/u_if_as_0/data_mem_0_i_28/O
                         net (fo=1, routed)           0.614     4.811    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.404     8.075    
                         clock uncertainty           -0.090     7.986    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.641     7.345    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.345    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 2.755ns (41.994%)  route 3.805ns (58.006%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467    -1.925    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.125     0.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=5, routed)           0.532     0.733    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[15]
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.105     0.838 r  u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_15/O
                         net (fo=2, routed)           0.949     1.787    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I2_O)        0.105     1.892 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_9_replica_1/O
                         net (fo=2, routed)           0.239     2.131    u_rooth_0/u_if_as_0/m0_data_o[15]_repN_1
    SLICE_X59Y80         LUT6 (Prop_lut6_I2_O)        0.105     2.236 f  u_rooth_0/u_if_as_0/timer_value[15]_i_4/O
                         net (fo=1, routed)           0.343     2.578    u_rooth_0/u_if_as_0/timer_value[15]_i_4_n_3
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.105     2.683 f  u_rooth_0/u_if_as_0/timer_value[15]_i_3/O
                         net (fo=1, routed)           0.314     2.997    u_rooth_0/u_if_as_0/timer_value[15]_i_3_n_3
    SLICE_X59Y80         LUT5 (Prop_lut5_I4_O)        0.105     3.102 r  u_rooth_0/u_if_as_0/timer_value[15]_i_2/O
                         net (fo=8, routed)           0.942     4.045    u_rooth_0/u_if_as_0/m0_data_i[15]
    SLICE_X54Y66         LUT4 (Prop_lut4_I0_O)        0.105     4.150 r  u_rooth_0/u_if_as_0/data_mem_0_i_30/O
                         net (fo=1, routed)           0.486     4.636    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.404     8.075    
                         clock uncertainty           -0.090     7.986    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.641     7.345    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.345    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 2.755ns (42.122%)  route 3.786ns (57.878%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=3, routed)           0.526     0.732    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[25]
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.105     0.837 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[25]_i_6/O
                         net (fo=2, routed)           0.496     1.333    u_rooth_0/u_if_as_0/rs2_data_o[25]_i_4_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.105     1.438 r  u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_5/O
                         net (fo=6, routed)           0.790     2.228    u_rooth_0/u_if_as_0/m0_data_o[25]
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.105     2.333 f  u_rooth_0/u_if_as_0/timer_value[25]_i_4/O
                         net (fo=1, routed)           0.237     2.570    u_rooth_0/u_if_as_0/timer_value[25]_i_4_n_3
    SLICE_X58Y78         LUT6 (Prop_lut6_I5_O)        0.105     2.675 f  u_rooth_0/u_if_as_0/timer_value[25]_i_3/O
                         net (fo=1, routed)           0.407     3.083    u_rooth_0/u_if_as_0/timer_value[25]_i_3_n_3
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.105     3.188 r  u_rooth_0/u_if_as_0/timer_value[25]_i_2/O
                         net (fo=7, routed)           0.473     3.661    u_rooth_0/u_if_as_0/m0_data_i[25]
    SLICE_X57Y75         LUT4 (Prop_lut4_I0_O)        0.105     3.766 r  u_rooth_0/u_if_as_0/data_mem_0_i_20/O
                         net (fo=1, routed)           0.857     4.622    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.090     7.992    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.641     7.351    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.755ns (42.691%)  route 3.698ns (57.309%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467    -1.925    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     0.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=3, routed)           0.546     0.746    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[11]
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.105     0.851 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[11]_i_5/O
                         net (fo=1, routed)           0.398     1.249    u_rooth_0/u_if_as_0/reg_wr_data_o[11]_i_2_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.105     1.354 r  u_rooth_0/u_if_as_0/reg_wr_data_o[11]_i_3/O
                         net (fo=9, routed)           0.732     2.086    u_rooth_0/u_if_as_0/m0_data_o[11]
    SLICE_X61Y74         LUT6 (Prop_lut6_I0_O)        0.105     2.191 f  u_rooth_0/u_if_as_0/timer_value[11]_i_4/O
                         net (fo=1, routed)           0.343     2.533    u_rooth_0/u_if_as_0/timer_value[11]_i_4_n_3
    SLICE_X61Y74         LUT6 (Prop_lut6_I5_O)        0.105     2.638 f  u_rooth_0/u_if_as_0/timer_value[11]_i_3/O
                         net (fo=1, routed)           0.346     2.984    u_rooth_0/u_if_as_0/timer_value[11]_i_3_n_3
    SLICE_X62Y74         LUT5 (Prop_lut5_I4_O)        0.105     3.089 r  u_rooth_0/u_if_as_0/timer_value[11]_i_2/O
                         net (fo=8, routed)           0.668     3.757    u_rooth_0/u_if_as_0/m0_data_i[11]
    SLICE_X60Y65         LUT4 (Prop_lut4_I0_O)        0.105     3.862 r  u_rooth_0/u_if_as_0/data_mem_0_i_34/O
                         net (fo=1, routed)           0.667     4.529    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.404     8.075    
                         clock uncertainty           -0.090     7.986    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.641     7.345    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.345    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 2.755ns (42.930%)  route 3.662ns (57.070%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.614     0.820    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[18]
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.105     0.925 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[18]_i_6/O
                         net (fo=1, routed)           0.313     1.239    u_rooth_0/u_if_as_0/rs2_data_o[18]_i_4_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I2_O)        0.105     1.344 r  u_rooth_0/u_if_as_0/reg_wr_data_o[18]_i_5/O
                         net (fo=5, routed)           0.725     2.068    u_rooth_0/u_if_as_0/m0_data_o[18]
    SLICE_X61Y62         LUT6 (Prop_lut6_I0_O)        0.105     2.173 f  u_rooth_0/u_if_as_0/timer_value[18]_i_4/O
                         net (fo=1, routed)           0.364     2.537    u_rooth_0/u_if_as_0/timer_value[18]_i_4_n_3
    SLICE_X61Y62         LUT6 (Prop_lut6_I5_O)        0.105     2.642 f  u_rooth_0/u_if_as_0/timer_value[18]_i_3/O
                         net (fo=1, routed)           0.374     3.016    u_rooth_0/u_if_as_0/timer_value[18]_i_3_n_3
    SLICE_X61Y62         LUT5 (Prop_lut5_I4_O)        0.105     3.121 r  u_rooth_0/u_if_as_0/timer_value[18]_i_2/O
                         net (fo=7, routed)           0.506     3.627    u_rooth_0/u_if_as_0/m0_data_i[18]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.105     3.732 r  u_rooth_0/u_if_as_0/data_mem_0_i_27/O
                         net (fo=1, routed)           0.767     4.499    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.090     7.992    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641     7.351    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 2.755ns (43.700%)  route 3.549ns (56.300%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=3, routed)           0.678     0.884    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[20]
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.105     0.989 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[20]_i_6/O
                         net (fo=1, routed)           0.398     1.387    u_rooth_0/u_if_as_0/rs2_data_o[20]_i_4_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.105     1.492 r  u_rooth_0/u_if_as_0/reg_wr_data_o[20]_i_5/O
                         net (fo=5, routed)           0.278     1.771    u_rooth_0/u_if_as_0/m0_data_o[20]
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.105     1.876 f  u_rooth_0/u_if_as_0/timer_value[20]_i_4/O
                         net (fo=1, routed)           0.329     2.205    u_rooth_0/u_if_as_0/timer_value[20]_i_4_n_3
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.105     2.310 f  u_rooth_0/u_if_as_0/timer_value[20]_i_3/O
                         net (fo=1, routed)           0.457     2.767    u_rooth_0/u_if_as_0/timer_value[20]_i_3_n_3
    SLICE_X56Y67         LUT5 (Prop_lut5_I4_O)        0.105     2.872 r  u_rooth_0/u_if_as_0/timer_value[20]_i_2/O
                         net (fo=7, routed)           0.633     3.505    u_rooth_0/u_if_as_0/m0_data_i[20]
    SLICE_X55Y60         LUT4 (Prop_lut4_I0_O)        0.105     3.610 r  u_rooth_0/u_if_as_0/data_mem_0_i_25/O
                         net (fo=1, routed)           0.776     4.386    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.090     7.992    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.641     7.351    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.969ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 2.755ns (43.725%)  route 3.546ns (56.275%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=3, routed)           0.631     0.837    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[22]
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.105     0.942 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[22]_i_6/O
                         net (fo=2, routed)           0.506     1.448    u_rooth_0/u_if_as_0/rs2_data_o[22]_i_4_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.105     1.553 r  u_rooth_0/u_if_as_0/reg_wr_data_o[22]_i_5/O
                         net (fo=4, routed)           0.675     2.228    u_rooth_0/u_if_as_0/m0_data_o[22]
    SLICE_X58Y62         LUT6 (Prop_lut6_I0_O)        0.105     2.333 f  u_rooth_0/u_if_as_0/timer_value[22]_i_4/O
                         net (fo=1, routed)           0.220     2.552    u_rooth_0/u_if_as_0/timer_value[22]_i_4_n_3
    SLICE_X58Y62         LUT6 (Prop_lut6_I5_O)        0.105     2.657 f  u_rooth_0/u_if_as_0/timer_value[22]_i_3/O
                         net (fo=1, routed)           0.347     3.004    u_rooth_0/u_if_as_0/timer_value[22]_i_3_n_3
    SLICE_X59Y62         LUT5 (Prop_lut5_I4_O)        0.105     3.109 r  u_rooth_0/u_if_as_0/timer_value[22]_i_2/O
                         net (fo=7, routed)           0.392     3.501    u_rooth_0/u_if_as_0/m0_data_i[22]
    SLICE_X60Y60         LUT4 (Prop_lut4_I0_O)        0.105     3.606 r  u_rooth_0/u_if_as_0/data_mem_0_i_23/O
                         net (fo=1, routed)           0.776     4.382    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.090     7.992    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.641     7.351    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 2.755ns (44.609%)  route 3.421ns (55.391%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.932ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.460    -1.932    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.193 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.515     0.709    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[28]
    SLICE_X56Y72         LUT5 (Prop_lut5_I0_O)        0.105     0.814 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[28]_i_6/O
                         net (fo=2, routed)           0.329     1.143    u_rooth_0/u_if_as_0/rs2_data_o[28]_i_4_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I2_O)        0.105     1.248 r  u_rooth_0/u_if_as_0/reg_wr_data_o[28]_i_5/O
                         net (fo=5, routed)           0.676     1.925    u_rooth_0/u_if_as_0/m0_data_o[28]
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.105     2.030 f  u_rooth_0/u_if_as_0/timer_value[28]_i_4/O
                         net (fo=1, routed)           0.121     2.151    u_rooth_0/u_if_as_0/timer_value[28]_i_4_n_3
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105     2.256 f  u_rooth_0/u_if_as_0/timer_value[28]_i_3/O
                         net (fo=1, routed)           0.130     2.386    u_rooth_0/u_if_as_0/timer_value[28]_i_3_n_3
    SLICE_X58Y79         LUT5 (Prop_lut5_I4_O)        0.105     2.491 r  u_rooth_0/u_if_as_0/timer_value[28]_i_2/O
                         net (fo=7, routed)           0.614     3.105    u_rooth_0/u_if_as_0/m0_data_i[28]
    SLICE_X56Y75         LUT4 (Prop_lut4_I0_O)        0.105     3.210 r  u_rooth_0/u_if_as_0/data_mem_0_i_17/O
                         net (fo=1, routed)           1.035     4.244    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.308     8.473    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.405     8.068    
                         clock uncertainty           -0.090     7.979    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.641     7.338    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.338    
                         arrival time                          -4.244    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 2.755ns (44.670%)  route 3.412ns (55.330%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543     0.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105     0.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230     1.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105     1.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.634     1.824    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.105     1.929 f  u_rooth_0/u_if_as_0/timer_value[23]_i_4/O
                         net (fo=1, routed)           0.121     2.051    u_rooth_0/u_if_as_0/timer_value[23]_i_4_n_3
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.105     2.156 f  u_rooth_0/u_if_as_0/timer_value[23]_i_3/O
                         net (fo=1, routed)           0.366     2.522    u_rooth_0/u_if_as_0/timer_value[23]_i_3_n_3
    SLICE_X58Y74         LUT5 (Prop_lut5_I4_O)        0.105     2.627 r  u_rooth_0/u_if_as_0/timer_value[23]_i_2/O
                         net (fo=7, routed)           0.626     3.253    u_rooth_0/u_if_as_0/m0_data_i[23]
    SLICE_X58Y66         LUT4 (Prop_lut4_I0_O)        0.105     3.358 r  u_rooth_0/u_if_as_0/data_mem_0_i_22/O
                         net (fo=1, routed)           0.891     4.249    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.090     7.992    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.641     7.351    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 2.650ns (43.279%)  route 3.473ns (56.721%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.618     0.825    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[19]
    SLICE_X55Y62         LUT5 (Prop_lut5_I0_O)        0.105     0.930 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[19]_i_6/O
                         net (fo=2, routed)           0.658     1.587    u_rooth_0/u_if_as_0/timer_value[19]_i_2_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.105     1.692 r  u_rooth_0/u_if_as_0/reg_wr_data_o[19]_i_5/O
                         net (fo=4, routed)           0.295     1.988    u_rooth_0/u_if_as_0/m0_data_o[19]
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.105     2.093 r  u_rooth_0/u_if_as_0/timer_value[19]_i_4/O
                         net (fo=1, routed)           0.414     2.506    u_rooth_0/u_if_as_0/timer_value[19]_i_4_n_3
    SLICE_X58Y66         LUT6 (Prop_lut6_I1_O)        0.105     2.611 r  u_rooth_0/u_if_as_0/timer_value[19]_i_2/O
                         net (fo=7, routed)           0.664     3.275    u_rooth_0/u_if_as_0/m0_data_i[19]
    SLICE_X59Y61         LUT4 (Prop_lut4_I0_O)        0.105     3.380 r  u_rooth_0/u_if_as_0/data_mem_0_i_26/O
                         net (fo=1, routed)           0.825     4.205    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.090     7.992    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.641     7.351    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  3.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.720ns (46.212%)  route 0.838ns (53.788%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.244     0.281    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.045     0.326 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.225     0.551    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.596 f  u_rooth_0/u_if_as_0/timer_value[9]_i_3/O
                         net (fo=2, routed)           0.178     0.774    u_rooth_0/u_if_as_0/timer_value[9]_i_3_n_3
    SLICE_X54Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.819 r  u_rooth_0/u_if_as_0/data_mem_0_i_36_comp/O
                         net (fo=1, routed)           0.191     1.010    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.252    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.411ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.720ns (42.167%)  route 0.987ns (57.833%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=3, routed)           0.243     0.280    u_rooth_0/u_if_as_0/douta[5]_alias
    SLICE_X55Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.325 r  u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_3_comp/O
                         net (fo=6, routed)           0.262     0.587    u_rooth_0/u_if_as_0/m0_data_o[14]
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.632 f  u_rooth_0/u_if_as_0/timer_value[14]_i_3/O
                         net (fo=2, routed)           0.214     0.846    u_rooth_0/u_if_as_0/timer_value[14]_i_3_n_3
    SLICE_X55Y71         LUT4 (Prop_lut4_I2_O)        0.045     0.891 r  u_rooth_0/u_if_as_0/data_mem_0_i_31_comp/O
                         net (fo=1, routed)           0.268     1.160    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.252    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.720ns (39.712%)  route 1.093ns (60.288%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=3, routed)           0.338     0.375    u_rooth_0/u_if_as_0/douta[4]_alias
    SLICE_X57Y63         LUT6 (Prop_lut6_I4_O)        0.045     0.420 r  u_rooth_0/u_if_as_0/timer_value[13]_i_4_comp/O
                         net (fo=5, routed)           0.212     0.632    u_rooth_0/u_if_as_0/m0_data_o[13]
    SLICE_X59Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.677 r  u_rooth_0/u_if_as_0/timer_value[13]_i_2/O
                         net (fo=8, routed)           0.128     0.805    u_rooth_0/u_if_as_0/m0_data_i[13]
    SLICE_X57Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.850 r  u_rooth_0/u_if_as_0/data_mem_0_i_32/O
                         net (fo=1, routed)           0.416     1.265    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.252    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.590ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.720ns (38.185%)  route 1.166ns (61.815%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.294     0.948    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X60Y58         LUT4 (Prop_lut4_I0_O)        0.045     0.993 r  u_rooth_0/u_if_as_0/data_mem_0_i_38/O
                         net (fo=1, routed)           0.351     1.344    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.883    -0.312    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.230    -0.542    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.246    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.638ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.720ns (37.226%)  route 1.214ns (62.774%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.286     0.319    u_rooth_0/u_if_as_0/douta[0]_alias_1
    SLICE_X54Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.364 r  u_rooth_0/u_if_as_0/reg_wr_data_o[27]_i_5_comp/O
                         net (fo=7, routed)           0.407     0.771    u_rooth_0/u_if_as_0/m0_data_o[27]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.816 f  u_rooth_0/u_if_as_0/timer_value[27]_i_3/O
                         net (fo=2, routed)           0.251     1.067    u_rooth_0/u_if_as_0/timer_value[27]_i_3_n_3
    SLICE_X59Y74         LUT6 (Prop_lut6_I4_O)        0.045     1.112 r  u_rooth_0/u_if_as_0/data_mem_0_i_18_comp/O
                         net (fo=1, routed)           0.269     1.381    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.227    -0.553    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.257    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.700ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.765ns (38.323%)  route 1.231ns (61.677%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           0.307     0.340    u_rooth_0/u_if_as_0/douta[3]_alias_1
    SLICE_X54Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.385 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_9_comp/O
                         net (fo=7, routed)           0.321     0.706    u_rooth_0/u_if_as_0/m0_data_o[30]
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.751 f  u_rooth_0/u_if_as_0/timer_value[30]_i_3/O
                         net (fo=1, routed)           0.193     0.944    u_rooth_0/u_if_as_0/timer_value[30]_i_3_n_3
    SLICE_X58Y72         LUT5 (Prop_lut5_I4_O)        0.045     0.989 r  u_rooth_0/u_if_as_0/timer_value[30]_i_2/O
                         net (fo=7, routed)           0.184     1.173    u_rooth_0/u_if_as_0/m0_data_i[30]
    SLICE_X61Y73         LUT4 (Prop_lut4_I0_O)        0.045     1.218 r  u_rooth_0/u_if_as_0/data_mem_0_i_15/O
                         net (fo=1, routed)           0.226     1.443    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.227    -0.553    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.257    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.737ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.765ns (37.629%)  route 1.268ns (62.371%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=3, routed)           0.275     0.307    u_rooth_0/u_if_as_0/douta[2]_alias
    SLICE_X55Y68         LUT6 (Prop_lut6_I4_O)        0.045     0.352 r  u_rooth_0/u_if_as_0/reg_wr_data_o[29]_i_5_comp/O
                         net (fo=6, routed)           0.317     0.669    u_rooth_0/u_if_as_0/m0_data_o[29]
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.045     0.714 f  u_rooth_0/u_if_as_0/timer_value[29]_i_3/O
                         net (fo=1, routed)           0.156     0.871    u_rooth_0/u_if_as_0/timer_value[29]_i_3_n_3
    SLICE_X59Y75         LUT5 (Prop_lut5_I4_O)        0.045     0.916 r  u_rooth_0/u_if_as_0/timer_value[29]_i_2/O
                         net (fo=7, routed)           0.306     1.222    u_rooth_0/u_if_as_0/m0_data_i[29]
    SLICE_X54Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.267 r  u_rooth_0/u_if_as_0/data_mem_0_i_16/O
                         net (fo=1, routed)           0.213     1.480    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.227    -0.553    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.257    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.783ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.765ns (36.791%)  route 1.314ns (63.209%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           0.243     0.280    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[12]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.325 r  u_rooth_0/u_pc_reg_0/timer_value[12]_i_5/O
                         net (fo=2, routed)           0.149     0.475    u_rooth_0/u_if_as_0/timer_value[12]_i_2_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.520 r  u_rooth_0/u_if_as_0/timer_value[12]_i_4/O
                         net (fo=4, routed)           0.254     0.774    u_rooth_0/u_if_as_0/m0_data_o[12]
    SLICE_X59Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.819 r  u_rooth_0/u_if_as_0/timer_value[12]_i_2/O
                         net (fo=8, routed)           0.275     1.094    u_rooth_0/u_if_as_0/m0_data_i[12]
    SLICE_X59Y68         LUT4 (Prop_lut4_I0_O)        0.045     1.139 r  u_rooth_0/u_if_as_0/data_mem_0_i_33/O
                         net (fo=1, routed)           0.393     1.531    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.252    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.819ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.765ns (36.165%)  route 1.350ns (63.835%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.241     0.278    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[10]
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.323 r  u_rooth_0/u_pc_reg_0/timer_value[10]_i_5/O
                         net (fo=2, routed)           0.183     0.507    u_rooth_0/u_if_as_0/timer_value[10]_i_2_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.552 r  u_rooth_0/u_if_as_0/timer_value[10]_i_4/O
                         net (fo=6, routed)           0.227     0.778    u_rooth_0/u_if_as_0/m0_data_o[10]
    SLICE_X59Y63         LUT6 (Prop_lut6_I2_O)        0.045     0.823 r  u_rooth_0/u_if_as_0/timer_value[10]_i_2/O
                         net (fo=8, routed)           0.324     1.147    u_rooth_0/u_if_as_0/m0_data_i[10]
    SLICE_X58Y66         LUT4 (Prop_lut4_I0_O)        0.045     1.192 r  u_rooth_0/u_if_as_0/data_mem_0_i_35/O
                         net (fo=1, routed)           0.375     1.567    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.252    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.824ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.765ns (36.089%)  route 1.355ns (63.911%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=3, routed)           0.239     0.282    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[4]
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.045     0.327 r  u_rooth_0/u_if_as_0/reg_wr_data_o[4]_i_9/O
                         net (fo=2, routed)           0.367     0.694    u_rooth_0/u_if_as_0/reg_wr_data_o[4]_i_9_n_3
    SLICE_X61Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.739 r  u_rooth_0/u_if_as_0/timer_value[4]_i_3/O
                         net (fo=1, routed)           0.133     0.873    u_rooth_0/u_if_as_0/m0_data_o[4]
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.045     0.918 r  u_rooth_0/u_if_as_0/timer_value[4]_i_2/O
                         net (fo=8, routed)           0.286     1.203    u_rooth_0/u_if_as_0/m0_data_i[4]
    SLICE_X60Y55         LUT4 (Prop_lut4_I0_O)        0.045     1.248 r  u_rooth_0/u_if_as_0/data_mem_0_i_41/O
                         net (fo=1, routed)           0.330     1.578    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.883    -0.312    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.230    -0.542    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.246    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  1.824    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_pll_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y11    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y11    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y13    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y13    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y12    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y12    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y14    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y14    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17  clk_pll_inst/inst/clkout2_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll_1
  To Clock:  clkfbout_clk_pll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  clk_pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :          350  Failing Endpoints,  Worst Slack       -1.141ns,  Total Violation     -284.647ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.141ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_ex_0/imm_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.549ns  (logic 4.755ns (45.074%)  route 5.794ns (54.926%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 18.376 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467     8.075    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    10.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.524    10.724    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.105    10.829 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.786    11.616    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X48Y57         LUT5 (Prop_lut5_I4_O)        0.105    11.721 f  u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_5_comp/O
                         net (fo=1, routed)           0.590    12.311    u_rooth_0/u_if_as_0/m0_data_o[25]_repN
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    12.416 f  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_comp/O
                         net (fo=2, routed)           0.528    12.944    u_rooth_0/u_if_wb_0/reg_wr_data_o[9]_i_4_n_3_alias
    SLICE_X53Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.049 r  u_rooth_0/u_if_wb_0/rs2_data_o[9]_i_2_comp/O
                         net (fo=3, routed)           0.245    13.294    u_rooth_0/u_if_ex_0/extends_reg_reg[15]_i_4_0[4]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.399 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    13.399    u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7_n_3
    SLICE_X51Y59         MUXF7 (Prop_muxf7_I1_O)      0.182    13.581 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_4/O
                         net (fo=11, routed)          0.547    14.128    u_rooth_0/u_if_ex_0/ex_alu_src2[9]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.380 r  u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_comp/O
                         net (fo=1, routed)           0.000    14.380    u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_n_3
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.824 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.824    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.924 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.924    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19_n_3
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.024 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20_n_3
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.124 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.124    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27_n_3
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.224 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.224    u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28_n_3
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.486 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[31]_i_29/O[3]
                         net (fo=2, routed)           0.473    15.959    u_rooth_0/u_if_ex_0/u_alu_core_0/sel0[31]
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.250    16.209 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_comp/O
                         net (fo=1, routed)           0.682    16.891    u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_n_3
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.105    16.996 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_comp_1/O
                         net (fo=5, routed)           0.347    17.343    u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.105    17.448 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3_comp_2/O
                         net (fo=141, routed)         1.072    18.520    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X50Y74         LUT2 (Prop_lut2_I1_O)        0.105    18.625 r  u_rooth_0/u_if_de_0/imm_o[4]_i_1/O
                         net (fo=1, routed)           0.000    18.625    u_rooth_0/u_if_ex_0/imm_o_reg[31]_1[4]
    SLICE_X50Y74         FDCE                                         r  u_rooth_0/u_if_ex_0/imm_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.210    18.376    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X50Y74         FDCE                                         r  u_rooth_0/u_if_ex_0/imm_o_reg[4]/C
                         clock pessimism             -0.735    17.641    
                         clock uncertainty           -0.231    17.410    
    SLICE_X50Y74         FDCE (Setup_fdce_C_D)        0.074    17.484    u_rooth_0/u_if_ex_0/imm_o_reg[4]
  -------------------------------------------------------------------
                         required time                         17.484    
                         arrival time                         -18.625    
  -------------------------------------------------------------------
                         slack                                 -1.141    

Slack (VIOLATED) :        -1.132ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.572ns  (logic 4.778ns (45.194%)  route 5.794ns (54.806%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 18.376 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467     8.075    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    10.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.524    10.724    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.105    10.829 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.786    11.616    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X48Y57         LUT5 (Prop_lut5_I4_O)        0.105    11.721 f  u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_5_comp/O
                         net (fo=1, routed)           0.590    12.311    u_rooth_0/u_if_as_0/m0_data_o[25]_repN
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    12.416 f  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_comp/O
                         net (fo=2, routed)           0.528    12.944    u_rooth_0/u_if_wb_0/reg_wr_data_o[9]_i_4_n_3_alias
    SLICE_X53Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.049 r  u_rooth_0/u_if_wb_0/rs2_data_o[9]_i_2_comp/O
                         net (fo=3, routed)           0.245    13.294    u_rooth_0/u_if_ex_0/extends_reg_reg[15]_i_4_0[4]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.399 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    13.399    u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7_n_3
    SLICE_X51Y59         MUXF7 (Prop_muxf7_I1_O)      0.182    13.581 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_4/O
                         net (fo=11, routed)          0.547    14.128    u_rooth_0/u_if_ex_0/ex_alu_src2[9]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.380 r  u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_comp/O
                         net (fo=1, routed)           0.000    14.380    u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_n_3
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.824 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.824    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.924 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.924    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19_n_3
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.024 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20_n_3
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.124 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.124    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27_n_3
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.224 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.224    u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28_n_3
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.486 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[31]_i_29/O[3]
                         net (fo=2, routed)           0.473    15.959    u_rooth_0/u_if_ex_0/u_alu_core_0/sel0[31]
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.250    16.209 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_comp/O
                         net (fo=1, routed)           0.682    16.891    u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_n_3
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.105    16.996 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_comp_1/O
                         net (fo=5, routed)           0.347    17.343    u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.105    17.448 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3_comp_2/O
                         net (fo=141, routed)         1.072    18.520    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X50Y74         LUT2 (Prop_lut2_I1_O)        0.128    18.648 r  u_rooth_0/u_if_de_0/pc_adder_o[10]_i_1__0/O
                         net (fo=1, routed)           0.000    18.648    u_rooth_0/u_if_ex_0/pc_adder_o_reg[31]_1[10]
    SLICE_X50Y74         FDCE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.210    18.376    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X50Y74         FDCE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/C
                         clock pessimism             -0.735    17.641    
                         clock uncertainty           -0.231    17.410    
    SLICE_X50Y74         FDCE (Setup_fdce_C_D)        0.106    17.516    u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]
  -------------------------------------------------------------------
                         required time                         17.516    
                         arrival time                         -18.648    
  -------------------------------------------------------------------
                         slack                                 -1.132    

Slack (VIOLATED) :        -1.122ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_ex_0/inst_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.489ns  (logic 4.755ns (45.334%)  route 5.734ns (54.666%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 18.376 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467     8.075    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    10.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.524    10.724    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.105    10.829 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.786    11.616    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X48Y57         LUT5 (Prop_lut5_I4_O)        0.105    11.721 f  u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_5_comp/O
                         net (fo=1, routed)           0.590    12.311    u_rooth_0/u_if_as_0/m0_data_o[25]_repN
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    12.416 f  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_comp/O
                         net (fo=2, routed)           0.528    12.944    u_rooth_0/u_if_wb_0/reg_wr_data_o[9]_i_4_n_3_alias
    SLICE_X53Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.049 r  u_rooth_0/u_if_wb_0/rs2_data_o[9]_i_2_comp/O
                         net (fo=3, routed)           0.245    13.294    u_rooth_0/u_if_ex_0/extends_reg_reg[15]_i_4_0[4]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.399 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    13.399    u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7_n_3
    SLICE_X51Y59         MUXF7 (Prop_muxf7_I1_O)      0.182    13.581 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_4/O
                         net (fo=11, routed)          0.547    14.128    u_rooth_0/u_if_ex_0/ex_alu_src2[9]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.380 r  u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_comp/O
                         net (fo=1, routed)           0.000    14.380    u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_n_3
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.824 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.824    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.924 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.924    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19_n_3
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.024 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20_n_3
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.124 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.124    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27_n_3
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.224 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.224    u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28_n_3
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.486 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[31]_i_29/O[3]
                         net (fo=2, routed)           0.473    15.959    u_rooth_0/u_if_ex_0/u_alu_core_0/sel0[31]
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.250    16.209 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_comp/O
                         net (fo=1, routed)           0.682    16.891    u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_n_3
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.105    16.996 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_comp_1/O
                         net (fo=5, routed)           0.347    17.343    u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.105    17.448 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3_comp_2/O
                         net (fo=141, routed)         1.011    18.459    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X53Y75         LUT2 (Prop_lut2_I1_O)        0.105    18.564 r  u_rooth_0/u_if_de_0/inst_o[3]_i_1/O
                         net (fo=1, routed)           0.000    18.564    u_rooth_0/u_if_ex_0/inst_o_reg[31]_0[3]
    SLICE_X53Y75         FDCE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.210    18.376    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X53Y75         FDCE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[3]/C
                         clock pessimism             -0.735    17.641    
                         clock uncertainty           -0.231    17.410    
    SLICE_X53Y75         FDCE (Setup_fdce_C_D)        0.032    17.442    u_rooth_0/u_if_ex_0/inst_o_reg[3]
  -------------------------------------------------------------------
                         required time                         17.442    
                         arrival time                         -18.564    
  -------------------------------------------------------------------
                         slack                                 -1.122    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.231    17.413    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.245    u_rooth_0/u_if_de_0/pc_adder_o_reg[0]
  -------------------------------------------------------------------
                         required time                         17.245    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.231    17.413    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.245    u_rooth_0/u_if_de_0/pc_adder_o_reg[11]
  -------------------------------------------------------------------
                         required time                         17.245    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.231    17.413    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.245    u_rooth_0/u_if_de_0/pc_adder_o_reg[14]
  -------------------------------------------------------------------
                         required time                         17.245    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.231    17.413    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.245    u_rooth_0/u_if_de_0/pc_adder_o_reg[15]
  -------------------------------------------------------------------
                         required time                         17.245    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.231    17.413    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.245    u_rooth_0/u_if_de_0/pc_adder_o_reg[16]
  -------------------------------------------------------------------
                         required time                         17.245    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.231    17.413    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.245    u_rooth_0/u_if_de_0/pc_adder_o_reg[17]
  -------------------------------------------------------------------
                         required time                         17.245    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.231    17.413    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.245    u_rooth_0/u_if_de_0/pc_adder_o_reg[20]
  -------------------------------------------------------------------
                         required time                         17.245    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/p_inst_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.720ns (52.256%)  route 0.658ns (47.744%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=3, routed)           0.253     0.285    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[29]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.330 r  u_rooth_0/u_pc_reg_0/p_inst_o[29]_i_5/O
                         net (fo=1, routed)           0.228     0.558    u_rooth_0/u_pc_reg_0/p_inst_o[29]_i_5_n_3
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.045     0.603 r  u_rooth_0/u_pc_reg_0/p_inst_o[29]_i_2/O
                         net (fo=1, routed)           0.059     0.662    u_rooth_0/u_if_de_0/p_inst_o_reg[29]_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.045     0.707 r  u_rooth_0/u_if_de_0/p_inst_o[29]_i_1/O
                         net (fo=6, routed)           0.118     0.825    u_rooth_0/u_if_de_0/de_inst_o[29]
    SLICE_X60Y78         FDCE                                         r  u_rooth_0/u_if_de_0/p_inst_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.836    -0.358    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X60Y78         FDCE                                         r  u_rooth_0/u_if_de_0/p_inst_o_reg[29]/C
                         clock pessimism              0.099    -0.260    
                         clock uncertainty            0.231    -0.029    
    SLICE_X60Y78         FDCE (Hold_fdce_C_D)         0.066     0.037    u_rooth_0/u_if_de_0/p_inst_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.720ns (50.195%)  route 0.714ns (49.805%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           0.307     0.340    u_rooth_0/u_if_as_0/douta[3]_alias_1
    SLICE_X54Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.385 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_9_comp/O
                         net (fo=7, routed)           0.317     0.701    u_rooth_0/u_if_as_0/m0_data_o[30]
    SLICE_X47Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.746 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_5/O
                         net (fo=2, routed)           0.091     0.837    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_5_n_3
    SLICE_X47Y69         LUT6 (Prop_lut6_I3_O)        0.045     0.882 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_1/O
                         net (fo=1, routed)           0.000     0.882    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[31]_2[30]
    SLICE_X47Y69         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.814    -0.380    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X47Y69         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[30]/C
                         clock pessimism              0.099    -0.282    
                         clock uncertainty            0.231    -0.051    
    SLICE_X47Y69         FDCE (Hold_fdce_C_D)         0.092     0.041    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_O/spi_ctrl_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.720ns (49.111%)  route 0.746ns (50.889%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.225     0.879    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X63Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.924 r  u_rooth_0/u_if_as_0/spi_ctrl[7]_i_1/O
                         net (fo=1, routed)           0.000     0.924    u_spi_O/spi_ctrl_reg[31]_1[6]
    SLICE_X63Y63         FDRE                                         r  u_spi_O/spi_ctrl_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.843    -0.351    u_spi_O/clk_out1
    SLICE_X63Y63         FDRE                                         r  u_spi_O/spi_ctrl_reg[7]/C
                         clock pessimism              0.099    -0.253    
                         clock uncertainty            0.231    -0.022    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.092     0.070    u_spi_O/spi_ctrl_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.720ns (49.310%)  route 0.740ns (50.690%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=3, routed)           0.324     0.361    u_rooth_0/u_if_as_0/douta[7]_alias
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.406 r  u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_5_comp/O
                         net (fo=5, routed)           0.247     0.653    u_rooth_0/u_if_as_0/m0_data_o[16]
    SLICE_X48Y65         LUT4 (Prop_lut4_I0_O)        0.045     0.698 r  u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_4/O
                         net (fo=2, routed)           0.169     0.867    u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_4_n_3
    SLICE_X44Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.912 r  u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_1/O
                         net (fo=1, routed)           0.000     0.912    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[31]_2[16]
    SLICE_X44Y66         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.817    -0.377    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X44Y66         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[16]/C
                         clock pessimism              0.099    -0.279    
                         clock uncertainty            0.231    -0.048    
    SLICE_X44Y66         FDCE (Hold_fdce_C_D)         0.092     0.044    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/p_inst_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.720ns (47.253%)  route 0.804ns (52.747%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=3, routed)           0.353     0.391    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[13]
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.436 r  u_rooth_0/u_pc_reg_0/p_inst_o[13]_i_5/O
                         net (fo=1, routed)           0.191     0.627    u_rooth_0/u_pc_reg_0/p_inst_o[13]_i_5_n_3
    SLICE_X65Y70         LUT6 (Prop_lut6_I2_O)        0.045     0.672 r  u_rooth_0/u_pc_reg_0/p_inst_o[13]_i_2/O
                         net (fo=1, routed)           0.259     0.931    u_rooth_0/u_if_de_0/p_inst_o_reg[13]_0
    SLICE_X66Y78         LUT5 (Prop_lut5_I0_O)        0.045     0.976 r  u_rooth_0/u_if_de_0/p_inst_o[13]_i_1/O
                         net (fo=14, routed)          0.000     0.976    u_rooth_0/u_if_de_0/de_inst_o[13]
    SLICE_X66Y78         FDCE                                         r  u_rooth_0/u_if_de_0/p_inst_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.836    -0.358    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X66Y78         FDCE                                         r  u_rooth_0/u_if_de_0/p_inst_o_reg[13]/C
                         clock pessimism              0.099    -0.260    
                         clock uncertainty            0.231    -0.029    
    SLICE_X66Y78         FDCE (Hold_fdce_C_D)         0.121     0.092    u_rooth_0/u_if_de_0/p_inst_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.720ns (47.625%)  route 0.792ns (52.375%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.610    -0.545    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.040 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           0.189     0.229    u_rooth_0/u_if_as_0/douta[3]_alias
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.045     0.274 r  u_rooth_0/u_if_as_0/reg_wr_data_o[21]_i_5_comp/O
                         net (fo=5, routed)           0.254     0.528    u_rooth_0/u_if_as_0/m0_data_o[21]
    SLICE_X55Y68         LUT4 (Prop_lut4_I0_O)        0.045     0.573 r  u_rooth_0/u_if_as_0/reg_wr_data_o[21]_i_4/O
                         net (fo=2, routed)           0.349     0.922    u_rooth_0/u_if_as_0/reg_wr_data_o[21]_i_4_n_3
    SLICE_X50Y68         LUT6 (Prop_lut6_I3_O)        0.045     0.967 r  u_rooth_0/u_if_as_0/reg_wr_data_o[21]_i_1/O
                         net (fo=1, routed)           0.000     0.967    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[31]_2[21]
    SLICE_X50Y68         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.811    -0.383    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X50Y68         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[21]/C
                         clock pessimism              0.099    -0.285    
                         clock uncertainty            0.231    -0.054    
    SLICE_X50Y68         FDCE (Hold_fdce_C_D)         0.120     0.066    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.720ns (40.890%)  route 1.041ns (59.110%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.283     0.937    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X59Y56         LUT4 (Prop_lut4_I0_O)        0.045     0.982 r  u_rooth_0/u_if_as_0/inst_mem_0_i_38/O
                         net (fo=1, routed)           0.237     1.219    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X3Y10         RAMB36E1                                     r  inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.884    -0.311    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.212    
                         clock uncertainty            0.231     0.019    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.315    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.315    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_O/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.720ns (47.445%)  route 0.798ns (52.555%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.277     0.931    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X64Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.976 r  u_rooth_0/u_if_as_0/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.976    u_spi_O/spi_data_reg[31]_0[7]
    SLICE_X64Y63         FDRE                                         r  u_spi_O/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.843    -0.351    u_spi_O/clk_out1
    SLICE_X64Y63         FDRE                                         r  u_spi_O/spi_data_reg[7]/C
                         clock pessimism              0.099    -0.253    
                         clock uncertainty            0.231    -0.022    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.091     0.069    u_spi_O/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_0/gpio_ctrl_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.765ns (50.120%)  route 0.761ns (49.880%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.244     0.281    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.045     0.326 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.225     0.551    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.596 f  u_rooth_0/u_if_as_0/timer_value[9]_i_3/O
                         net (fo=2, routed)           0.143     0.739    u_rooth_0/u_if_as_0/timer_value[9]_i_3_n_3
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.045     0.784 r  u_rooth_0/u_if_as_0/timer_value[9]_i_2/O
                         net (fo=7, routed)           0.149     0.934    u_rooth_0/u_if_as_0/m0_data_i[9]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.045     0.979 r  u_rooth_0/u_if_as_0/gpio_ctrl[9]_i_1/O
                         net (fo=1, routed)           0.000     0.979    gpio_0/D[9]
    SLICE_X60Y66         FDRE                                         r  gpio_0/gpio_ctrl_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.841    -0.353    gpio_0/clk_out1
    SLICE_X60Y66         FDRE                                         r  gpio_0/gpio_ctrl_reg[9]/C
                         clock pessimism              0.099    -0.255    
                         clock uncertainty            0.231    -0.024    
    SLICE_X60Y66         FDRE (Hold_fdre_C_D)         0.091     0.067    gpio_0/gpio_ctrl_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_0/gpio_ctrl_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.720ns (45.904%)  route 0.849ns (54.096%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.327     0.982    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X66Y66         LUT4 (Prop_lut4_I0_O)        0.045     1.027 r  u_rooth_0/u_if_as_0/gpio_ctrl[7]_i_1/O
                         net (fo=1, routed)           0.000     1.027    gpio_0/D[7]
    SLICE_X66Y66         FDRE                                         r  gpio_0/gpio_ctrl_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.841    -0.353    gpio_0/clk_out1
    SLICE_X66Y66         FDRE                                         r  gpio_0/gpio_ctrl_reg[7]/C
                         clock pessimism              0.099    -0.255    
                         clock uncertainty            0.231    -0.024    
    SLICE_X66Y66         FDRE (Hold_fdre_C_D)         0.121     0.097    gpio_0/gpio_ctrl_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.930    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll_1
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[0]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[11]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[14]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[15]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[16]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[17]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[20]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[27]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[27]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.858ns  (logic 4.118ns (24.428%)  route 12.740ns (75.572%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.485    14.842    u_rooth_0/u_if_de_0/E[0]
    SLICE_X55Y73         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.269    18.435    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X55Y73         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[31]/C
                         clock pessimism             -0.545    17.890    
                         clock uncertainty           -0.111    17.779    
    SLICE_X55Y73         FDCE (Setup_fdce_C_CE)      -0.168    17.611    u_rooth_0/u_if_de_0/pc_adder_o_reg[31]
  -------------------------------------------------------------------
                         required time                         17.611    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        16.858ns  (logic 4.118ns (24.428%)  route 12.740ns (75.572%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.485    14.842    u_rooth_0/u_if_de_0/E[0]
    SLICE_X55Y73         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.269    18.435    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X55Y73         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[5]/C
                         clock pessimism             -0.545    17.890    
                         clock uncertainty           -0.111    17.779    
    SLICE_X55Y73         FDCE (Setup_fdce_C_CE)      -0.168    17.611    u_rooth_0/u_if_de_0/pc_adder_o_reg[5]
  -------------------------------------------------------------------
                         required time                         17.611    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                  2.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mepc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.486%)  route 0.098ns (34.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.572    -0.584    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X27Y91         FDCE                                         r  u_rooth_0/u_csr_reg_0/mepc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  u_rooth_0/u_csr_reg_0/mepc_reg[16]/Q
                         net (fo=2, routed)           0.098    -0.344    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_1[16]
    SLICE_X26Y91         LUT5 (Prop_lut5_I1_O)        0.045    -0.299 r  u_rooth_0/u_clinet_0/int_addr_o[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    u_rooth_0/u_clinet_0/int_addr_o[16]_i_1_n_3
    SLICE_X26Y91         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.842    -0.352    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X26Y91         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[16]/C
                         clock pessimism             -0.218    -0.571    
                         clock uncertainty            0.111    -0.460    
    SLICE_X26Y91         FDCE (Hold_fdce_C_D)         0.120    -0.340    u_rooth_0/u_clinet_0/int_addr_o_reg[16]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mtvec_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.467%)  route 0.098ns (34.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.572    -0.584    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X31Y85         FDCE                                         r  u_rooth_0/u_csr_reg_0/mtvec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  u_rooth_0/u_csr_reg_0/mtvec_reg[10]/Q
                         net (fo=2, routed)           0.098    -0.344    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_0[10]
    SLICE_X30Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.299 r  u_rooth_0/u_clinet_0/int_addr_o[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    u_rooth_0/u_clinet_0/int_addr_o[10]_i_1_n_3
    SLICE_X30Y85         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.839    -0.355    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X30Y85         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[10]/C
                         clock pessimism             -0.215    -0.571    
                         clock uncertainty            0.111    -0.460    
    SLICE_X30Y85         FDCE (Hold_fdce_C_D)         0.120    -0.340    u_rooth_0/u_clinet_0/int_addr_o_reg[10]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mtvec_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.028%)  route 0.100ns (34.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.572    -0.584    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X31Y85         FDCE                                         r  u_rooth_0/u_csr_reg_0/mtvec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  u_rooth_0/u_csr_reg_0/mtvec_reg[9]/Q
                         net (fo=2, routed)           0.100    -0.342    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_0[9]
    SLICE_X30Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.297 r  u_rooth_0/u_clinet_0/int_addr_o[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    u_rooth_0/u_clinet_0/int_addr_o[9]_i_1_n_3
    SLICE_X30Y85         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.839    -0.355    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X30Y85         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[9]/C
                         clock pessimism             -0.215    -0.571    
                         clock uncertainty            0.111    -0.460    
    SLICE_X30Y85         FDCE (Hold_fdce_C_D)         0.121    -0.339    u_rooth_0/u_clinet_0/int_addr_o_reg[9]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mepc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.595%)  route 0.126ns (40.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.557    -0.599    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X33Y90         FDCE                                         r  u_rooth_0/u_csr_reg_0/mepc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  u_rooth_0/u_csr_reg_0/mepc_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.331    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_1[0]
    SLICE_X34Y90         LUT5 (Prop_lut5_I1_O)        0.045    -0.286 r  u_rooth_0/u_clinet_0/int_addr_o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    u_rooth_0/u_clinet_0/int_addr_o[0]_i_1_n_3
    SLICE_X34Y90         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.824    -0.370    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X34Y90         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[0]/C
                         clock pessimism             -0.195    -0.566    
                         clock uncertainty            0.111    -0.455    
    SLICE_X34Y90         FDCE (Hold_fdce_C_D)         0.120    -0.335    u_rooth_0/u_clinet_0/int_addr_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mepc_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.049%)  route 0.129ns (40.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.558    -0.598    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X33Y93         FDCE                                         r  u_rooth_0/u_csr_reg_0/mepc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  u_rooth_0/u_csr_reg_0/mepc_reg[28]/Q
                         net (fo=2, routed)           0.129    -0.328    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_1[28]
    SLICE_X34Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.283 r  u_rooth_0/u_clinet_0/int_addr_o[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    u_rooth_0/u_clinet_0/int_addr_o[28]_i_1_n_3
    SLICE_X34Y93         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.825    -0.369    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X34Y93         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[28]/C
                         clock pessimism             -0.195    -0.565    
                         clock uncertainty            0.111    -0.454    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.120    -0.334    u_rooth_0/u_clinet_0/int_addr_o_reg[28]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 uart_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/uart_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.586%)  route 0.108ns (43.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.577    -0.579    uart_0/clk_out1
    SLICE_X67Y61         FDRE                                         r  uart_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  uart_0/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.108    -0.329    uart_0/rx_data_reg_n_3_[6]
    SLICE_X64Y62         FDRE                                         r  uart_0/uart_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.844    -0.350    uart_0/clk_out1
    SLICE_X64Y62         FDRE                                         r  uart_0/uart_rx_reg[6]/C
                         clock pessimism             -0.214    -0.565    
                         clock uncertainty            0.111    -0.454    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.071    -0.383    uart_0/uart_rx_reg[6]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mstatus_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/data_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.399%)  route 0.061ns (22.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.572    -0.584    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X30Y86         FDCE                                         r  u_rooth_0/u_csr_reg_0/mstatus_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.420 r  u_rooth_0/u_csr_reg_0/mstatus_reg[4]/Q
                         net (fo=2, routed)           0.061    -0.358    u_rooth_0/u_clinet_0/data_o_reg[31]_1[3]
    SLICE_X31Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.313 r  u_rooth_0/u_clinet_0/data_o[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    u_rooth_0/u_clinet_0/data_o[4]_i_1_n_3
    SLICE_X31Y86         FDCE                                         r  u_rooth_0/u_clinet_0/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.839    -0.355    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X31Y86         FDCE                                         r  u_rooth_0/u_clinet_0/data_o_reg[4]/C
                         clock pessimism             -0.215    -0.571    
                         clock uncertainty            0.111    -0.460    
    SLICE_X31Y86         FDCE (Hold_fdce_C_D)         0.092    -0.368    u_rooth_0/u_clinet_0/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 uart_0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/uart_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.634%)  route 0.112ns (44.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.577    -0.579    uart_0/clk_out1
    SLICE_X67Y61         FDRE                                         r  uart_0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  uart_0/rx_data_reg[7]/Q
                         net (fo=2, routed)           0.112    -0.325    uart_0/rx_data_reg_n_3_[7]
    SLICE_X64Y61         FDRE                                         r  uart_0/uart_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.846    -0.348    uart_0/clk_out1
    SLICE_X64Y61         FDRE                                         r  uart_0/uart_rx_reg[7]/C
                         clock pessimism             -0.214    -0.563    
                         clock uncertainty            0.111    -0.452    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.072    -0.380    uart_0/uart_rx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_wb_0/inst_o_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.410%)  route 0.086ns (31.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.551    -0.605    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y84         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  u_rooth_0/u_if_as_0/inst_o_reg[15]/Q
                         net (fo=1, routed)           0.086    -0.378    u_rooth_0/u_if_as_0/as_inst_o[15]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.045    -0.333 r  u_rooth_0/u_if_as_0/inst_o[15]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.333    u_rooth_0/u_if_wb_0/inst_o_reg[31]_0[15]
    SLICE_X49Y84         FDCE                                         r  u_rooth_0/u_if_wb_0/inst_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.818    -0.376    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X49Y84         FDCE                                         r  u_rooth_0/u_if_wb_0/inst_o_reg[15]/C
                         clock pessimism             -0.215    -0.592    
                         clock uncertainty            0.111    -0.481    
    SLICE_X49Y84         FDCE (Hold_fdce_C_D)         0.092    -0.389    u_rooth_0/u_if_wb_0/inst_o_reg[15]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_wb_0/inst_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.663%)  route 0.085ns (31.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.550    -0.606    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X44Y82         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  u_rooth_0/u_if_as_0/inst_o_reg[22]/Q
                         net (fo=1, routed)           0.085    -0.380    u_rooth_0/u_if_as_0/as_inst_o[22]
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.045    -0.335 r  u_rooth_0/u_if_as_0/inst_o[22]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.335    u_rooth_0/u_if_wb_0/inst_o_reg[31]_0[22]
    SLICE_X45Y82         FDCE                                         r  u_rooth_0/u_if_wb_0/inst_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.816    -0.378    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X45Y82         FDCE                                         r  u_rooth_0/u_if_wb_0/inst_o_reg[22]/C
                         clock pessimism             -0.214    -0.593    
                         clock uncertainty            0.111    -0.482    
    SLICE_X45Y82         FDCE (Hold_fdce_C_D)         0.091    -0.391    u_rooth_0/u_if_wb_0/inst_o_reg[22]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll_1
  To Clock:  clk_out1_clk_pll

Setup :          350  Failing Endpoints,  Worst Slack       -1.141ns,  Total Violation     -284.647ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.141ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_ex_0/imm_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.549ns  (logic 4.755ns (45.074%)  route 5.794ns (54.926%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 18.376 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467     8.075    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    10.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.524    10.724    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.105    10.829 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.786    11.616    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X48Y57         LUT5 (Prop_lut5_I4_O)        0.105    11.721 f  u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_5_comp/O
                         net (fo=1, routed)           0.590    12.311    u_rooth_0/u_if_as_0/m0_data_o[25]_repN
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    12.416 f  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_comp/O
                         net (fo=2, routed)           0.528    12.944    u_rooth_0/u_if_wb_0/reg_wr_data_o[9]_i_4_n_3_alias
    SLICE_X53Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.049 r  u_rooth_0/u_if_wb_0/rs2_data_o[9]_i_2_comp/O
                         net (fo=3, routed)           0.245    13.294    u_rooth_0/u_if_ex_0/extends_reg_reg[15]_i_4_0[4]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.399 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    13.399    u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7_n_3
    SLICE_X51Y59         MUXF7 (Prop_muxf7_I1_O)      0.182    13.581 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_4/O
                         net (fo=11, routed)          0.547    14.128    u_rooth_0/u_if_ex_0/ex_alu_src2[9]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.380 r  u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_comp/O
                         net (fo=1, routed)           0.000    14.380    u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_n_3
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.824 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.824    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.924 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.924    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19_n_3
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.024 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20_n_3
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.124 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.124    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27_n_3
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.224 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.224    u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28_n_3
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.486 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[31]_i_29/O[3]
                         net (fo=2, routed)           0.473    15.959    u_rooth_0/u_if_ex_0/u_alu_core_0/sel0[31]
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.250    16.209 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_comp/O
                         net (fo=1, routed)           0.682    16.891    u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_n_3
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.105    16.996 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_comp_1/O
                         net (fo=5, routed)           0.347    17.343    u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.105    17.448 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3_comp_2/O
                         net (fo=141, routed)         1.072    18.520    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X50Y74         LUT2 (Prop_lut2_I1_O)        0.105    18.625 r  u_rooth_0/u_if_de_0/imm_o[4]_i_1/O
                         net (fo=1, routed)           0.000    18.625    u_rooth_0/u_if_ex_0/imm_o_reg[31]_1[4]
    SLICE_X50Y74         FDCE                                         r  u_rooth_0/u_if_ex_0/imm_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.210    18.376    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X50Y74         FDCE                                         r  u_rooth_0/u_if_ex_0/imm_o_reg[4]/C
                         clock pessimism             -0.735    17.641    
                         clock uncertainty           -0.231    17.410    
    SLICE_X50Y74         FDCE (Setup_fdce_C_D)        0.074    17.484    u_rooth_0/u_if_ex_0/imm_o_reg[4]
  -------------------------------------------------------------------
                         required time                         17.484    
                         arrival time                         -18.625    
  -------------------------------------------------------------------
                         slack                                 -1.141    

Slack (VIOLATED) :        -1.132ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.572ns  (logic 4.778ns (45.194%)  route 5.794ns (54.806%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 18.376 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467     8.075    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    10.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.524    10.724    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.105    10.829 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.786    11.616    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X48Y57         LUT5 (Prop_lut5_I4_O)        0.105    11.721 f  u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_5_comp/O
                         net (fo=1, routed)           0.590    12.311    u_rooth_0/u_if_as_0/m0_data_o[25]_repN
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    12.416 f  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_comp/O
                         net (fo=2, routed)           0.528    12.944    u_rooth_0/u_if_wb_0/reg_wr_data_o[9]_i_4_n_3_alias
    SLICE_X53Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.049 r  u_rooth_0/u_if_wb_0/rs2_data_o[9]_i_2_comp/O
                         net (fo=3, routed)           0.245    13.294    u_rooth_0/u_if_ex_0/extends_reg_reg[15]_i_4_0[4]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.399 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    13.399    u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7_n_3
    SLICE_X51Y59         MUXF7 (Prop_muxf7_I1_O)      0.182    13.581 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_4/O
                         net (fo=11, routed)          0.547    14.128    u_rooth_0/u_if_ex_0/ex_alu_src2[9]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.380 r  u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_comp/O
                         net (fo=1, routed)           0.000    14.380    u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_n_3
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.824 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.824    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.924 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.924    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19_n_3
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.024 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20_n_3
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.124 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.124    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27_n_3
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.224 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.224    u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28_n_3
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.486 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[31]_i_29/O[3]
                         net (fo=2, routed)           0.473    15.959    u_rooth_0/u_if_ex_0/u_alu_core_0/sel0[31]
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.250    16.209 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_comp/O
                         net (fo=1, routed)           0.682    16.891    u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_n_3
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.105    16.996 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_comp_1/O
                         net (fo=5, routed)           0.347    17.343    u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.105    17.448 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3_comp_2/O
                         net (fo=141, routed)         1.072    18.520    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X50Y74         LUT2 (Prop_lut2_I1_O)        0.128    18.648 r  u_rooth_0/u_if_de_0/pc_adder_o[10]_i_1__0/O
                         net (fo=1, routed)           0.000    18.648    u_rooth_0/u_if_ex_0/pc_adder_o_reg[31]_1[10]
    SLICE_X50Y74         FDCE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.210    18.376    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X50Y74         FDCE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/C
                         clock pessimism             -0.735    17.641    
                         clock uncertainty           -0.231    17.410    
    SLICE_X50Y74         FDCE (Setup_fdce_C_D)        0.106    17.516    u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]
  -------------------------------------------------------------------
                         required time                         17.516    
                         arrival time                         -18.648    
  -------------------------------------------------------------------
                         slack                                 -1.132    

Slack (VIOLATED) :        -1.122ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_ex_0/inst_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.489ns  (logic 4.755ns (45.334%)  route 5.734ns (54.666%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 18.376 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467     8.075    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    10.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.524    10.724    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.105    10.829 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.786    11.616    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X48Y57         LUT5 (Prop_lut5_I4_O)        0.105    11.721 f  u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_5_comp/O
                         net (fo=1, routed)           0.590    12.311    u_rooth_0/u_if_as_0/m0_data_o[25]_repN
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    12.416 f  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_comp/O
                         net (fo=2, routed)           0.528    12.944    u_rooth_0/u_if_wb_0/reg_wr_data_o[9]_i_4_n_3_alias
    SLICE_X53Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.049 r  u_rooth_0/u_if_wb_0/rs2_data_o[9]_i_2_comp/O
                         net (fo=3, routed)           0.245    13.294    u_rooth_0/u_if_ex_0/extends_reg_reg[15]_i_4_0[4]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.399 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    13.399    u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7_n_3
    SLICE_X51Y59         MUXF7 (Prop_muxf7_I1_O)      0.182    13.581 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_4/O
                         net (fo=11, routed)          0.547    14.128    u_rooth_0/u_if_ex_0/ex_alu_src2[9]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.380 r  u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_comp/O
                         net (fo=1, routed)           0.000    14.380    u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_n_3
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.824 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.824    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.924 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.924    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19_n_3
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.024 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20_n_3
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.124 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.124    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27_n_3
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.224 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.224    u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28_n_3
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.486 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[31]_i_29/O[3]
                         net (fo=2, routed)           0.473    15.959    u_rooth_0/u_if_ex_0/u_alu_core_0/sel0[31]
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.250    16.209 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_comp/O
                         net (fo=1, routed)           0.682    16.891    u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_n_3
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.105    16.996 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_comp_1/O
                         net (fo=5, routed)           0.347    17.343    u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.105    17.448 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3_comp_2/O
                         net (fo=141, routed)         1.011    18.459    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X53Y75         LUT2 (Prop_lut2_I1_O)        0.105    18.564 r  u_rooth_0/u_if_de_0/inst_o[3]_i_1/O
                         net (fo=1, routed)           0.000    18.564    u_rooth_0/u_if_ex_0/inst_o_reg[31]_0[3]
    SLICE_X53Y75         FDCE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.210    18.376    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X53Y75         FDCE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[3]/C
                         clock pessimism             -0.735    17.641    
                         clock uncertainty           -0.231    17.410    
    SLICE_X53Y75         FDCE (Setup_fdce_C_D)        0.032    17.442    u_rooth_0/u_if_ex_0/inst_o_reg[3]
  -------------------------------------------------------------------
                         required time                         17.442    
                         arrival time                         -18.564    
  -------------------------------------------------------------------
                         slack                                 -1.122    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.231    17.413    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.245    u_rooth_0/u_if_de_0/pc_adder_o_reg[0]
  -------------------------------------------------------------------
                         required time                         17.245    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.231    17.413    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.245    u_rooth_0/u_if_de_0/pc_adder_o_reg[11]
  -------------------------------------------------------------------
                         required time                         17.245    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.231    17.413    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.245    u_rooth_0/u_if_de_0/pc_adder_o_reg[14]
  -------------------------------------------------------------------
                         required time                         17.245    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.231    17.413    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.245    u_rooth_0/u_if_de_0/pc_adder_o_reg[15]
  -------------------------------------------------------------------
                         required time                         17.245    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.231    17.413    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.245    u_rooth_0/u_if_de_0/pc_adder_o_reg[16]
  -------------------------------------------------------------------
                         required time                         17.245    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.231    17.413    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.245    u_rooth_0/u_if_de_0/pc_adder_o_reg[17]
  -------------------------------------------------------------------
                         required time                         17.245    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.231    17.413    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.245    u_rooth_0/u_if_de_0/pc_adder_o_reg[20]
  -------------------------------------------------------------------
                         required time                         17.245    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/p_inst_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.720ns (52.256%)  route 0.658ns (47.744%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=3, routed)           0.253     0.285    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[29]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.330 r  u_rooth_0/u_pc_reg_0/p_inst_o[29]_i_5/O
                         net (fo=1, routed)           0.228     0.558    u_rooth_0/u_pc_reg_0/p_inst_o[29]_i_5_n_3
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.045     0.603 r  u_rooth_0/u_pc_reg_0/p_inst_o[29]_i_2/O
                         net (fo=1, routed)           0.059     0.662    u_rooth_0/u_if_de_0/p_inst_o_reg[29]_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.045     0.707 r  u_rooth_0/u_if_de_0/p_inst_o[29]_i_1/O
                         net (fo=6, routed)           0.118     0.825    u_rooth_0/u_if_de_0/de_inst_o[29]
    SLICE_X60Y78         FDCE                                         r  u_rooth_0/u_if_de_0/p_inst_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.836    -0.358    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X60Y78         FDCE                                         r  u_rooth_0/u_if_de_0/p_inst_o_reg[29]/C
                         clock pessimism              0.099    -0.260    
                         clock uncertainty            0.231    -0.029    
    SLICE_X60Y78         FDCE (Hold_fdce_C_D)         0.066     0.037    u_rooth_0/u_if_de_0/p_inst_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.720ns (50.195%)  route 0.714ns (49.805%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           0.307     0.340    u_rooth_0/u_if_as_0/douta[3]_alias_1
    SLICE_X54Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.385 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_9_comp/O
                         net (fo=7, routed)           0.317     0.701    u_rooth_0/u_if_as_0/m0_data_o[30]
    SLICE_X47Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.746 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_5/O
                         net (fo=2, routed)           0.091     0.837    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_5_n_3
    SLICE_X47Y69         LUT6 (Prop_lut6_I3_O)        0.045     0.882 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_1/O
                         net (fo=1, routed)           0.000     0.882    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[31]_2[30]
    SLICE_X47Y69         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.814    -0.380    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X47Y69         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[30]/C
                         clock pessimism              0.099    -0.282    
                         clock uncertainty            0.231    -0.051    
    SLICE_X47Y69         FDCE (Hold_fdce_C_D)         0.092     0.041    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_O/spi_ctrl_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.720ns (49.111%)  route 0.746ns (50.889%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.225     0.879    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X63Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.924 r  u_rooth_0/u_if_as_0/spi_ctrl[7]_i_1/O
                         net (fo=1, routed)           0.000     0.924    u_spi_O/spi_ctrl_reg[31]_1[6]
    SLICE_X63Y63         FDRE                                         r  u_spi_O/spi_ctrl_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.843    -0.351    u_spi_O/clk_out1
    SLICE_X63Y63         FDRE                                         r  u_spi_O/spi_ctrl_reg[7]/C
                         clock pessimism              0.099    -0.253    
                         clock uncertainty            0.231    -0.022    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.092     0.070    u_spi_O/spi_ctrl_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.720ns (49.310%)  route 0.740ns (50.690%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=3, routed)           0.324     0.361    u_rooth_0/u_if_as_0/douta[7]_alias
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.406 r  u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_5_comp/O
                         net (fo=5, routed)           0.247     0.653    u_rooth_0/u_if_as_0/m0_data_o[16]
    SLICE_X48Y65         LUT4 (Prop_lut4_I0_O)        0.045     0.698 r  u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_4/O
                         net (fo=2, routed)           0.169     0.867    u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_4_n_3
    SLICE_X44Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.912 r  u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_1/O
                         net (fo=1, routed)           0.000     0.912    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[31]_2[16]
    SLICE_X44Y66         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.817    -0.377    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X44Y66         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[16]/C
                         clock pessimism              0.099    -0.279    
                         clock uncertainty            0.231    -0.048    
    SLICE_X44Y66         FDCE (Hold_fdce_C_D)         0.092     0.044    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/p_inst_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.720ns (47.253%)  route 0.804ns (52.747%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=3, routed)           0.353     0.391    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[13]
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.436 r  u_rooth_0/u_pc_reg_0/p_inst_o[13]_i_5/O
                         net (fo=1, routed)           0.191     0.627    u_rooth_0/u_pc_reg_0/p_inst_o[13]_i_5_n_3
    SLICE_X65Y70         LUT6 (Prop_lut6_I2_O)        0.045     0.672 r  u_rooth_0/u_pc_reg_0/p_inst_o[13]_i_2/O
                         net (fo=1, routed)           0.259     0.931    u_rooth_0/u_if_de_0/p_inst_o_reg[13]_0
    SLICE_X66Y78         LUT5 (Prop_lut5_I0_O)        0.045     0.976 r  u_rooth_0/u_if_de_0/p_inst_o[13]_i_1/O
                         net (fo=14, routed)          0.000     0.976    u_rooth_0/u_if_de_0/de_inst_o[13]
    SLICE_X66Y78         FDCE                                         r  u_rooth_0/u_if_de_0/p_inst_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.836    -0.358    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X66Y78         FDCE                                         r  u_rooth_0/u_if_de_0/p_inst_o_reg[13]/C
                         clock pessimism              0.099    -0.260    
                         clock uncertainty            0.231    -0.029    
    SLICE_X66Y78         FDCE (Hold_fdce_C_D)         0.121     0.092    u_rooth_0/u_if_de_0/p_inst_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.720ns (47.625%)  route 0.792ns (52.375%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.610    -0.545    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.040 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           0.189     0.229    u_rooth_0/u_if_as_0/douta[3]_alias
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.045     0.274 r  u_rooth_0/u_if_as_0/reg_wr_data_o[21]_i_5_comp/O
                         net (fo=5, routed)           0.254     0.528    u_rooth_0/u_if_as_0/m0_data_o[21]
    SLICE_X55Y68         LUT4 (Prop_lut4_I0_O)        0.045     0.573 r  u_rooth_0/u_if_as_0/reg_wr_data_o[21]_i_4/O
                         net (fo=2, routed)           0.349     0.922    u_rooth_0/u_if_as_0/reg_wr_data_o[21]_i_4_n_3
    SLICE_X50Y68         LUT6 (Prop_lut6_I3_O)        0.045     0.967 r  u_rooth_0/u_if_as_0/reg_wr_data_o[21]_i_1/O
                         net (fo=1, routed)           0.000     0.967    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[31]_2[21]
    SLICE_X50Y68         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.811    -0.383    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X50Y68         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[21]/C
                         clock pessimism              0.099    -0.285    
                         clock uncertainty            0.231    -0.054    
    SLICE_X50Y68         FDCE (Hold_fdce_C_D)         0.120     0.066    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.720ns (40.890%)  route 1.041ns (59.110%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.283     0.937    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X59Y56         LUT4 (Prop_lut4_I0_O)        0.045     0.982 r  u_rooth_0/u_if_as_0/inst_mem_0_i_38/O
                         net (fo=1, routed)           0.237     1.219    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X3Y10         RAMB36E1                                     r  inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.884    -0.311    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.212    
                         clock uncertainty            0.231     0.019    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.315    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.315    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_O/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.720ns (47.445%)  route 0.798ns (52.555%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.277     0.931    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X64Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.976 r  u_rooth_0/u_if_as_0/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.976    u_spi_O/spi_data_reg[31]_0[7]
    SLICE_X64Y63         FDRE                                         r  u_spi_O/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.843    -0.351    u_spi_O/clk_out1
    SLICE_X64Y63         FDRE                                         r  u_spi_O/spi_data_reg[7]/C
                         clock pessimism              0.099    -0.253    
                         clock uncertainty            0.231    -0.022    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.091     0.069    u_spi_O/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_0/gpio_ctrl_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.765ns (50.120%)  route 0.761ns (49.880%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.244     0.281    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.045     0.326 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.225     0.551    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.596 f  u_rooth_0/u_if_as_0/timer_value[9]_i_3/O
                         net (fo=2, routed)           0.143     0.739    u_rooth_0/u_if_as_0/timer_value[9]_i_3_n_3
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.045     0.784 r  u_rooth_0/u_if_as_0/timer_value[9]_i_2/O
                         net (fo=7, routed)           0.149     0.934    u_rooth_0/u_if_as_0/m0_data_i[9]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.045     0.979 r  u_rooth_0/u_if_as_0/gpio_ctrl[9]_i_1/O
                         net (fo=1, routed)           0.000     0.979    gpio_0/D[9]
    SLICE_X60Y66         FDRE                                         r  gpio_0/gpio_ctrl_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.841    -0.353    gpio_0/clk_out1
    SLICE_X60Y66         FDRE                                         r  gpio_0/gpio_ctrl_reg[9]/C
                         clock pessimism              0.099    -0.255    
                         clock uncertainty            0.231    -0.024    
    SLICE_X60Y66         FDRE (Hold_fdre_C_D)         0.091     0.067    gpio_0/gpio_ctrl_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_0/gpio_ctrl_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.720ns (45.904%)  route 0.849ns (54.096%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.327     0.982    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X66Y66         LUT4 (Prop_lut4_I0_O)        0.045     1.027 r  u_rooth_0/u_if_as_0/gpio_ctrl[7]_i_1/O
                         net (fo=1, routed)           0.000     1.027    gpio_0/D[7]
    SLICE_X66Y66         FDRE                                         r  gpio_0/gpio_ctrl_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.841    -0.353    gpio_0/clk_out1
    SLICE_X66Y66         FDRE                                         r  gpio_0/gpio_ctrl_reg[7]/C
                         clock pessimism              0.099    -0.255    
                         clock uncertainty            0.231    -0.024    
    SLICE_X66Y66         FDRE (Hold_fdre_C_D)         0.121     0.097    gpio_0/gpio_ctrl_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.930    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out2_clk_pll

Setup :            6  Failing Endpoints,  Worst Slack       -0.231ns,  Total Violation       -0.867ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.231ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        9.127ns  (logic 1.640ns (17.969%)  route 7.487ns (82.031%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.682     0.289    u_rooth_0/u_if_as_0/m2_req_i
    SLICE_X47Y70         LUT5 (Prop_lut5_I4_O)        0.105     0.394 f  u_rooth_0/u_if_as_0/p_inst_o[31]_i_3/O
                         net (fo=40, routed)          0.755     1.149    u_rooth_0/u_if_as_0/curr_pc_o_reg[31]
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.105     1.254 f  u_rooth_0/u_if_as_0/spi_data[31]_i_7/O
                         net (fo=2, routed)           0.363     1.617    u_jtag_top/u_jtag_dm/rx/spi_data_reg[31]_1
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.105     1.722 r  u_jtag_top/u_jtag_dm/rx/p_inst_o[31]_i_7/O
                         net (fo=71, routed)          0.612     2.334    u_rooth_0/u_pc_reg_0/timer_value[1]_i_3_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.105     2.439 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[30]_i_13/O
                         net (fo=2, routed)           0.878     3.316    u_rooth_0/u_pc_reg_0/spi_ctrl_reg[30]
    SLICE_X80Y67         LUT5 (Prop_lut5_I4_O)        0.105     3.421 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[30]_i_10_comp/O
                         net (fo=1, routed)           0.825     4.246    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_21_repN_alias
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.105     4.351 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_9_comp/O
                         net (fo=7, routed)           0.616     4.967    u_rooth_0/u_if_as_0/m0_data_o[30]
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.105     5.072 f  u_rooth_0/u_if_as_0/timer_value[30]_i_4/O
                         net (fo=1, routed)           0.361     5.433    u_rooth_0/u_if_as_0/timer_value[30]_i_4_n_3
    SLICE_X58Y72         LUT6 (Prop_lut6_I5_O)        0.105     5.538 f  u_rooth_0/u_if_as_0/timer_value[30]_i_3/O
                         net (fo=1, routed)           0.479     6.017    u_rooth_0/u_if_as_0/timer_value[30]_i_3_n_3
    SLICE_X58Y72         LUT5 (Prop_lut5_I4_O)        0.105     6.122 r  u_rooth_0/u_if_as_0/timer_value[30]_i_2/O
                         net (fo=7, routed)           0.374     6.496    u_rooth_0/u_if_as_0/m0_data_i[30]
    SLICE_X61Y73         LUT4 (Prop_lut4_I0_O)        0.105     6.601 r  u_rooth_0/u_if_as_0/data_mem_0_i_15/O
                         net (fo=1, routed)           0.497     7.098    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.308     8.473    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.739    
                         clock uncertainty           -0.231     7.508    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.641     6.867    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.867    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                 -0.231    

Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 1.705ns (18.769%)  route 7.379ns (81.231%))
  Logic Levels:           11  (LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.368    -2.023    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y74         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.379    -1.644 r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/Q
                         net (fo=1, routed)           0.536    -1.108    u_rooth_0/u_if_as_0/as_inst_o[1]_repN
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.105    -1.003 f  u_rooth_0/u_if_as_0/flow_flag[1]_i_17/O
                         net (fo=2, routed)           0.526    -0.477    u_rooth_0/u_if_as_0/flow_flag[1]_i_17_n_3
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.105    -0.372 r  u_rooth_0/u_if_as_0/timer_value[31]_i_13/O
                         net (fo=31, routed)          0.706     0.334    u_rooth_0/u_if_as_0/alu_res_op_o_reg[1]_1
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.105     0.439 r  u_rooth_0/u_if_as_0/timer_value[31]_i_6/O
                         net (fo=42, routed)          0.764     1.204    u_rooth_0/u_pc_reg_0/timer_value_reg[31]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.105     1.309 r  u_rooth_0/u_pc_reg_0/timer_value[31]_i_3/O
                         net (fo=63, routed)          1.055     2.363    timer_0/s2_addr_o[1]
    SLICE_X58Y59         LUT5 (Prop_lut5_I1_O)        0.105     2.468 r  timer_0/reg_wr_data_o[14]_i_10/O
                         net (fo=1, routed)           0.446     2.914    u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_3_0
    SLICE_X55Y59         LUT5 (Prop_lut5_I1_O)        0.105     3.019 r  u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_6/O
                         net (fo=2, routed)           0.775     3.794    u_rooth_0/u_pc_reg_0/reg_wr_data_o[14]_i_6_n_3_alias
    SLICE_X64Y66         LUT5 (Prop_lut5_I4_O)        0.107     3.901 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[14]_i_5_comp/O
                         net (fo=1, routed)           0.489     4.390    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_5_repN_alias
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.274     4.664 r  u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_3_comp/O
                         net (fo=6, routed)           0.649     5.314    u_rooth_0/u_if_as_0/m0_data_o[14]
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.105     5.419 f  u_rooth_0/u_if_as_0/timer_value[14]_i_4/O
                         net (fo=1, routed)           0.366     5.785    u_rooth_0/u_if_as_0/timer_value[14]_i_4_n_3
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.105     5.890 f  u_rooth_0/u_if_as_0/timer_value[14]_i_3/O
                         net (fo=2, routed)           0.478     6.369    u_rooth_0/u_if_as_0/timer_value[14]_i_3_n_3
    SLICE_X55Y71         LUT4 (Prop_lut4_I2_O)        0.105     6.474 r  u_rooth_0/u_if_as_0/data_mem_0_i_31_comp/O
                         net (fo=1, routed)           0.587     7.061    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.745    
                         clock uncertainty           -0.231     7.514    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.641     6.873    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.873    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                 -0.188    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 1.640ns (18.132%)  route 7.405ns (81.868%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.682     0.289    u_rooth_0/u_if_as_0/m2_req_i
    SLICE_X47Y70         LUT5 (Prop_lut5_I4_O)        0.105     0.394 f  u_rooth_0/u_if_as_0/p_inst_o[31]_i_3/O
                         net (fo=40, routed)          0.755     1.149    u_rooth_0/u_if_as_0/curr_pc_o_reg[31]
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.105     1.254 f  u_rooth_0/u_if_as_0/spi_data[31]_i_7/O
                         net (fo=2, routed)           0.363     1.617    u_jtag_top/u_jtag_dm/rx/spi_data_reg[31]_1
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.105     1.722 r  u_jtag_top/u_jtag_dm/rx/p_inst_o[31]_i_7/O
                         net (fo=71, routed)          0.691     2.414    u_rooth_0/u_pc_reg_0/timer_value[1]_i_3_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.519 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[29]_i_9/O
                         net (fo=2, routed)           0.776     3.295    u_rooth_0/u_pc_reg_0/spi_ctrl_reg[29]
    SLICE_X80Y67         LUT5 (Prop_lut5_I4_O)        0.105     3.400 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[29]_i_6_comp/O
                         net (fo=1, routed)           0.724     4.124    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_20_repN_alias
    SLICE_X55Y68         LUT6 (Prop_lut6_I5_O)        0.105     4.229 r  u_rooth_0/u_if_as_0/reg_wr_data_o[29]_i_5_comp/O
                         net (fo=6, routed)           0.577     4.806    u_rooth_0/u_if_as_0/m0_data_o[29]
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.105     4.911 f  u_rooth_0/u_if_as_0/timer_value[29]_i_4/O
                         net (fo=1, routed)           0.348     5.260    u_rooth_0/u_if_as_0/timer_value[29]_i_4_n_3
    SLICE_X59Y75         LUT6 (Prop_lut6_I5_O)        0.105     5.365 f  u_rooth_0/u_if_as_0/timer_value[29]_i_3/O
                         net (fo=1, routed)           0.376     5.741    u_rooth_0/u_if_as_0/timer_value[29]_i_3_n_3
    SLICE_X59Y75         LUT5 (Prop_lut5_I4_O)        0.105     5.846 r  u_rooth_0/u_if_as_0/timer_value[29]_i_2/O
                         net (fo=7, routed)           0.606     6.452    u_rooth_0/u_if_as_0/m0_data_i[29]
    SLICE_X54Y69         LUT4 (Prop_lut4_I0_O)        0.105     6.557 r  u_rooth_0/u_if_as_0/data_mem_0_i_16/O
                         net (fo=1, routed)           0.458     7.015    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.308     8.473    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.739    
                         clock uncertainty           -0.231     7.508    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.641     6.867    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.867    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.140ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 1.639ns (18.130%)  route 7.401ns (81.870%))
  Logic Levels:           12  (LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.368    -2.023    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y74         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.379    -1.644 r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/Q
                         net (fo=1, routed)           0.536    -1.108    u_rooth_0/u_if_as_0/as_inst_o[1]_repN
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.105    -1.003 f  u_rooth_0/u_if_as_0/flow_flag[1]_i_17/O
                         net (fo=2, routed)           0.526    -0.477    u_rooth_0/u_if_as_0/flow_flag[1]_i_17_n_3
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.105    -0.372 r  u_rooth_0/u_if_as_0/timer_value[31]_i_13/O
                         net (fo=31, routed)          0.706     0.334    u_rooth_0/u_if_as_0/alu_res_op_o_reg[1]_1
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.105     0.439 r  u_rooth_0/u_if_as_0/timer_value[31]_i_6/O
                         net (fo=42, routed)          0.764     1.204    u_rooth_0/u_pc_reg_0/timer_value_reg[31]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.105     1.309 r  u_rooth_0/u_pc_reg_0/timer_value[31]_i_3/O
                         net (fo=63, routed)          0.927     2.235    timer_0/s2_addr_o[1]
    SLICE_X59Y59         LUT5 (Prop_lut5_I1_O)        0.105     2.340 r  timer_0/reg_wr_data_o[24]_i_11/O
                         net (fo=1, routed)           0.352     2.692    u_rooth_0/u_if_as_0/reg_wr_data_o[24]_i_5_0
    SLICE_X55Y59         LUT5 (Prop_lut5_I1_O)        0.105     2.797 r  u_rooth_0/u_if_as_0/reg_wr_data_o[24]_i_7/O
                         net (fo=2, routed)           0.554     3.351    u_rooth_0/u_pc_reg_0/reg_wr_data_o[24]_i_7_n_3_alias
    SLICE_X64Y58         LUT5 (Prop_lut5_I4_O)        0.105     3.456 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[24]_i_6_comp/O
                         net (fo=1, routed)           0.503     3.959    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_15_repN_alias
    SLICE_X55Y59         LUT6 (Prop_lut6_I5_O)        0.105     4.064 r  u_rooth_0/u_if_as_0/reg_wr_data_o[24]_i_5_comp/O
                         net (fo=6, routed)           0.471     4.535    u_rooth_0/u_if_as_0/m0_data_o[24]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.105     4.640 f  u_rooth_0/u_if_as_0/timer_value[24]_i_4/O
                         net (fo=1, routed)           0.364     5.003    u_rooth_0/u_if_as_0/timer_value[24]_i_4_n_3
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.105     5.108 f  u_rooth_0/u_if_as_0/timer_value[24]_i_3/O
                         net (fo=1, routed)           0.376     5.485    u_rooth_0/u_if_as_0/timer_value[24]_i_3_n_3
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.105     5.590 r  u_rooth_0/u_if_as_0/timer_value[24]_i_2/O
                         net (fo=7, routed)           0.646     6.236    u_rooth_0/u_if_as_0/m0_data_i[24]
    SLICE_X56Y60         LUT4 (Prop_lut4_I0_O)        0.105     6.341 r  u_rooth_0/u_if_as_0/data_mem_0_i_21/O
                         net (fo=1, routed)           0.676     7.017    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.749    
                         clock uncertainty           -0.231     7.518    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.641     6.877    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.877    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                 -0.140    

Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 1.429ns (15.818%)  route 7.605ns (84.182%))
  Logic Levels:           10  (LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.368    -2.023    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y74         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.379    -1.644 r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/Q
                         net (fo=1, routed)           0.536    -1.108    u_rooth_0/u_if_as_0/as_inst_o[1]_repN
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.105    -1.003 f  u_rooth_0/u_if_as_0/flow_flag[1]_i_17/O
                         net (fo=2, routed)           0.526    -0.477    u_rooth_0/u_if_as_0/flow_flag[1]_i_17_n_3
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.105    -0.372 r  u_rooth_0/u_if_as_0/timer_value[31]_i_13/O
                         net (fo=31, routed)          0.706     0.334    u_rooth_0/u_if_as_0/alu_res_op_o_reg[1]_1
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.105     0.439 r  u_rooth_0/u_if_as_0/timer_value[31]_i_6/O
                         net (fo=42, routed)          0.764     1.204    u_rooth_0/u_pc_reg_0/timer_value_reg[31]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.105     1.309 r  u_rooth_0/u_pc_reg_0/timer_value[31]_i_3/O
                         net (fo=63, routed)          0.647     1.956    timer_0/s2_addr_o[1]
    SLICE_X61Y67         LUT5 (Prop_lut5_I1_O)        0.105     2.061 r  timer_0/reg_wr_data_o[26]_i_11/O
                         net (fo=2, routed)           0.469     2.529    u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_5_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I1_O)        0.105     2.634 r  u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_7/O
                         net (fo=2, routed)           0.568     3.202    u_rooth_0/u_pc_reg_0/reg_wr_data_o[26]_i_7_n_3_alias
    SLICE_X67Y73         LUT5 (Prop_lut5_I4_O)        0.105     3.307 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[26]_i_6_comp/O
                         net (fo=1, routed)           0.791     4.098    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_17_repN_alias
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.105     4.203 r  u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_5_comp_2/O
                         net (fo=6, routed)           0.936     5.139    u_rooth_0/u_if_as_0/m0_data_o[26]
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.105     5.244 f  u_rooth_0/u_if_as_0/timer_value[26]_i_4/O
                         net (fo=2, routed)           0.956     6.200    u_rooth_0/u_if_as_0/timer_value[26]_i_4_n_3
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.105     6.305 r  u_rooth_0/u_if_as_0/data_mem_0_i_19_comp_1/O
                         net (fo=1, routed)           0.706     7.011    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.749    
                         clock uncertainty           -0.231     7.518    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.641     6.877    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.877    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 1.535ns (17.193%)  route 7.393ns (82.807%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.678     0.285    u_rooth_0/u_pc_reg_0/m2_req_i
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.105     0.390 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10/O
                         net (fo=4, routed)           0.689     1.079    u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10_n_3
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     1.184 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_4/O
                         net (fo=11, routed)          0.548     1.732    u_rooth_0/u_pc_reg_0/s4_addr_o[1]
    SLICE_X58Y71         LUT4 (Prop_lut4_I2_O)        0.105     1.837 f  u_rooth_0/u_pc_reg_0/p_inst_o[31]_i_9/O
                         net (fo=90, routed)          0.575     2.411    u_rooth_0/u_pc_reg_0/curr_pc_o_reg[0]_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.105     2.516 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[17]_i_8/O
                         net (fo=1, routed)           0.842     3.359    u_rooth_0/u_if_as_0/rs2_data_o[17]_i_4_1
    SLICE_X55Y65         LUT6 (Prop_lut6_I4_O)        0.105     3.464 r  u_rooth_0/u_if_as_0/reg_wr_data_o[17]_i_5/O
                         net (fo=5, routed)           0.884     4.348    u_rooth_0/u_if_as_0/m0_data_o[17]
    SLICE_X59Y79         LUT6 (Prop_lut6_I0_O)        0.105     4.453 f  u_rooth_0/u_if_as_0/timer_value[17]_i_4/O
                         net (fo=1, routed)           0.343     4.796    u_rooth_0/u_if_as_0/timer_value[17]_i_4_n_3
    SLICE_X59Y79         LUT6 (Prop_lut6_I5_O)        0.105     4.901 f  u_rooth_0/u_if_as_0/timer_value[17]_i_3/O
                         net (fo=1, routed)           0.314     5.215    u_rooth_0/u_if_as_0/timer_value[17]_i_3_n_3
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.320 r  u_rooth_0/u_if_as_0/timer_value[17]_i_2/O
                         net (fo=7, routed)           0.860     6.179    u_rooth_0/u_if_as_0/m0_data_i[17]
    SLICE_X55Y71         LUT4 (Prop_lut4_I0_O)        0.105     6.284 r  u_rooth_0/u_if_as_0/data_mem_0_i_28/O
                         net (fo=1, routed)           0.614     6.899    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.745    
                         clock uncertainty           -0.231     7.514    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.641     6.873    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.873    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 1.535ns (17.237%)  route 7.370ns (82.763%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.678     0.285    u_rooth_0/u_pc_reg_0/m2_req_i
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.105     0.390 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10/O
                         net (fo=4, routed)           0.689     1.079    u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10_n_3
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     1.184 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_4/O
                         net (fo=11, routed)          0.548     1.732    u_rooth_0/u_pc_reg_0/s4_addr_o[1]
    SLICE_X58Y71         LUT4 (Prop_lut4_I2_O)        0.105     1.837 f  u_rooth_0/u_pc_reg_0/p_inst_o[31]_i_9/O
                         net (fo=90, routed)          0.571     2.408    u_rooth_0/u_pc_reg_0/curr_pc_o_reg[0]_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I1_O)        0.105     2.513 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[18]_i_8/O
                         net (fo=1, routed)           1.103     3.616    u_rooth_0/u_if_as_0/rs2_data_o[18]_i_4_1
    SLICE_X53Y58         LUT6 (Prop_lut6_I4_O)        0.105     3.721 r  u_rooth_0/u_if_as_0/reg_wr_data_o[18]_i_5/O
                         net (fo=5, routed)           0.725     4.445    u_rooth_0/u_if_as_0/m0_data_o[18]
    SLICE_X61Y62         LUT6 (Prop_lut6_I0_O)        0.105     4.550 f  u_rooth_0/u_if_as_0/timer_value[18]_i_4/O
                         net (fo=1, routed)           0.364     4.914    u_rooth_0/u_if_as_0/timer_value[18]_i_4_n_3
    SLICE_X61Y62         LUT6 (Prop_lut6_I5_O)        0.105     5.019 f  u_rooth_0/u_if_as_0/timer_value[18]_i_3/O
                         net (fo=1, routed)           0.374     5.393    u_rooth_0/u_if_as_0/timer_value[18]_i_3_n_3
    SLICE_X61Y62         LUT5 (Prop_lut5_I4_O)        0.105     5.498 r  u_rooth_0/u_if_as_0/timer_value[18]_i_2/O
                         net (fo=7, routed)           0.506     6.004    u_rooth_0/u_if_as_0/m0_data_i[18]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.105     6.109 r  u_rooth_0/u_if_as_0/data_mem_0_i_27/O
                         net (fo=1, routed)           0.767     6.876    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.749    
                         clock uncertainty           -0.231     7.518    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641     6.877    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.877    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 1.805ns (20.430%)  route 7.030ns (79.570%))
  Logic Levels:           11  (LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.678     0.285    u_rooth_0/u_pc_reg_0/m2_req_i
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.105     0.390 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10/O
                         net (fo=4, routed)           0.689     1.079    u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10_n_3
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     1.184 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_4/O
                         net (fo=11, routed)          0.548     1.732    u_rooth_0/u_pc_reg_0/s4_addr_o[1]
    SLICE_X58Y71         LUT4 (Prop_lut4_I2_O)        0.105     1.837 f  u_rooth_0/u_pc_reg_0/p_inst_o[31]_i_9/O
                         net (fo=90, routed)          0.346     2.183    u_rooth_0/u_pc_reg_0/curr_pc_o_reg[0]_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I1_O)        0.105     2.288 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[16]_i_8/O
                         net (fo=2, routed)           0.556     2.844    u_rooth_0/u_pc_reg_0/gpio_data_reg[16]
    SLICE_X63Y68         LUT4 (Prop_lut4_I3_O)        0.108     2.952 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[16]_i_6_comp/O
                         net (fo=1, routed)           0.659     3.610    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_7_repN_alias
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.267     3.877 r  u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_5_comp/O
                         net (fo=5, routed)           0.716     4.593    u_rooth_0/u_if_as_0/m0_data_o[16]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.105     4.698 f  u_rooth_0/u_if_as_0/timer_value[16]_i_4/O
                         net (fo=1, routed)           0.348     5.046    u_rooth_0/u_if_as_0/timer_value[16]_i_4_n_3
    SLICE_X59Y73         LUT6 (Prop_lut6_I5_O)        0.105     5.151 f  u_rooth_0/u_if_as_0/timer_value[16]_i_3/O
                         net (fo=1, routed)           0.466     5.618    u_rooth_0/u_if_as_0/timer_value[16]_i_3_n_3
    SLICE_X58Y75         LUT5 (Prop_lut5_I4_O)        0.105     5.723 r  u_rooth_0/u_if_as_0/timer_value[16]_i_2/O
                         net (fo=7, routed)           0.415     6.138    u_rooth_0/u_if_as_0/m0_data_i[16]
    SLICE_X57Y74         LUT4 (Prop_lut4_I0_O)        0.105     6.243 r  u_rooth_0/u_if_as_0/data_mem_0_i_29/O
                         net (fo=1, routed)           0.563     6.806    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.745    
                         clock uncertainty           -0.231     7.514    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.641     6.873    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.873    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 1.534ns (17.450%)  route 7.257ns (82.550%))
  Logic Levels:           11  (LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.368    -2.023    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y74         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.379    -1.644 r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/Q
                         net (fo=1, routed)           0.536    -1.108    u_rooth_0/u_if_as_0/as_inst_o[1]_repN
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.105    -1.003 f  u_rooth_0/u_if_as_0/flow_flag[1]_i_17/O
                         net (fo=2, routed)           0.526    -0.477    u_rooth_0/u_if_as_0/flow_flag[1]_i_17_n_3
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.105    -0.372 r  u_rooth_0/u_if_as_0/timer_value[31]_i_13/O
                         net (fo=31, routed)          0.706     0.334    u_rooth_0/u_if_as_0/alu_res_op_o_reg[1]_1
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.105     0.439 r  u_rooth_0/u_if_as_0/timer_value[31]_i_6/O
                         net (fo=42, routed)          0.764     1.204    u_rooth_0/u_pc_reg_0/timer_value_reg[31]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.105     1.309 r  u_rooth_0/u_pc_reg_0/timer_value[31]_i_3/O
                         net (fo=63, routed)          1.103     2.412    timer_0/s2_addr_o[1]
    SLICE_X55Y57         LUT5 (Prop_lut5_I1_O)        0.105     2.517 r  timer_0/reg_wr_data_o[9]_i_10/O
                         net (fo=1, routed)           0.239     2.755    u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I1_O)        0.105     2.860 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_6/O
                         net (fo=2, routed)           0.904     3.764    u_rooth_0/u_pc_reg_0/reg_wr_data_o[9]_i_6_n_3_alias
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.105     3.869 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[9]_i_5_comp/O
                         net (fo=1, routed)           0.834     4.703    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_0_repN_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I5_O)        0.105     4.808 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.426     5.234    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.105     5.339 f  u_rooth_0/u_if_as_0/timer_value[9]_i_4/O
                         net (fo=1, routed)           0.460     5.799    u_rooth_0/u_if_as_0/timer_value[9]_i_4_n_3
    SLICE_X59Y67         LUT6 (Prop_lut6_I5_O)        0.105     5.904 f  u_rooth_0/u_if_as_0/timer_value[9]_i_3/O
                         net (fo=2, routed)           0.376     6.281    u_rooth_0/u_if_as_0/timer_value[9]_i_3_n_3
    SLICE_X54Y66         LUT6 (Prop_lut6_I4_O)        0.105     6.386 r  u_rooth_0/u_if_as_0/data_mem_0_i_36_comp/O
                         net (fo=1, routed)           0.382     6.767    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.745    
                         clock uncertainty           -0.231     7.514    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641     6.873    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.873    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 1.430ns (16.245%)  route 7.373ns (83.755%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.646     0.253    u_jtag_top/u_jtag_dm/rx/need_resp_reg
    SLICE_X55Y69         LUT6 (Prop_lut6_I5_O)        0.105     0.358 r  u_jtag_top/u_jtag_dm/rx/uart_ctrl[31]_i_8/O
                         net (fo=41, routed)          0.742     1.100    u_rooth_0/u_pc_reg_0/uart_ctrl_reg[31]_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.105     1.205 r  u_rooth_0/u_pc_reg_0/uart_ctrl[31]_i_6/O
                         net (fo=58, routed)          1.081     2.286    uart_0/p_inst_o[0]_i_7[1]
    SLICE_X66Y65         LUT6 (Prop_lut6_I3_O)        0.105     2.391 r  uart_0/p_inst_o[0]_i_8/O
                         net (fo=1, routed)           0.750     3.141    u_rooth_0/u_pc_reg_0/read_data[0]_i_6
    SLICE_X64Y61         LUT4 (Prop_lut4_I1_O)        0.105     3.246 r  u_rooth_0/u_pc_reg_0/p_inst_o[0]_i_7/O
                         net (fo=3, routed)           0.780     4.026    u_rooth_0/u_if_as_0/timer_value[6]_i_3_1[0]
    SLICE_X53Y54         LUT6 (Prop_lut6_I4_O)        0.105     4.131 r  u_rooth_0/u_if_as_0/reg_wr_data_o[0]_i_8/O
                         net (fo=2, routed)           0.608     4.739    u_rooth_0/u_if_as_0/reg_wr_data_o[0]_i_8_n_3
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.105     4.844 r  u_rooth_0/u_if_as_0/timer_value[0]_i_3/O
                         net (fo=1, routed)           0.430     5.274    u_rooth_0/u_if_as_0/m0_data_o[0]
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.105     5.379 r  u_rooth_0/u_if_as_0/timer_value[0]_i_2/O
                         net (fo=8, routed)           0.668     6.047    u_rooth_0/u_if_as_0/m0_data_i[0]
    SLICE_X54Y54         LUT4 (Prop_lut4_I0_O)        0.105     6.152 r  u_rooth_0/u_if_as_0/data_mem_0_i_45/O
                         net (fo=1, routed)           0.621     6.773    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.321     8.486    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.752    
                         clock uncertainty           -0.231     7.521    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641     6.880    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  0.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.209ns (22.260%)  route 0.730ns (77.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.568    -0.588    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X54Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/Q
                         net (fo=2, routed)           0.371    -0.052    u_rooth_0/u_pc_reg_0/read_data[15]_i_7[9]
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.045    -0.007 r  u_rooth_0/u_pc_reg_0/data_mem_0_i_6/O
                         net (fo=4, routed)           0.358     0.351    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.231     0.004    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.187    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.209ns (19.395%)  route 0.869ns (80.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.569    -0.587    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X58Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[11]/Q
                         net (fo=8, routed)           0.567     0.144    u_rooth_0/u_if_as_0/spi_data_reg[31][11]
    SLICE_X60Y65         LUT4 (Prop_lut4_I2_O)        0.045     0.189 r  u_rooth_0/u_if_as_0/data_mem_0_i_34/O
                         net (fo=1, routed)           0.302     0.491    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.221    
                         clock uncertainty            0.231     0.010    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.306    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.306    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_rooth_0/u_if_as_0/rs2_data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.231ns (20.802%)  route 0.879ns (79.198%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.573    -0.583    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X56Y64         FDCE                                         r  u_rooth_0/u_if_as_0/rs2_data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  u_rooth_0/u_if_as_0/rs2_data_o_reg[13]/Q
                         net (fo=3, routed)           0.336    -0.105    u_rooth_0/u_if_as_0/as_rs2_data_i[13]
    SLICE_X59Y63         LUT6 (Prop_lut6_I2_O)        0.045    -0.060 r  u_rooth_0/u_if_as_0/timer_value[13]_i_2/O
                         net (fo=8, routed)           0.128     0.067    u_rooth_0/u_if_as_0/m0_data_i[13]
    SLICE_X57Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.112 r  u_rooth_0/u_if_as_0/data_mem_0_i_32/O
                         net (fo=1, routed)           0.416     0.528    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.221    
                         clock uncertainty            0.231     0.010    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.306    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.306    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_rooth_0/u_if_as_0/alu_res_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.126%)  route 0.840ns (81.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.553    -0.603    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X43Y62         FDCE                                         r  u_rooth_0/u_if_as_0/alu_res_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_rooth_0/u_if_as_0/alu_res_o_reg[6]/Q
                         net (fo=6, routed)           0.554     0.092    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19[6]
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.137 r  u_rooth_0/u_pc_reg_0/data_mem_0_i_9/O
                         net (fo=4, routed)           0.286     0.424    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.883    -0.312    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.213    
                         clock uncertainty            0.231     0.018    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.201    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.186ns (16.657%)  route 0.931ns (83.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.571    -0.585    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X57Y82         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[16]/Q
                         net (fo=7, routed)           0.664     0.220    u_rooth_0/u_if_as_0/spi_data_reg[31][16]
    SLICE_X57Y74         LUT4 (Prop_lut4_I2_O)        0.045     0.265 r  u_rooth_0/u_if_as_0/data_mem_0_i_29/O
                         net (fo=1, routed)           0.267     0.532    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.221    
                         clock uncertainty            0.231     0.010    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.306    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.306    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.186ns (16.298%)  route 0.955ns (83.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.571    -0.585    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X57Y82         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[18]/Q
                         net (fo=7, routed)           0.574     0.130    u_rooth_0/u_if_as_0/spi_data_reg[31][18]
    SLICE_X58Y61         LUT4 (Prop_lut4_I2_O)        0.045     0.175 r  u_rooth_0/u_if_as_0/data_mem_0_i_27/O
                         net (fo=1, routed)           0.382     0.557    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.879    -0.316    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.217    
                         clock uncertainty            0.231     0.014    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.310    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.186ns (16.114%)  route 0.968ns (83.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.564    -0.592    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X55Y76         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[31]/Q
                         net (fo=7, routed)           0.722     0.271    u_rooth_0/u_if_as_0/spi_data_reg[31][31]
    SLICE_X55Y74         LUT4 (Prop_lut4_I2_O)        0.045     0.316 r  u_rooth_0/u_if_as_0/data_mem_0_i_14/O
                         net (fo=1, routed)           0.247     0.563    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.231     0.004    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.300    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.209ns (19.771%)  route 0.848ns (80.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.568    -0.588    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X54Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/Q
                         net (fo=2, routed)           0.371    -0.052    u_rooth_0/u_pc_reg_0/read_data[15]_i_7[9]
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.045    -0.007 r  u_rooth_0/u_pc_reg_0/data_mem_0_i_6/O
                         net (fo=4, routed)           0.477     0.470    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.883    -0.312    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.213    
                         clock uncertainty            0.231     0.018    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.201    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.186ns (15.981%)  route 0.978ns (84.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.568    -0.588    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X55Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/Q
                         net (fo=8, routed)           0.739     0.292    u_rooth_0/u_if_as_0/spi_data_reg[31][15]
    SLICE_X54Y66         LUT4 (Prop_lut4_I2_O)        0.045     0.337 r  u_rooth_0/u_if_as_0/data_mem_0_i_30/O
                         net (fo=1, routed)           0.239     0.576    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.221    
                         clock uncertainty            0.231     0.010    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.306    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.306    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.780%)  route 0.860ns (82.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.569    -0.587    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X56Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[12]/Q
                         net (fo=2, routed)           0.415    -0.030    u_rooth_0/u_pc_reg_0/read_data[15]_i_7[12]
    SLICE_X56Y73         LUT6 (Prop_lut6_I4_O)        0.045     0.015 r  u_rooth_0/u_pc_reg_0/data_mem_0_i_3/O
                         net (fo=4, routed)           0.445     0.460    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.231     0.004    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.187    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.273    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll_1
  To Clock:  clk_out2_clk_pll

Setup :            6  Failing Endpoints,  Worst Slack       -0.220ns,  Total Violation       -0.802ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        9.127ns  (logic 1.640ns (17.969%)  route 7.487ns (82.031%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.682     0.289    u_rooth_0/u_if_as_0/m2_req_i
    SLICE_X47Y70         LUT5 (Prop_lut5_I4_O)        0.105     0.394 f  u_rooth_0/u_if_as_0/p_inst_o[31]_i_3/O
                         net (fo=40, routed)          0.755     1.149    u_rooth_0/u_if_as_0/curr_pc_o_reg[31]
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.105     1.254 f  u_rooth_0/u_if_as_0/spi_data[31]_i_7/O
                         net (fo=2, routed)           0.363     1.617    u_jtag_top/u_jtag_dm/rx/spi_data_reg[31]_1
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.105     1.722 r  u_jtag_top/u_jtag_dm/rx/p_inst_o[31]_i_7/O
                         net (fo=71, routed)          0.612     2.334    u_rooth_0/u_pc_reg_0/timer_value[1]_i_3_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.105     2.439 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[30]_i_13/O
                         net (fo=2, routed)           0.878     3.316    u_rooth_0/u_pc_reg_0/spi_ctrl_reg[30]
    SLICE_X80Y67         LUT5 (Prop_lut5_I4_O)        0.105     3.421 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[30]_i_10_comp/O
                         net (fo=1, routed)           0.825     4.246    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_21_repN_alias
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.105     4.351 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_9_comp/O
                         net (fo=7, routed)           0.616     4.967    u_rooth_0/u_if_as_0/m0_data_o[30]
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.105     5.072 f  u_rooth_0/u_if_as_0/timer_value[30]_i_4/O
                         net (fo=1, routed)           0.361     5.433    u_rooth_0/u_if_as_0/timer_value[30]_i_4_n_3
    SLICE_X58Y72         LUT6 (Prop_lut6_I5_O)        0.105     5.538 f  u_rooth_0/u_if_as_0/timer_value[30]_i_3/O
                         net (fo=1, routed)           0.479     6.017    u_rooth_0/u_if_as_0/timer_value[30]_i_3_n_3
    SLICE_X58Y72         LUT5 (Prop_lut5_I4_O)        0.105     6.122 r  u_rooth_0/u_if_as_0/timer_value[30]_i_2/O
                         net (fo=7, routed)           0.374     6.496    u_rooth_0/u_if_as_0/m0_data_i[30]
    SLICE_X61Y73         LUT4 (Prop_lut4_I0_O)        0.105     6.601 r  u_rooth_0/u_if_as_0/data_mem_0_i_15/O
                         net (fo=1, routed)           0.497     7.098    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.308     8.473    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.739    
                         clock uncertainty           -0.220     7.519    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.641     6.878    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 1.705ns (18.769%)  route 7.379ns (81.231%))
  Logic Levels:           11  (LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.368    -2.023    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y74         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.379    -1.644 r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/Q
                         net (fo=1, routed)           0.536    -1.108    u_rooth_0/u_if_as_0/as_inst_o[1]_repN
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.105    -1.003 f  u_rooth_0/u_if_as_0/flow_flag[1]_i_17/O
                         net (fo=2, routed)           0.526    -0.477    u_rooth_0/u_if_as_0/flow_flag[1]_i_17_n_3
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.105    -0.372 r  u_rooth_0/u_if_as_0/timer_value[31]_i_13/O
                         net (fo=31, routed)          0.706     0.334    u_rooth_0/u_if_as_0/alu_res_op_o_reg[1]_1
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.105     0.439 r  u_rooth_0/u_if_as_0/timer_value[31]_i_6/O
                         net (fo=42, routed)          0.764     1.204    u_rooth_0/u_pc_reg_0/timer_value_reg[31]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.105     1.309 r  u_rooth_0/u_pc_reg_0/timer_value[31]_i_3/O
                         net (fo=63, routed)          1.055     2.363    timer_0/s2_addr_o[1]
    SLICE_X58Y59         LUT5 (Prop_lut5_I1_O)        0.105     2.468 r  timer_0/reg_wr_data_o[14]_i_10/O
                         net (fo=1, routed)           0.446     2.914    u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_3_0
    SLICE_X55Y59         LUT5 (Prop_lut5_I1_O)        0.105     3.019 r  u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_6/O
                         net (fo=2, routed)           0.775     3.794    u_rooth_0/u_pc_reg_0/reg_wr_data_o[14]_i_6_n_3_alias
    SLICE_X64Y66         LUT5 (Prop_lut5_I4_O)        0.107     3.901 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[14]_i_5_comp/O
                         net (fo=1, routed)           0.489     4.390    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_5_repN_alias
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.274     4.664 r  u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_3_comp/O
                         net (fo=6, routed)           0.649     5.314    u_rooth_0/u_if_as_0/m0_data_o[14]
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.105     5.419 f  u_rooth_0/u_if_as_0/timer_value[14]_i_4/O
                         net (fo=1, routed)           0.366     5.785    u_rooth_0/u_if_as_0/timer_value[14]_i_4_n_3
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.105     5.890 f  u_rooth_0/u_if_as_0/timer_value[14]_i_3/O
                         net (fo=2, routed)           0.478     6.369    u_rooth_0/u_if_as_0/timer_value[14]_i_3_n_3
    SLICE_X55Y71         LUT4 (Prop_lut4_I2_O)        0.105     6.474 r  u_rooth_0/u_if_as_0/data_mem_0_i_31_comp/O
                         net (fo=1, routed)           0.587     7.061    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.745    
                         clock uncertainty           -0.220     7.525    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.641     6.884    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.138ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 1.640ns (18.132%)  route 7.405ns (81.868%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.682     0.289    u_rooth_0/u_if_as_0/m2_req_i
    SLICE_X47Y70         LUT5 (Prop_lut5_I4_O)        0.105     0.394 f  u_rooth_0/u_if_as_0/p_inst_o[31]_i_3/O
                         net (fo=40, routed)          0.755     1.149    u_rooth_0/u_if_as_0/curr_pc_o_reg[31]
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.105     1.254 f  u_rooth_0/u_if_as_0/spi_data[31]_i_7/O
                         net (fo=2, routed)           0.363     1.617    u_jtag_top/u_jtag_dm/rx/spi_data_reg[31]_1
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.105     1.722 r  u_jtag_top/u_jtag_dm/rx/p_inst_o[31]_i_7/O
                         net (fo=71, routed)          0.691     2.414    u_rooth_0/u_pc_reg_0/timer_value[1]_i_3_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.519 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[29]_i_9/O
                         net (fo=2, routed)           0.776     3.295    u_rooth_0/u_pc_reg_0/spi_ctrl_reg[29]
    SLICE_X80Y67         LUT5 (Prop_lut5_I4_O)        0.105     3.400 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[29]_i_6_comp/O
                         net (fo=1, routed)           0.724     4.124    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_20_repN_alias
    SLICE_X55Y68         LUT6 (Prop_lut6_I5_O)        0.105     4.229 r  u_rooth_0/u_if_as_0/reg_wr_data_o[29]_i_5_comp/O
                         net (fo=6, routed)           0.577     4.806    u_rooth_0/u_if_as_0/m0_data_o[29]
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.105     4.911 f  u_rooth_0/u_if_as_0/timer_value[29]_i_4/O
                         net (fo=1, routed)           0.348     5.260    u_rooth_0/u_if_as_0/timer_value[29]_i_4_n_3
    SLICE_X59Y75         LUT6 (Prop_lut6_I5_O)        0.105     5.365 f  u_rooth_0/u_if_as_0/timer_value[29]_i_3/O
                         net (fo=1, routed)           0.376     5.741    u_rooth_0/u_if_as_0/timer_value[29]_i_3_n_3
    SLICE_X59Y75         LUT5 (Prop_lut5_I4_O)        0.105     5.846 r  u_rooth_0/u_if_as_0/timer_value[29]_i_2/O
                         net (fo=7, routed)           0.606     6.452    u_rooth_0/u_if_as_0/m0_data_i[29]
    SLICE_X54Y69         LUT4 (Prop_lut4_I0_O)        0.105     6.557 r  u_rooth_0/u_if_as_0/data_mem_0_i_16/O
                         net (fo=1, routed)           0.458     7.015    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.308     8.473    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.739    
                         clock uncertainty           -0.220     7.519    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.641     6.878    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                 -0.138    

Slack (VIOLATED) :        -0.129ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 1.639ns (18.130%)  route 7.401ns (81.870%))
  Logic Levels:           12  (LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.368    -2.023    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y74         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.379    -1.644 r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/Q
                         net (fo=1, routed)           0.536    -1.108    u_rooth_0/u_if_as_0/as_inst_o[1]_repN
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.105    -1.003 f  u_rooth_0/u_if_as_0/flow_flag[1]_i_17/O
                         net (fo=2, routed)           0.526    -0.477    u_rooth_0/u_if_as_0/flow_flag[1]_i_17_n_3
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.105    -0.372 r  u_rooth_0/u_if_as_0/timer_value[31]_i_13/O
                         net (fo=31, routed)          0.706     0.334    u_rooth_0/u_if_as_0/alu_res_op_o_reg[1]_1
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.105     0.439 r  u_rooth_0/u_if_as_0/timer_value[31]_i_6/O
                         net (fo=42, routed)          0.764     1.204    u_rooth_0/u_pc_reg_0/timer_value_reg[31]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.105     1.309 r  u_rooth_0/u_pc_reg_0/timer_value[31]_i_3/O
                         net (fo=63, routed)          0.927     2.235    timer_0/s2_addr_o[1]
    SLICE_X59Y59         LUT5 (Prop_lut5_I1_O)        0.105     2.340 r  timer_0/reg_wr_data_o[24]_i_11/O
                         net (fo=1, routed)           0.352     2.692    u_rooth_0/u_if_as_0/reg_wr_data_o[24]_i_5_0
    SLICE_X55Y59         LUT5 (Prop_lut5_I1_O)        0.105     2.797 r  u_rooth_0/u_if_as_0/reg_wr_data_o[24]_i_7/O
                         net (fo=2, routed)           0.554     3.351    u_rooth_0/u_pc_reg_0/reg_wr_data_o[24]_i_7_n_3_alias
    SLICE_X64Y58         LUT5 (Prop_lut5_I4_O)        0.105     3.456 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[24]_i_6_comp/O
                         net (fo=1, routed)           0.503     3.959    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_15_repN_alias
    SLICE_X55Y59         LUT6 (Prop_lut6_I5_O)        0.105     4.064 r  u_rooth_0/u_if_as_0/reg_wr_data_o[24]_i_5_comp/O
                         net (fo=6, routed)           0.471     4.535    u_rooth_0/u_if_as_0/m0_data_o[24]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.105     4.640 f  u_rooth_0/u_if_as_0/timer_value[24]_i_4/O
                         net (fo=1, routed)           0.364     5.003    u_rooth_0/u_if_as_0/timer_value[24]_i_4_n_3
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.105     5.108 f  u_rooth_0/u_if_as_0/timer_value[24]_i_3/O
                         net (fo=1, routed)           0.376     5.485    u_rooth_0/u_if_as_0/timer_value[24]_i_3_n_3
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.105     5.590 r  u_rooth_0/u_if_as_0/timer_value[24]_i_2/O
                         net (fo=7, routed)           0.646     6.236    u_rooth_0/u_if_as_0/m0_data_i[24]
    SLICE_X56Y60         LUT4 (Prop_lut4_I0_O)        0.105     6.341 r  u_rooth_0/u_if_as_0/data_mem_0_i_21/O
                         net (fo=1, routed)           0.676     7.017    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.749    
                         clock uncertainty           -0.220     7.529    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.641     6.888    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                 -0.129    

Slack (VIOLATED) :        -0.123ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 1.429ns (15.818%)  route 7.605ns (84.182%))
  Logic Levels:           10  (LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.368    -2.023    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y74         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.379    -1.644 r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/Q
                         net (fo=1, routed)           0.536    -1.108    u_rooth_0/u_if_as_0/as_inst_o[1]_repN
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.105    -1.003 f  u_rooth_0/u_if_as_0/flow_flag[1]_i_17/O
                         net (fo=2, routed)           0.526    -0.477    u_rooth_0/u_if_as_0/flow_flag[1]_i_17_n_3
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.105    -0.372 r  u_rooth_0/u_if_as_0/timer_value[31]_i_13/O
                         net (fo=31, routed)          0.706     0.334    u_rooth_0/u_if_as_0/alu_res_op_o_reg[1]_1
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.105     0.439 r  u_rooth_0/u_if_as_0/timer_value[31]_i_6/O
                         net (fo=42, routed)          0.764     1.204    u_rooth_0/u_pc_reg_0/timer_value_reg[31]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.105     1.309 r  u_rooth_0/u_pc_reg_0/timer_value[31]_i_3/O
                         net (fo=63, routed)          0.647     1.956    timer_0/s2_addr_o[1]
    SLICE_X61Y67         LUT5 (Prop_lut5_I1_O)        0.105     2.061 r  timer_0/reg_wr_data_o[26]_i_11/O
                         net (fo=2, routed)           0.469     2.529    u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_5_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I1_O)        0.105     2.634 r  u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_7/O
                         net (fo=2, routed)           0.568     3.202    u_rooth_0/u_pc_reg_0/reg_wr_data_o[26]_i_7_n_3_alias
    SLICE_X67Y73         LUT5 (Prop_lut5_I4_O)        0.105     3.307 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[26]_i_6_comp/O
                         net (fo=1, routed)           0.791     4.098    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_17_repN_alias
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.105     4.203 r  u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_5_comp_2/O
                         net (fo=6, routed)           0.936     5.139    u_rooth_0/u_if_as_0/m0_data_o[26]
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.105     5.244 f  u_rooth_0/u_if_as_0/timer_value[26]_i_4/O
                         net (fo=2, routed)           0.956     6.200    u_rooth_0/u_if_as_0/timer_value[26]_i_4_n_3
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.105     6.305 r  u_rooth_0/u_if_as_0/data_mem_0_i_19_comp_1/O
                         net (fo=1, routed)           0.706     7.011    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.749    
                         clock uncertainty           -0.220     7.529    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.641     6.888    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 -0.123    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 1.535ns (17.193%)  route 7.393ns (82.807%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.678     0.285    u_rooth_0/u_pc_reg_0/m2_req_i
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.105     0.390 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10/O
                         net (fo=4, routed)           0.689     1.079    u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10_n_3
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     1.184 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_4/O
                         net (fo=11, routed)          0.548     1.732    u_rooth_0/u_pc_reg_0/s4_addr_o[1]
    SLICE_X58Y71         LUT4 (Prop_lut4_I2_O)        0.105     1.837 f  u_rooth_0/u_pc_reg_0/p_inst_o[31]_i_9/O
                         net (fo=90, routed)          0.575     2.411    u_rooth_0/u_pc_reg_0/curr_pc_o_reg[0]_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.105     2.516 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[17]_i_8/O
                         net (fo=1, routed)           0.842     3.359    u_rooth_0/u_if_as_0/rs2_data_o[17]_i_4_1
    SLICE_X55Y65         LUT6 (Prop_lut6_I4_O)        0.105     3.464 r  u_rooth_0/u_if_as_0/reg_wr_data_o[17]_i_5/O
                         net (fo=5, routed)           0.884     4.348    u_rooth_0/u_if_as_0/m0_data_o[17]
    SLICE_X59Y79         LUT6 (Prop_lut6_I0_O)        0.105     4.453 f  u_rooth_0/u_if_as_0/timer_value[17]_i_4/O
                         net (fo=1, routed)           0.343     4.796    u_rooth_0/u_if_as_0/timer_value[17]_i_4_n_3
    SLICE_X59Y79         LUT6 (Prop_lut6_I5_O)        0.105     4.901 f  u_rooth_0/u_if_as_0/timer_value[17]_i_3/O
                         net (fo=1, routed)           0.314     5.215    u_rooth_0/u_if_as_0/timer_value[17]_i_3_n_3
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.320 r  u_rooth_0/u_if_as_0/timer_value[17]_i_2/O
                         net (fo=7, routed)           0.860     6.179    u_rooth_0/u_if_as_0/m0_data_i[17]
    SLICE_X55Y71         LUT4 (Prop_lut4_I0_O)        0.105     6.284 r  u_rooth_0/u_if_as_0/data_mem_0_i_28/O
                         net (fo=1, routed)           0.614     6.899    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.745    
                         clock uncertainty           -0.220     7.525    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.641     6.884    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 1.535ns (17.237%)  route 7.370ns (82.763%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.678     0.285    u_rooth_0/u_pc_reg_0/m2_req_i
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.105     0.390 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10/O
                         net (fo=4, routed)           0.689     1.079    u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10_n_3
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     1.184 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_4/O
                         net (fo=11, routed)          0.548     1.732    u_rooth_0/u_pc_reg_0/s4_addr_o[1]
    SLICE_X58Y71         LUT4 (Prop_lut4_I2_O)        0.105     1.837 f  u_rooth_0/u_pc_reg_0/p_inst_o[31]_i_9/O
                         net (fo=90, routed)          0.571     2.408    u_rooth_0/u_pc_reg_0/curr_pc_o_reg[0]_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I1_O)        0.105     2.513 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[18]_i_8/O
                         net (fo=1, routed)           1.103     3.616    u_rooth_0/u_if_as_0/rs2_data_o[18]_i_4_1
    SLICE_X53Y58         LUT6 (Prop_lut6_I4_O)        0.105     3.721 r  u_rooth_0/u_if_as_0/reg_wr_data_o[18]_i_5/O
                         net (fo=5, routed)           0.725     4.445    u_rooth_0/u_if_as_0/m0_data_o[18]
    SLICE_X61Y62         LUT6 (Prop_lut6_I0_O)        0.105     4.550 f  u_rooth_0/u_if_as_0/timer_value[18]_i_4/O
                         net (fo=1, routed)           0.364     4.914    u_rooth_0/u_if_as_0/timer_value[18]_i_4_n_3
    SLICE_X61Y62         LUT6 (Prop_lut6_I5_O)        0.105     5.019 f  u_rooth_0/u_if_as_0/timer_value[18]_i_3/O
                         net (fo=1, routed)           0.374     5.393    u_rooth_0/u_if_as_0/timer_value[18]_i_3_n_3
    SLICE_X61Y62         LUT5 (Prop_lut5_I4_O)        0.105     5.498 r  u_rooth_0/u_if_as_0/timer_value[18]_i_2/O
                         net (fo=7, routed)           0.506     6.004    u_rooth_0/u_if_as_0/m0_data_i[18]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.105     6.109 r  u_rooth_0/u_if_as_0/data_mem_0_i_27/O
                         net (fo=1, routed)           0.767     6.876    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.749    
                         clock uncertainty           -0.220     7.529    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641     6.888    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 1.805ns (20.430%)  route 7.030ns (79.570%))
  Logic Levels:           11  (LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.678     0.285    u_rooth_0/u_pc_reg_0/m2_req_i
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.105     0.390 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10/O
                         net (fo=4, routed)           0.689     1.079    u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10_n_3
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     1.184 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_4/O
                         net (fo=11, routed)          0.548     1.732    u_rooth_0/u_pc_reg_0/s4_addr_o[1]
    SLICE_X58Y71         LUT4 (Prop_lut4_I2_O)        0.105     1.837 f  u_rooth_0/u_pc_reg_0/p_inst_o[31]_i_9/O
                         net (fo=90, routed)          0.346     2.183    u_rooth_0/u_pc_reg_0/curr_pc_o_reg[0]_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I1_O)        0.105     2.288 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[16]_i_8/O
                         net (fo=2, routed)           0.556     2.844    u_rooth_0/u_pc_reg_0/gpio_data_reg[16]
    SLICE_X63Y68         LUT4 (Prop_lut4_I3_O)        0.108     2.952 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[16]_i_6_comp/O
                         net (fo=1, routed)           0.659     3.610    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_7_repN_alias
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.267     3.877 r  u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_5_comp/O
                         net (fo=5, routed)           0.716     4.593    u_rooth_0/u_if_as_0/m0_data_o[16]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.105     4.698 f  u_rooth_0/u_if_as_0/timer_value[16]_i_4/O
                         net (fo=1, routed)           0.348     5.046    u_rooth_0/u_if_as_0/timer_value[16]_i_4_n_3
    SLICE_X59Y73         LUT6 (Prop_lut6_I5_O)        0.105     5.151 f  u_rooth_0/u_if_as_0/timer_value[16]_i_3/O
                         net (fo=1, routed)           0.466     5.618    u_rooth_0/u_if_as_0/timer_value[16]_i_3_n_3
    SLICE_X58Y75         LUT5 (Prop_lut5_I4_O)        0.105     5.723 r  u_rooth_0/u_if_as_0/timer_value[16]_i_2/O
                         net (fo=7, routed)           0.415     6.138    u_rooth_0/u_if_as_0/m0_data_i[16]
    SLICE_X57Y74         LUT4 (Prop_lut4_I0_O)        0.105     6.243 r  u_rooth_0/u_if_as_0/data_mem_0_i_29/O
                         net (fo=1, routed)           0.563     6.806    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.745    
                         clock uncertainty           -0.220     7.525    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.641     6.884    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 1.534ns (17.450%)  route 7.257ns (82.550%))
  Logic Levels:           11  (LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.368    -2.023    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y74         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.379    -1.644 r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/Q
                         net (fo=1, routed)           0.536    -1.108    u_rooth_0/u_if_as_0/as_inst_o[1]_repN
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.105    -1.003 f  u_rooth_0/u_if_as_0/flow_flag[1]_i_17/O
                         net (fo=2, routed)           0.526    -0.477    u_rooth_0/u_if_as_0/flow_flag[1]_i_17_n_3
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.105    -0.372 r  u_rooth_0/u_if_as_0/timer_value[31]_i_13/O
                         net (fo=31, routed)          0.706     0.334    u_rooth_0/u_if_as_0/alu_res_op_o_reg[1]_1
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.105     0.439 r  u_rooth_0/u_if_as_0/timer_value[31]_i_6/O
                         net (fo=42, routed)          0.764     1.204    u_rooth_0/u_pc_reg_0/timer_value_reg[31]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.105     1.309 r  u_rooth_0/u_pc_reg_0/timer_value[31]_i_3/O
                         net (fo=63, routed)          1.103     2.412    timer_0/s2_addr_o[1]
    SLICE_X55Y57         LUT5 (Prop_lut5_I1_O)        0.105     2.517 r  timer_0/reg_wr_data_o[9]_i_10/O
                         net (fo=1, routed)           0.239     2.755    u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I1_O)        0.105     2.860 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_6/O
                         net (fo=2, routed)           0.904     3.764    u_rooth_0/u_pc_reg_0/reg_wr_data_o[9]_i_6_n_3_alias
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.105     3.869 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[9]_i_5_comp/O
                         net (fo=1, routed)           0.834     4.703    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_0_repN_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I5_O)        0.105     4.808 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.426     5.234    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.105     5.339 f  u_rooth_0/u_if_as_0/timer_value[9]_i_4/O
                         net (fo=1, routed)           0.460     5.799    u_rooth_0/u_if_as_0/timer_value[9]_i_4_n_3
    SLICE_X59Y67         LUT6 (Prop_lut6_I5_O)        0.105     5.904 f  u_rooth_0/u_if_as_0/timer_value[9]_i_3/O
                         net (fo=2, routed)           0.376     6.281    u_rooth_0/u_if_as_0/timer_value[9]_i_3_n_3
    SLICE_X54Y66         LUT6 (Prop_lut6_I4_O)        0.105     6.386 r  u_rooth_0/u_if_as_0/data_mem_0_i_36_comp/O
                         net (fo=1, routed)           0.382     6.767    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.745    
                         clock uncertainty           -0.220     7.525    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641     6.884    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 1.430ns (16.245%)  route 7.373ns (83.755%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.646     0.253    u_jtag_top/u_jtag_dm/rx/need_resp_reg
    SLICE_X55Y69         LUT6 (Prop_lut6_I5_O)        0.105     0.358 r  u_jtag_top/u_jtag_dm/rx/uart_ctrl[31]_i_8/O
                         net (fo=41, routed)          0.742     1.100    u_rooth_0/u_pc_reg_0/uart_ctrl_reg[31]_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.105     1.205 r  u_rooth_0/u_pc_reg_0/uart_ctrl[31]_i_6/O
                         net (fo=58, routed)          1.081     2.286    uart_0/p_inst_o[0]_i_7[1]
    SLICE_X66Y65         LUT6 (Prop_lut6_I3_O)        0.105     2.391 r  uart_0/p_inst_o[0]_i_8/O
                         net (fo=1, routed)           0.750     3.141    u_rooth_0/u_pc_reg_0/read_data[0]_i_6
    SLICE_X64Y61         LUT4 (Prop_lut4_I1_O)        0.105     3.246 r  u_rooth_0/u_pc_reg_0/p_inst_o[0]_i_7/O
                         net (fo=3, routed)           0.780     4.026    u_rooth_0/u_if_as_0/timer_value[6]_i_3_1[0]
    SLICE_X53Y54         LUT6 (Prop_lut6_I4_O)        0.105     4.131 r  u_rooth_0/u_if_as_0/reg_wr_data_o[0]_i_8/O
                         net (fo=2, routed)           0.608     4.739    u_rooth_0/u_if_as_0/reg_wr_data_o[0]_i_8_n_3
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.105     4.844 r  u_rooth_0/u_if_as_0/timer_value[0]_i_3/O
                         net (fo=1, routed)           0.430     5.274    u_rooth_0/u_if_as_0/m0_data_o[0]
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.105     5.379 r  u_rooth_0/u_if_as_0/timer_value[0]_i_2/O
                         net (fo=8, routed)           0.668     6.047    u_rooth_0/u_if_as_0/m0_data_i[0]
    SLICE_X54Y54         LUT4 (Prop_lut4_I0_O)        0.105     6.152 r  u_rooth_0/u_if_as_0/data_mem_0_i_45/O
                         net (fo=1, routed)           0.621     6.773    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.321     8.486    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.752    
                         clock uncertainty           -0.220     7.532    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641     6.891    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.891    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  0.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.209ns (22.260%)  route 0.730ns (77.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.568    -0.588    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X54Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/Q
                         net (fo=2, routed)           0.371    -0.052    u_rooth_0/u_pc_reg_0/read_data[15]_i_7[9]
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.045    -0.007 r  u_rooth_0/u_pc_reg_0/data_mem_0_i_6/O
                         net (fo=4, routed)           0.358     0.351    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.220    -0.007    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.176    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.176    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.209ns (19.395%)  route 0.869ns (80.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.569    -0.587    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X58Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[11]/Q
                         net (fo=8, routed)           0.567     0.144    u_rooth_0/u_if_as_0/spi_data_reg[31][11]
    SLICE_X60Y65         LUT4 (Prop_lut4_I2_O)        0.045     0.189 r  u_rooth_0/u_if_as_0/data_mem_0_i_34/O
                         net (fo=1, routed)           0.302     0.491    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.221    
                         clock uncertainty            0.220    -0.001    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.295    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_rooth_0/u_if_as_0/rs2_data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.231ns (20.802%)  route 0.879ns (79.198%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.573    -0.583    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X56Y64         FDCE                                         r  u_rooth_0/u_if_as_0/rs2_data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  u_rooth_0/u_if_as_0/rs2_data_o_reg[13]/Q
                         net (fo=3, routed)           0.336    -0.105    u_rooth_0/u_if_as_0/as_rs2_data_i[13]
    SLICE_X59Y63         LUT6 (Prop_lut6_I2_O)        0.045    -0.060 r  u_rooth_0/u_if_as_0/timer_value[13]_i_2/O
                         net (fo=8, routed)           0.128     0.067    u_rooth_0/u_if_as_0/m0_data_i[13]
    SLICE_X57Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.112 r  u_rooth_0/u_if_as_0/data_mem_0_i_32/O
                         net (fo=1, routed)           0.416     0.528    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.221    
                         clock uncertainty            0.220    -0.001    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.295    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_rooth_0/u_if_as_0/alu_res_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.126%)  route 0.840ns (81.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.553    -0.603    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X43Y62         FDCE                                         r  u_rooth_0/u_if_as_0/alu_res_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_rooth_0/u_if_as_0/alu_res_o_reg[6]/Q
                         net (fo=6, routed)           0.554     0.092    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19[6]
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.137 r  u_rooth_0/u_pc_reg_0/data_mem_0_i_9/O
                         net (fo=4, routed)           0.286     0.424    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.883    -0.312    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.213    
                         clock uncertainty            0.220     0.007    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.190    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.186ns (16.657%)  route 0.931ns (83.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.571    -0.585    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X57Y82         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[16]/Q
                         net (fo=7, routed)           0.664     0.220    u_rooth_0/u_if_as_0/spi_data_reg[31][16]
    SLICE_X57Y74         LUT4 (Prop_lut4_I2_O)        0.045     0.265 r  u_rooth_0/u_if_as_0/data_mem_0_i_29/O
                         net (fo=1, routed)           0.267     0.532    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.221    
                         clock uncertainty            0.220    -0.001    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.295    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.186ns (16.298%)  route 0.955ns (83.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.571    -0.585    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X57Y82         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[18]/Q
                         net (fo=7, routed)           0.574     0.130    u_rooth_0/u_if_as_0/spi_data_reg[31][18]
    SLICE_X58Y61         LUT4 (Prop_lut4_I2_O)        0.045     0.175 r  u_rooth_0/u_if_as_0/data_mem_0_i_27/O
                         net (fo=1, routed)           0.382     0.557    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.879    -0.316    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.217    
                         clock uncertainty            0.220     0.003    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.299    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.299    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.186ns (16.114%)  route 0.968ns (83.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.564    -0.592    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X55Y76         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[31]/Q
                         net (fo=7, routed)           0.722     0.271    u_rooth_0/u_if_as_0/spi_data_reg[31][31]
    SLICE_X55Y74         LUT4 (Prop_lut4_I2_O)        0.045     0.316 r  u_rooth_0/u_if_as_0/data_mem_0_i_14/O
                         net (fo=1, routed)           0.247     0.563    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.220    -0.007    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.289    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.289    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.209ns (19.771%)  route 0.848ns (80.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.568    -0.588    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X54Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/Q
                         net (fo=2, routed)           0.371    -0.052    u_rooth_0/u_pc_reg_0/read_data[15]_i_7[9]
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.045    -0.007 r  u_rooth_0/u_pc_reg_0/data_mem_0_i_6/O
                         net (fo=4, routed)           0.477     0.470    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.883    -0.312    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.213    
                         clock uncertainty            0.220     0.007    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.190    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.186ns (15.981%)  route 0.978ns (84.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.568    -0.588    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X55Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/Q
                         net (fo=8, routed)           0.739     0.292    u_rooth_0/u_if_as_0/spi_data_reg[31][15]
    SLICE_X54Y66         LUT4 (Prop_lut4_I2_O)        0.045     0.337 r  u_rooth_0/u_if_as_0/data_mem_0_i_30/O
                         net (fo=1, routed)           0.239     0.576    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.221    
                         clock uncertainty            0.220    -0.001    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.295    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.780%)  route 0.860ns (82.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.569    -0.587    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X56Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[12]/Q
                         net (fo=2, routed)           0.415    -0.030    u_rooth_0/u_pc_reg_0/read_data[15]_i_7[12]
    SLICE_X56Y73         LUT6 (Prop_lut6_I4_O)        0.045     0.015 r  u_rooth_0/u_pc_reg_0/data_mem_0_i_3/O
                         net (fo=4, routed)           0.445     0.460    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.220    -0.007    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.176    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.176    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.284    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll_1
  To Clock:  clk_out2_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 2.755ns (40.903%)  route 3.980ns (59.097%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467    -1.925    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     0.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=3, routed)           0.514     0.714    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[17]
    SLICE_X55Y66         LUT5 (Prop_lut5_I0_O)        0.105     0.819 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[17]_i_6/O
                         net (fo=1, routed)           0.452     1.271    u_rooth_0/u_if_as_0/rs2_data_o[17]_i_4_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.105     1.376 r  u_rooth_0/u_if_as_0/reg_wr_data_o[17]_i_5/O
                         net (fo=5, routed)           0.884     2.260    u_rooth_0/u_if_as_0/m0_data_o[17]
    SLICE_X59Y79         LUT6 (Prop_lut6_I0_O)        0.105     2.365 f  u_rooth_0/u_if_as_0/timer_value[17]_i_4/O
                         net (fo=1, routed)           0.343     2.708    u_rooth_0/u_if_as_0/timer_value[17]_i_4_n_3
    SLICE_X59Y79         LUT6 (Prop_lut6_I5_O)        0.105     2.813 f  u_rooth_0/u_if_as_0/timer_value[17]_i_3/O
                         net (fo=1, routed)           0.314     3.127    u_rooth_0/u_if_as_0/timer_value[17]_i_3_n_3
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.105     3.232 r  u_rooth_0/u_if_as_0/timer_value[17]_i_2/O
                         net (fo=7, routed)           0.860     4.092    u_rooth_0/u_if_as_0/m0_data_i[17]
    SLICE_X55Y71         LUT4 (Prop_lut4_I0_O)        0.105     4.197 r  u_rooth_0/u_if_as_0/data_mem_0_i_28/O
                         net (fo=1, routed)           0.614     4.811    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.404     8.075    
                         clock uncertainty           -0.094     7.981    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.641     7.340    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 2.755ns (41.994%)  route 3.805ns (58.006%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467    -1.925    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.125     0.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=5, routed)           0.532     0.733    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[15]
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.105     0.838 r  u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_15/O
                         net (fo=2, routed)           0.949     1.787    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I2_O)        0.105     1.892 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_9_replica_1/O
                         net (fo=2, routed)           0.239     2.131    u_rooth_0/u_if_as_0/m0_data_o[15]_repN_1
    SLICE_X59Y80         LUT6 (Prop_lut6_I2_O)        0.105     2.236 f  u_rooth_0/u_if_as_0/timer_value[15]_i_4/O
                         net (fo=1, routed)           0.343     2.578    u_rooth_0/u_if_as_0/timer_value[15]_i_4_n_3
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.105     2.683 f  u_rooth_0/u_if_as_0/timer_value[15]_i_3/O
                         net (fo=1, routed)           0.314     2.997    u_rooth_0/u_if_as_0/timer_value[15]_i_3_n_3
    SLICE_X59Y80         LUT5 (Prop_lut5_I4_O)        0.105     3.102 r  u_rooth_0/u_if_as_0/timer_value[15]_i_2/O
                         net (fo=8, routed)           0.942     4.045    u_rooth_0/u_if_as_0/m0_data_i[15]
    SLICE_X54Y66         LUT4 (Prop_lut4_I0_O)        0.105     4.150 r  u_rooth_0/u_if_as_0/data_mem_0_i_30/O
                         net (fo=1, routed)           0.486     4.636    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.404     8.075    
                         clock uncertainty           -0.094     7.981    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.641     7.340    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 2.755ns (42.122%)  route 3.786ns (57.878%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=3, routed)           0.526     0.732    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[25]
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.105     0.837 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[25]_i_6/O
                         net (fo=2, routed)           0.496     1.333    u_rooth_0/u_if_as_0/rs2_data_o[25]_i_4_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.105     1.438 r  u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_5/O
                         net (fo=6, routed)           0.790     2.228    u_rooth_0/u_if_as_0/m0_data_o[25]
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.105     2.333 f  u_rooth_0/u_if_as_0/timer_value[25]_i_4/O
                         net (fo=1, routed)           0.237     2.570    u_rooth_0/u_if_as_0/timer_value[25]_i_4_n_3
    SLICE_X58Y78         LUT6 (Prop_lut6_I5_O)        0.105     2.675 f  u_rooth_0/u_if_as_0/timer_value[25]_i_3/O
                         net (fo=1, routed)           0.407     3.083    u_rooth_0/u_if_as_0/timer_value[25]_i_3_n_3
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.105     3.188 r  u_rooth_0/u_if_as_0/timer_value[25]_i_2/O
                         net (fo=7, routed)           0.473     3.661    u_rooth_0/u_if_as_0/m0_data_i[25]
    SLICE_X57Y75         LUT4 (Prop_lut4_I0_O)        0.105     3.766 r  u_rooth_0/u_if_as_0/data_mem_0_i_20/O
                         net (fo=1, routed)           0.857     4.622    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.094     7.987    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.641     7.346    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.755ns (42.691%)  route 3.698ns (57.309%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467    -1.925    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     0.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=3, routed)           0.546     0.746    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[11]
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.105     0.851 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[11]_i_5/O
                         net (fo=1, routed)           0.398     1.249    u_rooth_0/u_if_as_0/reg_wr_data_o[11]_i_2_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.105     1.354 r  u_rooth_0/u_if_as_0/reg_wr_data_o[11]_i_3/O
                         net (fo=9, routed)           0.732     2.086    u_rooth_0/u_if_as_0/m0_data_o[11]
    SLICE_X61Y74         LUT6 (Prop_lut6_I0_O)        0.105     2.191 f  u_rooth_0/u_if_as_0/timer_value[11]_i_4/O
                         net (fo=1, routed)           0.343     2.533    u_rooth_0/u_if_as_0/timer_value[11]_i_4_n_3
    SLICE_X61Y74         LUT6 (Prop_lut6_I5_O)        0.105     2.638 f  u_rooth_0/u_if_as_0/timer_value[11]_i_3/O
                         net (fo=1, routed)           0.346     2.984    u_rooth_0/u_if_as_0/timer_value[11]_i_3_n_3
    SLICE_X62Y74         LUT5 (Prop_lut5_I4_O)        0.105     3.089 r  u_rooth_0/u_if_as_0/timer_value[11]_i_2/O
                         net (fo=8, routed)           0.668     3.757    u_rooth_0/u_if_as_0/m0_data_i[11]
    SLICE_X60Y65         LUT4 (Prop_lut4_I0_O)        0.105     3.862 r  u_rooth_0/u_if_as_0/data_mem_0_i_34/O
                         net (fo=1, routed)           0.667     4.529    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.404     8.075    
                         clock uncertainty           -0.094     7.981    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.641     7.340    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 2.755ns (42.930%)  route 3.662ns (57.070%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.614     0.820    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[18]
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.105     0.925 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[18]_i_6/O
                         net (fo=1, routed)           0.313     1.239    u_rooth_0/u_if_as_0/rs2_data_o[18]_i_4_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I2_O)        0.105     1.344 r  u_rooth_0/u_if_as_0/reg_wr_data_o[18]_i_5/O
                         net (fo=5, routed)           0.725     2.068    u_rooth_0/u_if_as_0/m0_data_o[18]
    SLICE_X61Y62         LUT6 (Prop_lut6_I0_O)        0.105     2.173 f  u_rooth_0/u_if_as_0/timer_value[18]_i_4/O
                         net (fo=1, routed)           0.364     2.537    u_rooth_0/u_if_as_0/timer_value[18]_i_4_n_3
    SLICE_X61Y62         LUT6 (Prop_lut6_I5_O)        0.105     2.642 f  u_rooth_0/u_if_as_0/timer_value[18]_i_3/O
                         net (fo=1, routed)           0.374     3.016    u_rooth_0/u_if_as_0/timer_value[18]_i_3_n_3
    SLICE_X61Y62         LUT5 (Prop_lut5_I4_O)        0.105     3.121 r  u_rooth_0/u_if_as_0/timer_value[18]_i_2/O
                         net (fo=7, routed)           0.506     3.627    u_rooth_0/u_if_as_0/m0_data_i[18]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.105     3.732 r  u_rooth_0/u_if_as_0/data_mem_0_i_27/O
                         net (fo=1, routed)           0.767     4.499    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.094     7.987    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641     7.346    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 2.755ns (43.700%)  route 3.549ns (56.300%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=3, routed)           0.678     0.884    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[20]
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.105     0.989 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[20]_i_6/O
                         net (fo=1, routed)           0.398     1.387    u_rooth_0/u_if_as_0/rs2_data_o[20]_i_4_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.105     1.492 r  u_rooth_0/u_if_as_0/reg_wr_data_o[20]_i_5/O
                         net (fo=5, routed)           0.278     1.771    u_rooth_0/u_if_as_0/m0_data_o[20]
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.105     1.876 f  u_rooth_0/u_if_as_0/timer_value[20]_i_4/O
                         net (fo=1, routed)           0.329     2.205    u_rooth_0/u_if_as_0/timer_value[20]_i_4_n_3
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.105     2.310 f  u_rooth_0/u_if_as_0/timer_value[20]_i_3/O
                         net (fo=1, routed)           0.457     2.767    u_rooth_0/u_if_as_0/timer_value[20]_i_3_n_3
    SLICE_X56Y67         LUT5 (Prop_lut5_I4_O)        0.105     2.872 r  u_rooth_0/u_if_as_0/timer_value[20]_i_2/O
                         net (fo=7, routed)           0.633     3.505    u_rooth_0/u_if_as_0/m0_data_i[20]
    SLICE_X55Y60         LUT4 (Prop_lut4_I0_O)        0.105     3.610 r  u_rooth_0/u_if_as_0/data_mem_0_i_25/O
                         net (fo=1, routed)           0.776     4.386    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.094     7.987    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.641     7.346    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 2.755ns (43.725%)  route 3.546ns (56.275%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=3, routed)           0.631     0.837    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[22]
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.105     0.942 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[22]_i_6/O
                         net (fo=2, routed)           0.506     1.448    u_rooth_0/u_if_as_0/rs2_data_o[22]_i_4_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.105     1.553 r  u_rooth_0/u_if_as_0/reg_wr_data_o[22]_i_5/O
                         net (fo=4, routed)           0.675     2.228    u_rooth_0/u_if_as_0/m0_data_o[22]
    SLICE_X58Y62         LUT6 (Prop_lut6_I0_O)        0.105     2.333 f  u_rooth_0/u_if_as_0/timer_value[22]_i_4/O
                         net (fo=1, routed)           0.220     2.552    u_rooth_0/u_if_as_0/timer_value[22]_i_4_n_3
    SLICE_X58Y62         LUT6 (Prop_lut6_I5_O)        0.105     2.657 f  u_rooth_0/u_if_as_0/timer_value[22]_i_3/O
                         net (fo=1, routed)           0.347     3.004    u_rooth_0/u_if_as_0/timer_value[22]_i_3_n_3
    SLICE_X59Y62         LUT5 (Prop_lut5_I4_O)        0.105     3.109 r  u_rooth_0/u_if_as_0/timer_value[22]_i_2/O
                         net (fo=7, routed)           0.392     3.501    u_rooth_0/u_if_as_0/m0_data_i[22]
    SLICE_X60Y60         LUT4 (Prop_lut4_I0_O)        0.105     3.606 r  u_rooth_0/u_if_as_0/data_mem_0_i_23/O
                         net (fo=1, routed)           0.776     4.382    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.094     7.987    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.641     7.346    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 2.755ns (44.609%)  route 3.421ns (55.391%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.932ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.460    -1.932    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.193 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.515     0.709    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[28]
    SLICE_X56Y72         LUT5 (Prop_lut5_I0_O)        0.105     0.814 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[28]_i_6/O
                         net (fo=2, routed)           0.329     1.143    u_rooth_0/u_if_as_0/rs2_data_o[28]_i_4_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I2_O)        0.105     1.248 r  u_rooth_0/u_if_as_0/reg_wr_data_o[28]_i_5/O
                         net (fo=5, routed)           0.676     1.925    u_rooth_0/u_if_as_0/m0_data_o[28]
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.105     2.030 f  u_rooth_0/u_if_as_0/timer_value[28]_i_4/O
                         net (fo=1, routed)           0.121     2.151    u_rooth_0/u_if_as_0/timer_value[28]_i_4_n_3
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105     2.256 f  u_rooth_0/u_if_as_0/timer_value[28]_i_3/O
                         net (fo=1, routed)           0.130     2.386    u_rooth_0/u_if_as_0/timer_value[28]_i_3_n_3
    SLICE_X58Y79         LUT5 (Prop_lut5_I4_O)        0.105     2.491 r  u_rooth_0/u_if_as_0/timer_value[28]_i_2/O
                         net (fo=7, routed)           0.614     3.105    u_rooth_0/u_if_as_0/m0_data_i[28]
    SLICE_X56Y75         LUT4 (Prop_lut4_I0_O)        0.105     3.210 r  u_rooth_0/u_if_as_0/data_mem_0_i_17/O
                         net (fo=1, routed)           1.035     4.244    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.308     8.473    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.405     8.068    
                         clock uncertainty           -0.094     7.974    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.641     7.333    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.333    
                         arrival time                          -4.244    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 2.755ns (44.670%)  route 3.412ns (55.330%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543     0.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105     0.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230     1.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105     1.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.634     1.824    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.105     1.929 f  u_rooth_0/u_if_as_0/timer_value[23]_i_4/O
                         net (fo=1, routed)           0.121     2.051    u_rooth_0/u_if_as_0/timer_value[23]_i_4_n_3
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.105     2.156 f  u_rooth_0/u_if_as_0/timer_value[23]_i_3/O
                         net (fo=1, routed)           0.366     2.522    u_rooth_0/u_if_as_0/timer_value[23]_i_3_n_3
    SLICE_X58Y74         LUT5 (Prop_lut5_I4_O)        0.105     2.627 r  u_rooth_0/u_if_as_0/timer_value[23]_i_2/O
                         net (fo=7, routed)           0.626     3.253    u_rooth_0/u_if_as_0/m0_data_i[23]
    SLICE_X58Y66         LUT4 (Prop_lut4_I0_O)        0.105     3.358 r  u_rooth_0/u_if_as_0/data_mem_0_i_22/O
                         net (fo=1, routed)           0.891     4.249    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.094     7.987    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.641     7.346    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 2.650ns (43.279%)  route 3.473ns (56.721%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.618     0.825    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[19]
    SLICE_X55Y62         LUT5 (Prop_lut5_I0_O)        0.105     0.930 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[19]_i_6/O
                         net (fo=2, routed)           0.658     1.587    u_rooth_0/u_if_as_0/timer_value[19]_i_2_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.105     1.692 r  u_rooth_0/u_if_as_0/reg_wr_data_o[19]_i_5/O
                         net (fo=4, routed)           0.295     1.988    u_rooth_0/u_if_as_0/m0_data_o[19]
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.105     2.093 r  u_rooth_0/u_if_as_0/timer_value[19]_i_4/O
                         net (fo=1, routed)           0.414     2.506    u_rooth_0/u_if_as_0/timer_value[19]_i_4_n_3
    SLICE_X58Y66         LUT6 (Prop_lut6_I1_O)        0.105     2.611 r  u_rooth_0/u_if_as_0/timer_value[19]_i_2/O
                         net (fo=7, routed)           0.664     3.275    u_rooth_0/u_if_as_0/m0_data_i[19]
    SLICE_X59Y61         LUT4 (Prop_lut4_I0_O)        0.105     3.380 r  u_rooth_0/u_if_as_0/data_mem_0_i_26/O
                         net (fo=1, routed)           0.825     4.205    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.094     7.987    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.641     7.346    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  3.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.720ns (46.212%)  route 0.838ns (53.788%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.244     0.281    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.045     0.326 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.225     0.551    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.596 f  u_rooth_0/u_if_as_0/timer_value[9]_i_3/O
                         net (fo=2, routed)           0.178     0.774    u_rooth_0/u_if_as_0/timer_value[9]_i_3_n_3
    SLICE_X54Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.819 r  u_rooth_0/u_if_as_0/data_mem_0_i_36_comp/O
                         net (fo=1, routed)           0.191     1.010    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
                         clock uncertainty            0.094    -0.453    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.157    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.720ns (42.167%)  route 0.987ns (57.833%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=3, routed)           0.243     0.280    u_rooth_0/u_if_as_0/douta[5]_alias
    SLICE_X55Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.325 r  u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_3_comp/O
                         net (fo=6, routed)           0.262     0.587    u_rooth_0/u_if_as_0/m0_data_o[14]
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.632 f  u_rooth_0/u_if_as_0/timer_value[14]_i_3/O
                         net (fo=2, routed)           0.214     0.846    u_rooth_0/u_if_as_0/timer_value[14]_i_3_n_3
    SLICE_X55Y71         LUT4 (Prop_lut4_I2_O)        0.045     0.891 r  u_rooth_0/u_if_as_0/data_mem_0_i_31_comp/O
                         net (fo=1, routed)           0.268     1.160    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
                         clock uncertainty            0.094    -0.453    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.157    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.720ns (39.712%)  route 1.093ns (60.288%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=3, routed)           0.338     0.375    u_rooth_0/u_if_as_0/douta[4]_alias
    SLICE_X57Y63         LUT6 (Prop_lut6_I4_O)        0.045     0.420 r  u_rooth_0/u_if_as_0/timer_value[13]_i_4_comp/O
                         net (fo=5, routed)           0.212     0.632    u_rooth_0/u_if_as_0/m0_data_o[13]
    SLICE_X59Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.677 r  u_rooth_0/u_if_as_0/timer_value[13]_i_2/O
                         net (fo=8, routed)           0.128     0.805    u_rooth_0/u_if_as_0/m0_data_i[13]
    SLICE_X57Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.850 r  u_rooth_0/u_if_as_0/data_mem_0_i_32/O
                         net (fo=1, routed)           0.416     1.265    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
                         clock uncertainty            0.094    -0.453    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.157    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.495ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.720ns (38.185%)  route 1.166ns (61.815%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.294     0.948    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X60Y58         LUT4 (Prop_lut4_I0_O)        0.045     0.993 r  u_rooth_0/u_if_as_0/data_mem_0_i_38/O
                         net (fo=1, routed)           0.351     1.344    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.883    -0.312    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.094    -0.447    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.151    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.544ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.720ns (37.226%)  route 1.214ns (62.774%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.286     0.319    u_rooth_0/u_if_as_0/douta[0]_alias_1
    SLICE_X54Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.364 r  u_rooth_0/u_if_as_0/reg_wr_data_o[27]_i_5_comp/O
                         net (fo=7, routed)           0.407     0.771    u_rooth_0/u_if_as_0/m0_data_o[27]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.816 f  u_rooth_0/u_if_as_0/timer_value[27]_i_3/O
                         net (fo=2, routed)           0.251     1.067    u_rooth_0/u_if_as_0/timer_value[27]_i_3_n_3
    SLICE_X59Y74         LUT6 (Prop_lut6_I4_O)        0.045     1.112 r  u_rooth_0/u_if_as_0/data_mem_0_i_18_comp/O
                         net (fo=1, routed)           0.269     1.381    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.227    -0.553    
                         clock uncertainty            0.094    -0.458    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.162    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.606ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.765ns (38.323%)  route 1.231ns (61.677%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           0.307     0.340    u_rooth_0/u_if_as_0/douta[3]_alias_1
    SLICE_X54Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.385 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_9_comp/O
                         net (fo=7, routed)           0.321     0.706    u_rooth_0/u_if_as_0/m0_data_o[30]
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.751 f  u_rooth_0/u_if_as_0/timer_value[30]_i_3/O
                         net (fo=1, routed)           0.193     0.944    u_rooth_0/u_if_as_0/timer_value[30]_i_3_n_3
    SLICE_X58Y72         LUT5 (Prop_lut5_I4_O)        0.045     0.989 r  u_rooth_0/u_if_as_0/timer_value[30]_i_2/O
                         net (fo=7, routed)           0.184     1.173    u_rooth_0/u_if_as_0/m0_data_i[30]
    SLICE_X61Y73         LUT4 (Prop_lut4_I0_O)        0.045     1.218 r  u_rooth_0/u_if_as_0/data_mem_0_i_15/O
                         net (fo=1, routed)           0.226     1.443    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.227    -0.553    
                         clock uncertainty            0.094    -0.458    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.162    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.643ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.765ns (37.629%)  route 1.268ns (62.371%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=3, routed)           0.275     0.307    u_rooth_0/u_if_as_0/douta[2]_alias
    SLICE_X55Y68         LUT6 (Prop_lut6_I4_O)        0.045     0.352 r  u_rooth_0/u_if_as_0/reg_wr_data_o[29]_i_5_comp/O
                         net (fo=6, routed)           0.317     0.669    u_rooth_0/u_if_as_0/m0_data_o[29]
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.045     0.714 f  u_rooth_0/u_if_as_0/timer_value[29]_i_3/O
                         net (fo=1, routed)           0.156     0.871    u_rooth_0/u_if_as_0/timer_value[29]_i_3_n_3
    SLICE_X59Y75         LUT5 (Prop_lut5_I4_O)        0.045     0.916 r  u_rooth_0/u_if_as_0/timer_value[29]_i_2/O
                         net (fo=7, routed)           0.306     1.222    u_rooth_0/u_if_as_0/m0_data_i[29]
    SLICE_X54Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.267 r  u_rooth_0/u_if_as_0/data_mem_0_i_16/O
                         net (fo=1, routed)           0.213     1.480    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.227    -0.553    
                         clock uncertainty            0.094    -0.458    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.162    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.689ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.765ns (36.791%)  route 1.314ns (63.209%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           0.243     0.280    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[12]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.325 r  u_rooth_0/u_pc_reg_0/timer_value[12]_i_5/O
                         net (fo=2, routed)           0.149     0.475    u_rooth_0/u_if_as_0/timer_value[12]_i_2_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.520 r  u_rooth_0/u_if_as_0/timer_value[12]_i_4/O
                         net (fo=4, routed)           0.254     0.774    u_rooth_0/u_if_as_0/m0_data_o[12]
    SLICE_X59Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.819 r  u_rooth_0/u_if_as_0/timer_value[12]_i_2/O
                         net (fo=8, routed)           0.275     1.094    u_rooth_0/u_if_as_0/m0_data_i[12]
    SLICE_X59Y68         LUT4 (Prop_lut4_I0_O)        0.045     1.139 r  u_rooth_0/u_if_as_0/data_mem_0_i_33/O
                         net (fo=1, routed)           0.393     1.531    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
                         clock uncertainty            0.094    -0.453    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.157    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.725ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.765ns (36.165%)  route 1.350ns (63.835%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.241     0.278    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[10]
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.323 r  u_rooth_0/u_pc_reg_0/timer_value[10]_i_5/O
                         net (fo=2, routed)           0.183     0.507    u_rooth_0/u_if_as_0/timer_value[10]_i_2_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.552 r  u_rooth_0/u_if_as_0/timer_value[10]_i_4/O
                         net (fo=6, routed)           0.227     0.778    u_rooth_0/u_if_as_0/m0_data_o[10]
    SLICE_X59Y63         LUT6 (Prop_lut6_I2_O)        0.045     0.823 r  u_rooth_0/u_if_as_0/timer_value[10]_i_2/O
                         net (fo=8, routed)           0.324     1.147    u_rooth_0/u_if_as_0/m0_data_i[10]
    SLICE_X58Y66         LUT4 (Prop_lut4_I0_O)        0.045     1.192 r  u_rooth_0/u_if_as_0/data_mem_0_i_35/O
                         net (fo=1, routed)           0.375     1.567    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
                         clock uncertainty            0.094    -0.453    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.157    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.729ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.765ns (36.089%)  route 1.355ns (63.911%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=3, routed)           0.239     0.282    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[4]
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.045     0.327 r  u_rooth_0/u_if_as_0/reg_wr_data_o[4]_i_9/O
                         net (fo=2, routed)           0.367     0.694    u_rooth_0/u_if_as_0/reg_wr_data_o[4]_i_9_n_3
    SLICE_X61Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.739 r  u_rooth_0/u_if_as_0/timer_value[4]_i_3/O
                         net (fo=1, routed)           0.133     0.873    u_rooth_0/u_if_as_0/m0_data_o[4]
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.045     0.918 r  u_rooth_0/u_if_as_0/timer_value[4]_i_2/O
                         net (fo=8, routed)           0.286     1.203    u_rooth_0/u_if_as_0/m0_data_i[4]
    SLICE_X60Y55         LUT4 (Prop_lut4_I0_O)        0.045     1.248 r  u_rooth_0/u_if_as_0/data_mem_0_i_41/O
                         net (fo=1, routed)           0.330     1.578    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.883    -0.312    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.094    -0.447    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.151    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  1.729    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out1_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack        2.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[0]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[11]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[14]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[15]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[16]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[17]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[20]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 4.118ns (24.452%)  route 12.724ns (75.549%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    14.825    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[27]/C
                         clock pessimism             -0.545    17.834    
                         clock uncertainty           -0.111    17.723    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.555    u_rooth_0/u_if_de_0/pc_adder_o_reg[27]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.858ns  (logic 4.118ns (24.428%)  route 12.740ns (75.572%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.485    14.842    u_rooth_0/u_if_de_0/E[0]
    SLICE_X55Y73         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.269    18.435    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X55Y73         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[31]/C
                         clock pessimism             -0.545    17.890    
                         clock uncertainty           -0.111    17.779    
    SLICE_X55Y73         FDCE (Setup_fdce_C_CE)      -0.168    17.611    u_rooth_0/u_if_de_0/pc_adder_o_reg[31]
  -------------------------------------------------------------------
                         required time                         17.611    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.858ns  (logic 4.118ns (24.428%)  route 12.740ns (75.572%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.375    -2.016    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X46Y71         FDCE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.433    -1.583 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.459    -0.124    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.105    -0.019 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15/O
                         net (fo=1, routed)           0.000    -0.019    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_15_n_3
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.425 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_9/CO[3]
                         net (fo=27, routed)          0.862     1.287    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_26[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.127     1.414 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[30]_i_4/O
                         net (fo=26, routed)          0.845     2.259    u_rooth_0/u_if_wb_0/csr_rd_data_o1
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.268     2.527 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.479     3.006    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_3
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.111 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.111    u_rooth_0/u_if_ex_0/csr_rd_data_o[0]_i_3_2[0]
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.555 f  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=15, routed)          0.793     4.348    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_3
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.472 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[30]_i_9/O
                         net (fo=32, routed)          1.112     5.584    u_rooth_0/u_csr_reg_0/csr_rd_data_o[30]_i_2
    SLICE_X30Y91         LUT6 (Prop_lut6_I2_O)        0.267     5.851 r  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.486     6.337    u_rooth_0/u_if_wb_0/csr_rd_data_o_reg[2]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.105     6.442 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[2]_i_2/O
                         net (fo=5, routed)           1.750     8.192    u_rooth_0/u_if_ex_0/extends_reg_reg[30]_i_4_0[1]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.297 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8/O
                         net (fo=2, routed)           0.335     8.632    u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_8_n_3
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_10_comp_1/O
                         net (fo=2, routed)           0.214     8.951    u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_10_n_3_repN_1_alias
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.056 r  u_rooth_0/u_if_wb_0/extends_reg_reg[2]_i_7_comp_1/O
                         net (fo=1, routed)           0.751     9.807    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]_0_repN_1_alias
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.105     9.912 r  u_rooth_0/u_if_ex_0/extends_reg_reg[2]_i_4_comp_2/O
                         net (fo=118, routed)         0.908    10.820    u_rooth_0/u_if_ex_0/u_alu_core_0/p_0_in[2]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.105    10.925 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45/O
                         net (fo=1, routed)           0.000    10.925    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_45_n_3
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.382 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.382    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_30_n_3
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.480 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.480    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_21_n_3
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.578 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.578    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_12_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.676 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    12.557    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    12.662 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    13.008    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    13.113 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    13.534    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    13.639 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    14.251    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    14.356 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.485    14.842    u_rooth_0/u_if_de_0/E[0]
    SLICE_X55Y73         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.269    18.435    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X55Y73         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[5]/C
                         clock pessimism             -0.545    17.890    
                         clock uncertainty           -0.111    17.779    
    SLICE_X55Y73         FDCE (Setup_fdce_C_CE)      -0.168    17.611    u_rooth_0/u_if_de_0/pc_adder_o_reg[5]
  -------------------------------------------------------------------
                         required time                         17.611    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                  2.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mepc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.486%)  route 0.098ns (34.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.572    -0.584    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X27Y91         FDCE                                         r  u_rooth_0/u_csr_reg_0/mepc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  u_rooth_0/u_csr_reg_0/mepc_reg[16]/Q
                         net (fo=2, routed)           0.098    -0.344    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_1[16]
    SLICE_X26Y91         LUT5 (Prop_lut5_I1_O)        0.045    -0.299 r  u_rooth_0/u_clinet_0/int_addr_o[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    u_rooth_0/u_clinet_0/int_addr_o[16]_i_1_n_3
    SLICE_X26Y91         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.842    -0.352    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X26Y91         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[16]/C
                         clock pessimism             -0.218    -0.571    
                         clock uncertainty            0.111    -0.460    
    SLICE_X26Y91         FDCE (Hold_fdce_C_D)         0.120    -0.340    u_rooth_0/u_clinet_0/int_addr_o_reg[16]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mtvec_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.467%)  route 0.098ns (34.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.572    -0.584    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X31Y85         FDCE                                         r  u_rooth_0/u_csr_reg_0/mtvec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  u_rooth_0/u_csr_reg_0/mtvec_reg[10]/Q
                         net (fo=2, routed)           0.098    -0.344    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_0[10]
    SLICE_X30Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.299 r  u_rooth_0/u_clinet_0/int_addr_o[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    u_rooth_0/u_clinet_0/int_addr_o[10]_i_1_n_3
    SLICE_X30Y85         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.839    -0.355    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X30Y85         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[10]/C
                         clock pessimism             -0.215    -0.571    
                         clock uncertainty            0.111    -0.460    
    SLICE_X30Y85         FDCE (Hold_fdce_C_D)         0.120    -0.340    u_rooth_0/u_clinet_0/int_addr_o_reg[10]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mtvec_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.028%)  route 0.100ns (34.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.572    -0.584    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X31Y85         FDCE                                         r  u_rooth_0/u_csr_reg_0/mtvec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  u_rooth_0/u_csr_reg_0/mtvec_reg[9]/Q
                         net (fo=2, routed)           0.100    -0.342    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_0[9]
    SLICE_X30Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.297 r  u_rooth_0/u_clinet_0/int_addr_o[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    u_rooth_0/u_clinet_0/int_addr_o[9]_i_1_n_3
    SLICE_X30Y85         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.839    -0.355    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X30Y85         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[9]/C
                         clock pessimism             -0.215    -0.571    
                         clock uncertainty            0.111    -0.460    
    SLICE_X30Y85         FDCE (Hold_fdce_C_D)         0.121    -0.339    u_rooth_0/u_clinet_0/int_addr_o_reg[9]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mepc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.595%)  route 0.126ns (40.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.557    -0.599    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X33Y90         FDCE                                         r  u_rooth_0/u_csr_reg_0/mepc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  u_rooth_0/u_csr_reg_0/mepc_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.331    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_1[0]
    SLICE_X34Y90         LUT5 (Prop_lut5_I1_O)        0.045    -0.286 r  u_rooth_0/u_clinet_0/int_addr_o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    u_rooth_0/u_clinet_0/int_addr_o[0]_i_1_n_3
    SLICE_X34Y90         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.824    -0.370    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X34Y90         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[0]/C
                         clock pessimism             -0.195    -0.566    
                         clock uncertainty            0.111    -0.455    
    SLICE_X34Y90         FDCE (Hold_fdce_C_D)         0.120    -0.335    u_rooth_0/u_clinet_0/int_addr_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mepc_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/int_addr_o_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.049%)  route 0.129ns (40.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.558    -0.598    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X33Y93         FDCE                                         r  u_rooth_0/u_csr_reg_0/mepc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  u_rooth_0/u_csr_reg_0/mepc_reg[28]/Q
                         net (fo=2, routed)           0.129    -0.328    u_rooth_0/u_clinet_0/int_addr_o_reg[31]_1[28]
    SLICE_X34Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.283 r  u_rooth_0/u_clinet_0/int_addr_o[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    u_rooth_0/u_clinet_0/int_addr_o[28]_i_1_n_3
    SLICE_X34Y93         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.825    -0.369    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X34Y93         FDCE                                         r  u_rooth_0/u_clinet_0/int_addr_o_reg[28]/C
                         clock pessimism             -0.195    -0.565    
                         clock uncertainty            0.111    -0.454    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.120    -0.334    u_rooth_0/u_clinet_0/int_addr_o_reg[28]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 uart_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/uart_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.586%)  route 0.108ns (43.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.577    -0.579    uart_0/clk_out1
    SLICE_X67Y61         FDRE                                         r  uart_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  uart_0/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.108    -0.329    uart_0/rx_data_reg_n_3_[6]
    SLICE_X64Y62         FDRE                                         r  uart_0/uart_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.844    -0.350    uart_0/clk_out1
    SLICE_X64Y62         FDRE                                         r  uart_0/uart_rx_reg[6]/C
                         clock pessimism             -0.214    -0.565    
                         clock uncertainty            0.111    -0.454    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.071    -0.383    uart_0/uart_rx_reg[6]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mstatus_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/data_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.399%)  route 0.061ns (22.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.572    -0.584    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X30Y86         FDCE                                         r  u_rooth_0/u_csr_reg_0/mstatus_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.420 r  u_rooth_0/u_csr_reg_0/mstatus_reg[4]/Q
                         net (fo=2, routed)           0.061    -0.358    u_rooth_0/u_clinet_0/data_o_reg[31]_1[3]
    SLICE_X31Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.313 r  u_rooth_0/u_clinet_0/data_o[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    u_rooth_0/u_clinet_0/data_o[4]_i_1_n_3
    SLICE_X31Y86         FDCE                                         r  u_rooth_0/u_clinet_0/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.839    -0.355    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X31Y86         FDCE                                         r  u_rooth_0/u_clinet_0/data_o_reg[4]/C
                         clock pessimism             -0.215    -0.571    
                         clock uncertainty            0.111    -0.460    
    SLICE_X31Y86         FDCE (Hold_fdce_C_D)         0.092    -0.368    u_rooth_0/u_clinet_0/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 uart_0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/uart_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.634%)  route 0.112ns (44.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.577    -0.579    uart_0/clk_out1
    SLICE_X67Y61         FDRE                                         r  uart_0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  uart_0/rx_data_reg[7]/Q
                         net (fo=2, routed)           0.112    -0.325    uart_0/rx_data_reg_n_3_[7]
    SLICE_X64Y61         FDRE                                         r  uart_0/uart_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.846    -0.348    uart_0/clk_out1
    SLICE_X64Y61         FDRE                                         r  uart_0/uart_rx_reg[7]/C
                         clock pessimism             -0.214    -0.563    
                         clock uncertainty            0.111    -0.452    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.072    -0.380    uart_0/uart_rx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_wb_0/inst_o_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.410%)  route 0.086ns (31.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.551    -0.605    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y84         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  u_rooth_0/u_if_as_0/inst_o_reg[15]/Q
                         net (fo=1, routed)           0.086    -0.378    u_rooth_0/u_if_as_0/as_inst_o[15]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.045    -0.333 r  u_rooth_0/u_if_as_0/inst_o[15]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.333    u_rooth_0/u_if_wb_0/inst_o_reg[31]_0[15]
    SLICE_X49Y84         FDCE                                         r  u_rooth_0/u_if_wb_0/inst_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.818    -0.376    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X49Y84         FDCE                                         r  u_rooth_0/u_if_wb_0/inst_o_reg[15]/C
                         clock pessimism             -0.215    -0.592    
                         clock uncertainty            0.111    -0.481    
    SLICE_X49Y84         FDCE (Hold_fdce_C_D)         0.092    -0.389    u_rooth_0/u_if_wb_0/inst_o_reg[15]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_wb_0/inst_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.663%)  route 0.085ns (31.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.550    -0.606    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X44Y82         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  u_rooth_0/u_if_as_0/inst_o_reg[22]/Q
                         net (fo=1, routed)           0.085    -0.380    u_rooth_0/u_if_as_0/as_inst_o[22]
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.045    -0.335 r  u_rooth_0/u_if_as_0/inst_o[22]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.335    u_rooth_0/u_if_wb_0/inst_o_reg[31]_0[22]
    SLICE_X45Y82         FDCE                                         r  u_rooth_0/u_if_wb_0/inst_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.816    -0.378    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X45Y82         FDCE                                         r  u_rooth_0/u_if_wb_0/inst_o_reg[22]/C
                         clock pessimism             -0.214    -0.593    
                         clock uncertainty            0.111    -0.482    
    SLICE_X45Y82         FDCE (Hold_fdce_C_D)         0.091    -0.391    u_rooth_0/u_if_wb_0/inst_o_reg[22]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll
  To Clock:  clk_out1_clk_pll_1

Setup :          350  Failing Endpoints,  Worst Slack       -1.130ns,  Total Violation     -280.835ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.799ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.130ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_ex_0/imm_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.549ns  (logic 4.755ns (45.074%)  route 5.794ns (54.926%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 18.376 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467     8.075    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    10.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.524    10.724    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.105    10.829 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.786    11.616    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X48Y57         LUT5 (Prop_lut5_I4_O)        0.105    11.721 f  u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_5_comp/O
                         net (fo=1, routed)           0.590    12.311    u_rooth_0/u_if_as_0/m0_data_o[25]_repN
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    12.416 f  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_comp/O
                         net (fo=2, routed)           0.528    12.944    u_rooth_0/u_if_wb_0/reg_wr_data_o[9]_i_4_n_3_alias
    SLICE_X53Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.049 r  u_rooth_0/u_if_wb_0/rs2_data_o[9]_i_2_comp/O
                         net (fo=3, routed)           0.245    13.294    u_rooth_0/u_if_ex_0/extends_reg_reg[15]_i_4_0[4]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.399 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    13.399    u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7_n_3
    SLICE_X51Y59         MUXF7 (Prop_muxf7_I1_O)      0.182    13.581 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_4/O
                         net (fo=11, routed)          0.547    14.128    u_rooth_0/u_if_ex_0/ex_alu_src2[9]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.380 r  u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_comp/O
                         net (fo=1, routed)           0.000    14.380    u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_n_3
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.824 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.824    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.924 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.924    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19_n_3
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.024 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20_n_3
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.124 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.124    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27_n_3
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.224 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.224    u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28_n_3
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.486 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[31]_i_29/O[3]
                         net (fo=2, routed)           0.473    15.959    u_rooth_0/u_if_ex_0/u_alu_core_0/sel0[31]
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.250    16.209 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_comp/O
                         net (fo=1, routed)           0.682    16.891    u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_n_3
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.105    16.996 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_comp_1/O
                         net (fo=5, routed)           0.347    17.343    u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.105    17.448 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3_comp_2/O
                         net (fo=141, routed)         1.072    18.520    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X50Y74         LUT2 (Prop_lut2_I1_O)        0.105    18.625 r  u_rooth_0/u_if_de_0/imm_o[4]_i_1/O
                         net (fo=1, routed)           0.000    18.625    u_rooth_0/u_if_ex_0/imm_o_reg[31]_1[4]
    SLICE_X50Y74         FDCE                                         r  u_rooth_0/u_if_ex_0/imm_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.210    18.376    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X50Y74         FDCE                                         r  u_rooth_0/u_if_ex_0/imm_o_reg[4]/C
                         clock pessimism             -0.735    17.641    
                         clock uncertainty           -0.220    17.421    
    SLICE_X50Y74         FDCE (Setup_fdce_C_D)        0.074    17.495    u_rooth_0/u_if_ex_0/imm_o_reg[4]
  -------------------------------------------------------------------
                         required time                         17.495    
                         arrival time                         -18.625    
  -------------------------------------------------------------------
                         slack                                 -1.130    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.572ns  (logic 4.778ns (45.194%)  route 5.794ns (54.806%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 18.376 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467     8.075    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    10.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.524    10.724    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.105    10.829 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.786    11.616    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X48Y57         LUT5 (Prop_lut5_I4_O)        0.105    11.721 f  u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_5_comp/O
                         net (fo=1, routed)           0.590    12.311    u_rooth_0/u_if_as_0/m0_data_o[25]_repN
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    12.416 f  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_comp/O
                         net (fo=2, routed)           0.528    12.944    u_rooth_0/u_if_wb_0/reg_wr_data_o[9]_i_4_n_3_alias
    SLICE_X53Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.049 r  u_rooth_0/u_if_wb_0/rs2_data_o[9]_i_2_comp/O
                         net (fo=3, routed)           0.245    13.294    u_rooth_0/u_if_ex_0/extends_reg_reg[15]_i_4_0[4]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.399 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    13.399    u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7_n_3
    SLICE_X51Y59         MUXF7 (Prop_muxf7_I1_O)      0.182    13.581 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_4/O
                         net (fo=11, routed)          0.547    14.128    u_rooth_0/u_if_ex_0/ex_alu_src2[9]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.380 r  u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_comp/O
                         net (fo=1, routed)           0.000    14.380    u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_n_3
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.824 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.824    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.924 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.924    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19_n_3
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.024 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20_n_3
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.124 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.124    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27_n_3
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.224 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.224    u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28_n_3
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.486 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[31]_i_29/O[3]
                         net (fo=2, routed)           0.473    15.959    u_rooth_0/u_if_ex_0/u_alu_core_0/sel0[31]
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.250    16.209 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_comp/O
                         net (fo=1, routed)           0.682    16.891    u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_n_3
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.105    16.996 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_comp_1/O
                         net (fo=5, routed)           0.347    17.343    u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.105    17.448 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3_comp_2/O
                         net (fo=141, routed)         1.072    18.520    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X50Y74         LUT2 (Prop_lut2_I1_O)        0.128    18.648 r  u_rooth_0/u_if_de_0/pc_adder_o[10]_i_1__0/O
                         net (fo=1, routed)           0.000    18.648    u_rooth_0/u_if_ex_0/pc_adder_o_reg[31]_1[10]
    SLICE_X50Y74         FDCE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.210    18.376    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X50Y74         FDCE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/C
                         clock pessimism             -0.735    17.641    
                         clock uncertainty           -0.220    17.421    
    SLICE_X50Y74         FDCE (Setup_fdce_C_D)        0.106    17.527    u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]
  -------------------------------------------------------------------
                         required time                         17.527    
                         arrival time                         -18.648    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.111ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_ex_0/inst_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.489ns  (logic 4.755ns (45.334%)  route 5.734ns (54.666%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 18.376 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467     8.075    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    10.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.524    10.724    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.105    10.829 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.786    11.616    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X48Y57         LUT5 (Prop_lut5_I4_O)        0.105    11.721 f  u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_5_comp/O
                         net (fo=1, routed)           0.590    12.311    u_rooth_0/u_if_as_0/m0_data_o[25]_repN
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    12.416 f  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_comp/O
                         net (fo=2, routed)           0.528    12.944    u_rooth_0/u_if_wb_0/reg_wr_data_o[9]_i_4_n_3_alias
    SLICE_X53Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.049 r  u_rooth_0/u_if_wb_0/rs2_data_o[9]_i_2_comp/O
                         net (fo=3, routed)           0.245    13.294    u_rooth_0/u_if_ex_0/extends_reg_reg[15]_i_4_0[4]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.399 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    13.399    u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7_n_3
    SLICE_X51Y59         MUXF7 (Prop_muxf7_I1_O)      0.182    13.581 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_4/O
                         net (fo=11, routed)          0.547    14.128    u_rooth_0/u_if_ex_0/ex_alu_src2[9]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.380 r  u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_comp/O
                         net (fo=1, routed)           0.000    14.380    u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_n_3
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.824 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.824    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.924 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.924    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19_n_3
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.024 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20_n_3
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.124 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.124    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27_n_3
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.224 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.224    u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28_n_3
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.486 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[31]_i_29/O[3]
                         net (fo=2, routed)           0.473    15.959    u_rooth_0/u_if_ex_0/u_alu_core_0/sel0[31]
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.250    16.209 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_comp/O
                         net (fo=1, routed)           0.682    16.891    u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_n_3
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.105    16.996 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_comp_1/O
                         net (fo=5, routed)           0.347    17.343    u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.105    17.448 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3_comp_2/O
                         net (fo=141, routed)         1.011    18.459    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X53Y75         LUT2 (Prop_lut2_I1_O)        0.105    18.564 r  u_rooth_0/u_if_de_0/inst_o[3]_i_1/O
                         net (fo=1, routed)           0.000    18.564    u_rooth_0/u_if_ex_0/inst_o_reg[31]_0[3]
    SLICE_X53Y75         FDCE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.210    18.376    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X53Y75         FDCE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[3]/C
                         clock pessimism             -0.735    17.641    
                         clock uncertainty           -0.220    17.421    
    SLICE_X53Y75         FDCE (Setup_fdce_C_D)        0.032    17.453    u_rooth_0/u_if_ex_0/inst_o_reg[3]
  -------------------------------------------------------------------
                         required time                         17.453    
                         arrival time                         -18.564    
  -------------------------------------------------------------------
                         slack                                 -1.111    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.220    17.424    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.256    u_rooth_0/u_if_de_0/pc_adder_o_reg[0]
  -------------------------------------------------------------------
                         required time                         17.256    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.220    17.424    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.256    u_rooth_0/u_if_de_0/pc_adder_o_reg[11]
  -------------------------------------------------------------------
                         required time                         17.256    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.220    17.424    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.256    u_rooth_0/u_if_de_0/pc_adder_o_reg[14]
  -------------------------------------------------------------------
                         required time                         17.256    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.220    17.424    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.256    u_rooth_0/u_if_de_0/pc_adder_o_reg[15]
  -------------------------------------------------------------------
                         required time                         17.256    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.220    17.424    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.256    u_rooth_0/u_if_de_0/pc_adder_o_reg[16]
  -------------------------------------------------------------------
                         required time                         17.256    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.220    17.424    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.256    u_rooth_0/u_if_de_0/pc_adder_o_reg[17]
  -------------------------------------------------------------------
                         required time                         17.256    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.220    17.424    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.256    u_rooth_0/u_if_de_0/pc_adder_o_reg[20]
  -------------------------------------------------------------------
                         required time                         17.256    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/p_inst_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.720ns (52.256%)  route 0.658ns (47.744%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=3, routed)           0.253     0.285    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[29]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.330 r  u_rooth_0/u_pc_reg_0/p_inst_o[29]_i_5/O
                         net (fo=1, routed)           0.228     0.558    u_rooth_0/u_pc_reg_0/p_inst_o[29]_i_5_n_3
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.045     0.603 r  u_rooth_0/u_pc_reg_0/p_inst_o[29]_i_2/O
                         net (fo=1, routed)           0.059     0.662    u_rooth_0/u_if_de_0/p_inst_o_reg[29]_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.045     0.707 r  u_rooth_0/u_if_de_0/p_inst_o[29]_i_1/O
                         net (fo=6, routed)           0.118     0.825    u_rooth_0/u_if_de_0/de_inst_o[29]
    SLICE_X60Y78         FDCE                                         r  u_rooth_0/u_if_de_0/p_inst_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.836    -0.358    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X60Y78         FDCE                                         r  u_rooth_0/u_if_de_0/p_inst_o_reg[29]/C
                         clock pessimism              0.099    -0.260    
                         clock uncertainty            0.220    -0.040    
    SLICE_X60Y78         FDCE (Hold_fdce_C_D)         0.066     0.026    u_rooth_0/u_if_de_0/p_inst_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.720ns (50.195%)  route 0.714ns (49.805%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           0.307     0.340    u_rooth_0/u_if_as_0/douta[3]_alias_1
    SLICE_X54Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.385 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_9_comp/O
                         net (fo=7, routed)           0.317     0.701    u_rooth_0/u_if_as_0/m0_data_o[30]
    SLICE_X47Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.746 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_5/O
                         net (fo=2, routed)           0.091     0.837    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_5_n_3
    SLICE_X47Y69         LUT6 (Prop_lut6_I3_O)        0.045     0.882 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_1/O
                         net (fo=1, routed)           0.000     0.882    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[31]_2[30]
    SLICE_X47Y69         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.814    -0.380    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X47Y69         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[30]/C
                         clock pessimism              0.099    -0.282    
                         clock uncertainty            0.220    -0.062    
    SLICE_X47Y69         FDCE (Hold_fdce_C_D)         0.092     0.030    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_O/spi_ctrl_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.720ns (49.111%)  route 0.746ns (50.889%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.225     0.879    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X63Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.924 r  u_rooth_0/u_if_as_0/spi_ctrl[7]_i_1/O
                         net (fo=1, routed)           0.000     0.924    u_spi_O/spi_ctrl_reg[31]_1[6]
    SLICE_X63Y63         FDRE                                         r  u_spi_O/spi_ctrl_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.843    -0.351    u_spi_O/clk_out1
    SLICE_X63Y63         FDRE                                         r  u_spi_O/spi_ctrl_reg[7]/C
                         clock pessimism              0.099    -0.253    
                         clock uncertainty            0.220    -0.033    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.092     0.059    u_spi_O/spi_ctrl_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.720ns (49.310%)  route 0.740ns (50.690%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=3, routed)           0.324     0.361    u_rooth_0/u_if_as_0/douta[7]_alias
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.406 r  u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_5_comp/O
                         net (fo=5, routed)           0.247     0.653    u_rooth_0/u_if_as_0/m0_data_o[16]
    SLICE_X48Y65         LUT4 (Prop_lut4_I0_O)        0.045     0.698 r  u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_4/O
                         net (fo=2, routed)           0.169     0.867    u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_4_n_3
    SLICE_X44Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.912 r  u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_1/O
                         net (fo=1, routed)           0.000     0.912    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[31]_2[16]
    SLICE_X44Y66         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.817    -0.377    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X44Y66         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[16]/C
                         clock pessimism              0.099    -0.279    
                         clock uncertainty            0.220    -0.059    
    SLICE_X44Y66         FDCE (Hold_fdce_C_D)         0.092     0.033    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/p_inst_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.720ns (47.253%)  route 0.804ns (52.747%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=3, routed)           0.353     0.391    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[13]
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.436 r  u_rooth_0/u_pc_reg_0/p_inst_o[13]_i_5/O
                         net (fo=1, routed)           0.191     0.627    u_rooth_0/u_pc_reg_0/p_inst_o[13]_i_5_n_3
    SLICE_X65Y70         LUT6 (Prop_lut6_I2_O)        0.045     0.672 r  u_rooth_0/u_pc_reg_0/p_inst_o[13]_i_2/O
                         net (fo=1, routed)           0.259     0.931    u_rooth_0/u_if_de_0/p_inst_o_reg[13]_0
    SLICE_X66Y78         LUT5 (Prop_lut5_I0_O)        0.045     0.976 r  u_rooth_0/u_if_de_0/p_inst_o[13]_i_1/O
                         net (fo=14, routed)          0.000     0.976    u_rooth_0/u_if_de_0/de_inst_o[13]
    SLICE_X66Y78         FDCE                                         r  u_rooth_0/u_if_de_0/p_inst_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.836    -0.358    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X66Y78         FDCE                                         r  u_rooth_0/u_if_de_0/p_inst_o_reg[13]/C
                         clock pessimism              0.099    -0.260    
                         clock uncertainty            0.220    -0.040    
    SLICE_X66Y78         FDCE (Hold_fdce_C_D)         0.121     0.081    u_rooth_0/u_if_de_0/p_inst_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.720ns (47.625%)  route 0.792ns (52.375%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.610    -0.545    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.040 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           0.189     0.229    u_rooth_0/u_if_as_0/douta[3]_alias
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.045     0.274 r  u_rooth_0/u_if_as_0/reg_wr_data_o[21]_i_5_comp/O
                         net (fo=5, routed)           0.254     0.528    u_rooth_0/u_if_as_0/m0_data_o[21]
    SLICE_X55Y68         LUT4 (Prop_lut4_I0_O)        0.045     0.573 r  u_rooth_0/u_if_as_0/reg_wr_data_o[21]_i_4/O
                         net (fo=2, routed)           0.349     0.922    u_rooth_0/u_if_as_0/reg_wr_data_o[21]_i_4_n_3
    SLICE_X50Y68         LUT6 (Prop_lut6_I3_O)        0.045     0.967 r  u_rooth_0/u_if_as_0/reg_wr_data_o[21]_i_1/O
                         net (fo=1, routed)           0.000     0.967    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[31]_2[21]
    SLICE_X50Y68         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.811    -0.383    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X50Y68         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[21]/C
                         clock pessimism              0.099    -0.285    
                         clock uncertainty            0.220    -0.065    
    SLICE_X50Y68         FDCE (Hold_fdce_C_D)         0.120     0.055    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.720ns (40.890%)  route 1.041ns (59.110%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.283     0.937    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X59Y56         LUT4 (Prop_lut4_I0_O)        0.045     0.982 r  u_rooth_0/u_if_as_0/inst_mem_0_i_38/O
                         net (fo=1, routed)           0.237     1.219    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X3Y10         RAMB36E1                                     r  inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.884    -0.311    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.212    
                         clock uncertainty            0.220     0.008    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.304    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_O/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.720ns (47.445%)  route 0.798ns (52.555%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.277     0.931    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X64Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.976 r  u_rooth_0/u_if_as_0/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.976    u_spi_O/spi_data_reg[31]_0[7]
    SLICE_X64Y63         FDRE                                         r  u_spi_O/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.843    -0.351    u_spi_O/clk_out1
    SLICE_X64Y63         FDRE                                         r  u_spi_O/spi_data_reg[7]/C
                         clock pessimism              0.099    -0.253    
                         clock uncertainty            0.220    -0.033    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.091     0.058    u_spi_O/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_0/gpio_ctrl_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.765ns (50.120%)  route 0.761ns (49.880%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.244     0.281    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.045     0.326 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.225     0.551    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.596 f  u_rooth_0/u_if_as_0/timer_value[9]_i_3/O
                         net (fo=2, routed)           0.143     0.739    u_rooth_0/u_if_as_0/timer_value[9]_i_3_n_3
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.045     0.784 r  u_rooth_0/u_if_as_0/timer_value[9]_i_2/O
                         net (fo=7, routed)           0.149     0.934    u_rooth_0/u_if_as_0/m0_data_i[9]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.045     0.979 r  u_rooth_0/u_if_as_0/gpio_ctrl[9]_i_1/O
                         net (fo=1, routed)           0.000     0.979    gpio_0/D[9]
    SLICE_X60Y66         FDRE                                         r  gpio_0/gpio_ctrl_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.841    -0.353    gpio_0/clk_out1
    SLICE_X60Y66         FDRE                                         r  gpio_0/gpio_ctrl_reg[9]/C
                         clock pessimism              0.099    -0.255    
                         clock uncertainty            0.220    -0.035    
    SLICE_X60Y66         FDRE (Hold_fdre_C_D)         0.091     0.056    gpio_0/gpio_ctrl_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_0/gpio_ctrl_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.720ns (45.904%)  route 0.849ns (54.096%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.327     0.982    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X66Y66         LUT4 (Prop_lut4_I0_O)        0.045     1.027 r  u_rooth_0/u_if_as_0/gpio_ctrl[7]_i_1/O
                         net (fo=1, routed)           0.000     1.027    gpio_0/D[7]
    SLICE_X66Y66         FDRE                                         r  gpio_0/gpio_ctrl_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.841    -0.353    gpio_0/clk_out1
    SLICE_X66Y66         FDRE                                         r  gpio_0/gpio_ctrl_reg[7]/C
                         clock pessimism              0.099    -0.255    
                         clock uncertainty            0.220    -0.035    
    SLICE_X66Y66         FDRE (Hold_fdre_C_D)         0.121     0.086    gpio_0/gpio_ctrl_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.940    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll_1
  To Clock:  clk_out1_clk_pll_1

Setup :          350  Failing Endpoints,  Worst Slack       -1.130ns,  Total Violation     -280.835ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.799ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.130ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_ex_0/imm_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.549ns  (logic 4.755ns (45.074%)  route 5.794ns (54.926%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 18.376 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467     8.075    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    10.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.524    10.724    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.105    10.829 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.786    11.616    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X48Y57         LUT5 (Prop_lut5_I4_O)        0.105    11.721 f  u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_5_comp/O
                         net (fo=1, routed)           0.590    12.311    u_rooth_0/u_if_as_0/m0_data_o[25]_repN
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    12.416 f  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_comp/O
                         net (fo=2, routed)           0.528    12.944    u_rooth_0/u_if_wb_0/reg_wr_data_o[9]_i_4_n_3_alias
    SLICE_X53Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.049 r  u_rooth_0/u_if_wb_0/rs2_data_o[9]_i_2_comp/O
                         net (fo=3, routed)           0.245    13.294    u_rooth_0/u_if_ex_0/extends_reg_reg[15]_i_4_0[4]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.399 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    13.399    u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7_n_3
    SLICE_X51Y59         MUXF7 (Prop_muxf7_I1_O)      0.182    13.581 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_4/O
                         net (fo=11, routed)          0.547    14.128    u_rooth_0/u_if_ex_0/ex_alu_src2[9]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.380 r  u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_comp/O
                         net (fo=1, routed)           0.000    14.380    u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_n_3
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.824 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.824    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.924 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.924    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19_n_3
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.024 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20_n_3
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.124 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.124    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27_n_3
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.224 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.224    u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28_n_3
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.486 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[31]_i_29/O[3]
                         net (fo=2, routed)           0.473    15.959    u_rooth_0/u_if_ex_0/u_alu_core_0/sel0[31]
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.250    16.209 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_comp/O
                         net (fo=1, routed)           0.682    16.891    u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_n_3
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.105    16.996 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_comp_1/O
                         net (fo=5, routed)           0.347    17.343    u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.105    17.448 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3_comp_2/O
                         net (fo=141, routed)         1.072    18.520    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X50Y74         LUT2 (Prop_lut2_I1_O)        0.105    18.625 r  u_rooth_0/u_if_de_0/imm_o[4]_i_1/O
                         net (fo=1, routed)           0.000    18.625    u_rooth_0/u_if_ex_0/imm_o_reg[31]_1[4]
    SLICE_X50Y74         FDCE                                         r  u_rooth_0/u_if_ex_0/imm_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.210    18.376    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X50Y74         FDCE                                         r  u_rooth_0/u_if_ex_0/imm_o_reg[4]/C
                         clock pessimism             -0.735    17.641    
                         clock uncertainty           -0.220    17.421    
    SLICE_X50Y74         FDCE (Setup_fdce_C_D)        0.074    17.495    u_rooth_0/u_if_ex_0/imm_o_reg[4]
  -------------------------------------------------------------------
                         required time                         17.495    
                         arrival time                         -18.625    
  -------------------------------------------------------------------
                         slack                                 -1.130    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.572ns  (logic 4.778ns (45.194%)  route 5.794ns (54.806%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 18.376 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467     8.075    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    10.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.524    10.724    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.105    10.829 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.786    11.616    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X48Y57         LUT5 (Prop_lut5_I4_O)        0.105    11.721 f  u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_5_comp/O
                         net (fo=1, routed)           0.590    12.311    u_rooth_0/u_if_as_0/m0_data_o[25]_repN
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    12.416 f  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_comp/O
                         net (fo=2, routed)           0.528    12.944    u_rooth_0/u_if_wb_0/reg_wr_data_o[9]_i_4_n_3_alias
    SLICE_X53Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.049 r  u_rooth_0/u_if_wb_0/rs2_data_o[9]_i_2_comp/O
                         net (fo=3, routed)           0.245    13.294    u_rooth_0/u_if_ex_0/extends_reg_reg[15]_i_4_0[4]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.399 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    13.399    u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7_n_3
    SLICE_X51Y59         MUXF7 (Prop_muxf7_I1_O)      0.182    13.581 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_4/O
                         net (fo=11, routed)          0.547    14.128    u_rooth_0/u_if_ex_0/ex_alu_src2[9]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.380 r  u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_comp/O
                         net (fo=1, routed)           0.000    14.380    u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_n_3
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.824 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.824    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.924 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.924    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19_n_3
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.024 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20_n_3
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.124 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.124    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27_n_3
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.224 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.224    u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28_n_3
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.486 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[31]_i_29/O[3]
                         net (fo=2, routed)           0.473    15.959    u_rooth_0/u_if_ex_0/u_alu_core_0/sel0[31]
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.250    16.209 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_comp/O
                         net (fo=1, routed)           0.682    16.891    u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_n_3
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.105    16.996 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_comp_1/O
                         net (fo=5, routed)           0.347    17.343    u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.105    17.448 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3_comp_2/O
                         net (fo=141, routed)         1.072    18.520    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X50Y74         LUT2 (Prop_lut2_I1_O)        0.128    18.648 r  u_rooth_0/u_if_de_0/pc_adder_o[10]_i_1__0/O
                         net (fo=1, routed)           0.000    18.648    u_rooth_0/u_if_ex_0/pc_adder_o_reg[31]_1[10]
    SLICE_X50Y74         FDCE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.210    18.376    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X50Y74         FDCE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/C
                         clock pessimism             -0.735    17.641    
                         clock uncertainty           -0.220    17.421    
    SLICE_X50Y74         FDCE (Setup_fdce_C_D)        0.106    17.527    u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]
  -------------------------------------------------------------------
                         required time                         17.527    
                         arrival time                         -18.648    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.111ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_ex_0/inst_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.489ns  (logic 4.755ns (45.334%)  route 5.734ns (54.666%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 18.376 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 8.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467     8.075    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    10.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.524    10.724    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.105    10.829 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.786    11.616    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X48Y57         LUT5 (Prop_lut5_I4_O)        0.105    11.721 f  u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_5_comp/O
                         net (fo=1, routed)           0.590    12.311    u_rooth_0/u_if_as_0/m0_data_o[25]_repN
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    12.416 f  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_4_comp/O
                         net (fo=2, routed)           0.528    12.944    u_rooth_0/u_if_wb_0/reg_wr_data_o[9]_i_4_n_3_alias
    SLICE_X53Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.049 r  u_rooth_0/u_if_wb_0/rs2_data_o[9]_i_2_comp/O
                         net (fo=3, routed)           0.245    13.294    u_rooth_0/u_if_ex_0/extends_reg_reg[15]_i_4_0[4]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.399 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    13.399    u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_7_n_3
    SLICE_X51Y59         MUXF7 (Prop_muxf7_I1_O)      0.182    13.581 r  u_rooth_0/u_if_ex_0/extends_reg_reg[9]_i_4/O
                         net (fo=11, routed)          0.547    14.128    u_rooth_0/u_if_ex_0/ex_alu_src2[9]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.252    14.380 r  u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_comp/O
                         net (fo=1, routed)           0.000    14.380    u_rooth_0/u_if_ex_0/alu_res_o[11]_i_44_n_3
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.824 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.824    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.924 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.924    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_19_n_3
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.024 r  u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    u_rooth_0/u_if_ex_0/flow_flag_reg[1]_i_20_n_3
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.124 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.124    u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_27_n_3
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.224 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.224    u_rooth_0/u_if_ex_0/alu_res_o_reg[27]_i_28_n_3
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.486 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[31]_i_29/O[3]
                         net (fo=2, routed)           0.473    15.959    u_rooth_0/u_if_ex_0/u_alu_core_0/sel0[31]
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.250    16.209 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_comp/O
                         net (fo=1, routed)           0.682    16.891    u_rooth_0/u_if_ex_0/flow_flag[1]_i_15_n_3
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.105    16.996 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_comp_1/O
                         net (fo=5, routed)           0.347    17.343    u_rooth_0/u_if_ex_0/flow_flag[1]_i_10_n_3
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.105    17.448 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3_comp_2/O
                         net (fo=141, routed)         1.011    18.459    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X53Y75         LUT2 (Prop_lut2_I1_O)        0.105    18.564 r  u_rooth_0/u_if_de_0/inst_o[3]_i_1/O
                         net (fo=1, routed)           0.000    18.564    u_rooth_0/u_if_ex_0/inst_o_reg[31]_0[3]
    SLICE_X53Y75         FDCE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.210    18.376    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X53Y75         FDCE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[3]/C
                         clock pessimism             -0.735    17.641    
                         clock uncertainty           -0.220    17.421    
    SLICE_X53Y75         FDCE (Setup_fdce_C_D)        0.032    17.453    u_rooth_0/u_if_ex_0/inst_o_reg[3]
  -------------------------------------------------------------------
                         required time                         17.453    
                         arrival time                         -18.564    
  -------------------------------------------------------------------
                         slack                                 -1.111    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[0]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.220    17.424    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.256    u_rooth_0/u_if_de_0/pc_adder_o_reg[0]
  -------------------------------------------------------------------
                         required time                         17.256    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[11]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.220    17.424    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.256    u_rooth_0/u_if_de_0/pc_adder_o_reg[11]
  -------------------------------------------------------------------
                         required time                         17.256    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[14]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.220    17.424    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.256    u_rooth_0/u_if_de_0/pc_adder_o_reg[14]
  -------------------------------------------------------------------
                         required time                         17.256    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[15]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.220    17.424    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.256    u_rooth_0/u_if_de_0/pc_adder_o_reg[15]
  -------------------------------------------------------------------
                         required time                         17.256    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[16]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.220    17.424    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.256    u_rooth_0/u_if_de_0/pc_adder_o_reg[16]
  -------------------------------------------------------------------
                         required time                         17.256    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[17]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.220    17.424    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.256    u_rooth_0/u_if_de_0/pc_adder_o_reg[17]
  -------------------------------------------------------------------
                         required time                         17.256    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll_1 rise@20.000ns - clk_out2_clk_pll_1 rise@10.000ns)
  Data Path Delay:        10.285ns  (logic 4.066ns (39.534%)  route 6.219ns (60.466%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 18.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473     8.081    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    10.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543    10.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105    10.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230    11.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105    11.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.750    11.940    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.045 f  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7/O
                         net (fo=34, routed)          0.677    12.722    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_7_n_3
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.105    12.827 r  u_rooth_0/u_if_as_0/rs2_data_o[26]_i_3_comp/O
                         net (fo=1, routed)           0.375    13.202    u_rooth_0/u_if_ex_0/rs2_data_o_reg[26]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.307 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.246    13.553    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.105    13.658 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7/O
                         net (fo=1, routed)           0.000    13.658    u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_7_n_3
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.182    13.840 r  u_rooth_0/u_if_ex_0/extends_reg_reg[26]_i_4/O
                         net (fo=10, routed)          0.669    14.508    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.252    14.760 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19/O
                         net (fo=1, routed)           0.000    14.760    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_19_n_3
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.217 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_9/CO[3]
                         net (fo=6, routed)           0.881    16.098    u_rooth_0/u_if_ex_0/u_alu_core_0/less_o0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.105    16.203 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_9/O
                         net (fo=1, routed)           0.346    16.549    u_rooth_0/u_if_ex_0/flow_flag[1]_i_9_n_3
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.105    16.654 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_4/O
                         net (fo=6, routed)           0.421    17.075    u_rooth_0/u_if_ex_0/flow_flag[1]_i_4_n_3
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.180 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_comp_4/O
                         net (fo=1, routed)           0.612    17.793    u_rooth_0/u_if_ex_0/flow_flag[1]_i_6_n_3_repN_5
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.105    17.898 r  u_rooth_0/u_if_ex_0/pc_adder_o[31]_i_1__1_comp/O
                         net (fo=32, routed)          0.469    18.366    u_rooth_0/u_if_de_0/E[0]
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.213    18.379    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X52Y72         FDCE                                         r  u_rooth_0/u_if_de_0/pc_adder_o_reg[20]/C
                         clock pessimism             -0.735    17.644    
                         clock uncertainty           -0.220    17.424    
    SLICE_X52Y72         FDCE (Setup_fdce_C_CE)      -0.168    17.256    u_rooth_0/u_if_de_0/pc_adder_o_reg[20]
  -------------------------------------------------------------------
                         required time                         17.256    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                 -1.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/p_inst_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.720ns (52.256%)  route 0.658ns (47.744%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=3, routed)           0.253     0.285    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[29]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.330 r  u_rooth_0/u_pc_reg_0/p_inst_o[29]_i_5/O
                         net (fo=1, routed)           0.228     0.558    u_rooth_0/u_pc_reg_0/p_inst_o[29]_i_5_n_3
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.045     0.603 r  u_rooth_0/u_pc_reg_0/p_inst_o[29]_i_2/O
                         net (fo=1, routed)           0.059     0.662    u_rooth_0/u_if_de_0/p_inst_o_reg[29]_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.045     0.707 r  u_rooth_0/u_if_de_0/p_inst_o[29]_i_1/O
                         net (fo=6, routed)           0.118     0.825    u_rooth_0/u_if_de_0/de_inst_o[29]
    SLICE_X60Y78         FDCE                                         r  u_rooth_0/u_if_de_0/p_inst_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.836    -0.358    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X60Y78         FDCE                                         r  u_rooth_0/u_if_de_0/p_inst_o_reg[29]/C
                         clock pessimism              0.099    -0.260    
                         clock uncertainty            0.220    -0.040    
    SLICE_X60Y78         FDCE (Hold_fdce_C_D)         0.066     0.026    u_rooth_0/u_if_de_0/p_inst_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.720ns (50.195%)  route 0.714ns (49.805%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           0.307     0.340    u_rooth_0/u_if_as_0/douta[3]_alias_1
    SLICE_X54Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.385 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_9_comp/O
                         net (fo=7, routed)           0.317     0.701    u_rooth_0/u_if_as_0/m0_data_o[30]
    SLICE_X47Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.746 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_5/O
                         net (fo=2, routed)           0.091     0.837    u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_5_n_3
    SLICE_X47Y69         LUT6 (Prop_lut6_I3_O)        0.045     0.882 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_1/O
                         net (fo=1, routed)           0.000     0.882    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[31]_2[30]
    SLICE_X47Y69         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.814    -0.380    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X47Y69         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[30]/C
                         clock pessimism              0.099    -0.282    
                         clock uncertainty            0.220    -0.062    
    SLICE_X47Y69         FDCE (Hold_fdce_C_D)         0.092     0.030    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_O/spi_ctrl_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.720ns (49.111%)  route 0.746ns (50.889%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.225     0.879    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X63Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.924 r  u_rooth_0/u_if_as_0/spi_ctrl[7]_i_1/O
                         net (fo=1, routed)           0.000     0.924    u_spi_O/spi_ctrl_reg[31]_1[6]
    SLICE_X63Y63         FDRE                                         r  u_spi_O/spi_ctrl_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.843    -0.351    u_spi_O/clk_out1
    SLICE_X63Y63         FDRE                                         r  u_spi_O/spi_ctrl_reg[7]/C
                         clock pessimism              0.099    -0.253    
                         clock uncertainty            0.220    -0.033    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.092     0.059    u_spi_O/spi_ctrl_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.720ns (49.310%)  route 0.740ns (50.690%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=3, routed)           0.324     0.361    u_rooth_0/u_if_as_0/douta[7]_alias
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.406 r  u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_5_comp/O
                         net (fo=5, routed)           0.247     0.653    u_rooth_0/u_if_as_0/m0_data_o[16]
    SLICE_X48Y65         LUT4 (Prop_lut4_I0_O)        0.045     0.698 r  u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_4/O
                         net (fo=2, routed)           0.169     0.867    u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_4_n_3
    SLICE_X44Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.912 r  u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_1/O
                         net (fo=1, routed)           0.000     0.912    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[31]_2[16]
    SLICE_X44Y66         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.817    -0.377    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X44Y66         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[16]/C
                         clock pessimism              0.099    -0.279    
                         clock uncertainty            0.220    -0.059    
    SLICE_X44Y66         FDCE (Hold_fdce_C_D)         0.092     0.033    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_de_0/p_inst_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.720ns (47.253%)  route 0.804ns (52.747%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=3, routed)           0.353     0.391    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[13]
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.436 r  u_rooth_0/u_pc_reg_0/p_inst_o[13]_i_5/O
                         net (fo=1, routed)           0.191     0.627    u_rooth_0/u_pc_reg_0/p_inst_o[13]_i_5_n_3
    SLICE_X65Y70         LUT6 (Prop_lut6_I2_O)        0.045     0.672 r  u_rooth_0/u_pc_reg_0/p_inst_o[13]_i_2/O
                         net (fo=1, routed)           0.259     0.931    u_rooth_0/u_if_de_0/p_inst_o_reg[13]_0
    SLICE_X66Y78         LUT5 (Prop_lut5_I0_O)        0.045     0.976 r  u_rooth_0/u_if_de_0/p_inst_o[13]_i_1/O
                         net (fo=14, routed)          0.000     0.976    u_rooth_0/u_if_de_0/de_inst_o[13]
    SLICE_X66Y78         FDCE                                         r  u_rooth_0/u_if_de_0/p_inst_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.836    -0.358    u_rooth_0/u_if_de_0/clk_out1
    SLICE_X66Y78         FDCE                                         r  u_rooth_0/u_if_de_0/p_inst_o_reg[13]/C
                         clock pessimism              0.099    -0.260    
                         clock uncertainty            0.220    -0.040    
    SLICE_X66Y78         FDCE (Hold_fdce_C_D)         0.121     0.081    u_rooth_0/u_if_de_0/p_inst_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.720ns (47.625%)  route 0.792ns (52.375%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.610    -0.545    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.040 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           0.189     0.229    u_rooth_0/u_if_as_0/douta[3]_alias
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.045     0.274 r  u_rooth_0/u_if_as_0/reg_wr_data_o[21]_i_5_comp/O
                         net (fo=5, routed)           0.254     0.528    u_rooth_0/u_if_as_0/m0_data_o[21]
    SLICE_X55Y68         LUT4 (Prop_lut4_I0_O)        0.045     0.573 r  u_rooth_0/u_if_as_0/reg_wr_data_o[21]_i_4/O
                         net (fo=2, routed)           0.349     0.922    u_rooth_0/u_if_as_0/reg_wr_data_o[21]_i_4_n_3
    SLICE_X50Y68         LUT6 (Prop_lut6_I3_O)        0.045     0.967 r  u_rooth_0/u_if_as_0/reg_wr_data_o[21]_i_1/O
                         net (fo=1, routed)           0.000     0.967    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[31]_2[21]
    SLICE_X50Y68         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.811    -0.383    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X50Y68         FDCE                                         r  u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[21]/C
                         clock pessimism              0.099    -0.285    
                         clock uncertainty            0.220    -0.065    
    SLICE_X50Y68         FDCE (Hold_fdce_C_D)         0.120     0.055    u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.720ns (40.890%)  route 1.041ns (59.110%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.283     0.937    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X59Y56         LUT4 (Prop_lut4_I0_O)        0.045     0.982 r  u_rooth_0/u_if_as_0/inst_mem_0_i_38/O
                         net (fo=1, routed)           0.237     1.219    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X3Y10         RAMB36E1                                     r  inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.884    -0.311    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.212    
                         clock uncertainty            0.220     0.008    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.304    inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_O/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.720ns (47.445%)  route 0.798ns (52.555%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.277     0.931    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X64Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.976 r  u_rooth_0/u_if_as_0/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.976    u_spi_O/spi_data_reg[31]_0[7]
    SLICE_X64Y63         FDRE                                         r  u_spi_O/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.843    -0.351    u_spi_O/clk_out1
    SLICE_X64Y63         FDRE                                         r  u_spi_O/spi_data_reg[7]/C
                         clock pessimism              0.099    -0.253    
                         clock uncertainty            0.220    -0.033    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.091     0.058    u_spi_O/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_0/gpio_ctrl_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.765ns (50.120%)  route 0.761ns (49.880%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.244     0.281    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.045     0.326 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.225     0.551    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.596 f  u_rooth_0/u_if_as_0/timer_value[9]_i_3/O
                         net (fo=2, routed)           0.143     0.739    u_rooth_0/u_if_as_0/timer_value[9]_i_3_n_3
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.045     0.784 r  u_rooth_0/u_if_as_0/timer_value[9]_i_2/O
                         net (fo=7, routed)           0.149     0.934    u_rooth_0/u_if_as_0/m0_data_i[9]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.045     0.979 r  u_rooth_0/u_if_as_0/gpio_ctrl[9]_i_1/O
                         net (fo=1, routed)           0.000     0.979    gpio_0/D[9]
    SLICE_X60Y66         FDRE                                         r  gpio_0/gpio_ctrl_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.841    -0.353    gpio_0/clk_out1
    SLICE_X60Y66         FDRE                                         r  gpio_0/gpio_ctrl_reg[9]/C
                         clock pessimism              0.099    -0.255    
                         clock uncertainty            0.220    -0.035    
    SLICE_X60Y66         FDRE (Hold_fdre_C_D)         0.091     0.056    gpio_0/gpio_ctrl_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_0/gpio_ctrl_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_1 rise@0.000ns - clk_out2_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.720ns (45.904%)  route 0.849ns (54.096%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.327     0.982    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X66Y66         LUT4 (Prop_lut4_I0_O)        0.045     1.027 r  u_rooth_0/u_if_as_0/gpio_ctrl[7]_i_1/O
                         net (fo=1, routed)           0.000     1.027    gpio_0/D[7]
    SLICE_X66Y66         FDRE                                         r  gpio_0/gpio_ctrl_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.841    -0.353    gpio_0/clk_out1
    SLICE_X66Y66         FDRE                                         r  gpio_0/gpio_ctrl_reg[7]/C
                         clock pessimism              0.099    -0.255    
                         clock uncertainty            0.220    -0.035    
    SLICE_X66Y66         FDRE (Hold_fdre_C_D)         0.121     0.086    gpio_0/gpio_ctrl_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.940    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out2_clk_pll_1

Setup :            6  Failing Endpoints,  Worst Slack       -0.231ns,  Total Violation       -0.867ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.231ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        9.127ns  (logic 1.640ns (17.969%)  route 7.487ns (82.031%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.682     0.289    u_rooth_0/u_if_as_0/m2_req_i
    SLICE_X47Y70         LUT5 (Prop_lut5_I4_O)        0.105     0.394 f  u_rooth_0/u_if_as_0/p_inst_o[31]_i_3/O
                         net (fo=40, routed)          0.755     1.149    u_rooth_0/u_if_as_0/curr_pc_o_reg[31]
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.105     1.254 f  u_rooth_0/u_if_as_0/spi_data[31]_i_7/O
                         net (fo=2, routed)           0.363     1.617    u_jtag_top/u_jtag_dm/rx/spi_data_reg[31]_1
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.105     1.722 r  u_jtag_top/u_jtag_dm/rx/p_inst_o[31]_i_7/O
                         net (fo=71, routed)          0.612     2.334    u_rooth_0/u_pc_reg_0/timer_value[1]_i_3_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.105     2.439 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[30]_i_13/O
                         net (fo=2, routed)           0.878     3.316    u_rooth_0/u_pc_reg_0/spi_ctrl_reg[30]
    SLICE_X80Y67         LUT5 (Prop_lut5_I4_O)        0.105     3.421 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[30]_i_10_comp/O
                         net (fo=1, routed)           0.825     4.246    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_21_repN_alias
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.105     4.351 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_9_comp/O
                         net (fo=7, routed)           0.616     4.967    u_rooth_0/u_if_as_0/m0_data_o[30]
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.105     5.072 f  u_rooth_0/u_if_as_0/timer_value[30]_i_4/O
                         net (fo=1, routed)           0.361     5.433    u_rooth_0/u_if_as_0/timer_value[30]_i_4_n_3
    SLICE_X58Y72         LUT6 (Prop_lut6_I5_O)        0.105     5.538 f  u_rooth_0/u_if_as_0/timer_value[30]_i_3/O
                         net (fo=1, routed)           0.479     6.017    u_rooth_0/u_if_as_0/timer_value[30]_i_3_n_3
    SLICE_X58Y72         LUT5 (Prop_lut5_I4_O)        0.105     6.122 r  u_rooth_0/u_if_as_0/timer_value[30]_i_2/O
                         net (fo=7, routed)           0.374     6.496    u_rooth_0/u_if_as_0/m0_data_i[30]
    SLICE_X61Y73         LUT4 (Prop_lut4_I0_O)        0.105     6.601 r  u_rooth_0/u_if_as_0/data_mem_0_i_15/O
                         net (fo=1, routed)           0.497     7.098    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.308     8.473    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.739    
                         clock uncertainty           -0.231     7.508    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.641     6.867    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.867    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                 -0.231    

Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 1.705ns (18.769%)  route 7.379ns (81.231%))
  Logic Levels:           11  (LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.368    -2.023    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y74         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.379    -1.644 r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/Q
                         net (fo=1, routed)           0.536    -1.108    u_rooth_0/u_if_as_0/as_inst_o[1]_repN
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.105    -1.003 f  u_rooth_0/u_if_as_0/flow_flag[1]_i_17/O
                         net (fo=2, routed)           0.526    -0.477    u_rooth_0/u_if_as_0/flow_flag[1]_i_17_n_3
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.105    -0.372 r  u_rooth_0/u_if_as_0/timer_value[31]_i_13/O
                         net (fo=31, routed)          0.706     0.334    u_rooth_0/u_if_as_0/alu_res_op_o_reg[1]_1
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.105     0.439 r  u_rooth_0/u_if_as_0/timer_value[31]_i_6/O
                         net (fo=42, routed)          0.764     1.204    u_rooth_0/u_pc_reg_0/timer_value_reg[31]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.105     1.309 r  u_rooth_0/u_pc_reg_0/timer_value[31]_i_3/O
                         net (fo=63, routed)          1.055     2.363    timer_0/s2_addr_o[1]
    SLICE_X58Y59         LUT5 (Prop_lut5_I1_O)        0.105     2.468 r  timer_0/reg_wr_data_o[14]_i_10/O
                         net (fo=1, routed)           0.446     2.914    u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_3_0
    SLICE_X55Y59         LUT5 (Prop_lut5_I1_O)        0.105     3.019 r  u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_6/O
                         net (fo=2, routed)           0.775     3.794    u_rooth_0/u_pc_reg_0/reg_wr_data_o[14]_i_6_n_3_alias
    SLICE_X64Y66         LUT5 (Prop_lut5_I4_O)        0.107     3.901 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[14]_i_5_comp/O
                         net (fo=1, routed)           0.489     4.390    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_5_repN_alias
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.274     4.664 r  u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_3_comp/O
                         net (fo=6, routed)           0.649     5.314    u_rooth_0/u_if_as_0/m0_data_o[14]
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.105     5.419 f  u_rooth_0/u_if_as_0/timer_value[14]_i_4/O
                         net (fo=1, routed)           0.366     5.785    u_rooth_0/u_if_as_0/timer_value[14]_i_4_n_3
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.105     5.890 f  u_rooth_0/u_if_as_0/timer_value[14]_i_3/O
                         net (fo=2, routed)           0.478     6.369    u_rooth_0/u_if_as_0/timer_value[14]_i_3_n_3
    SLICE_X55Y71         LUT4 (Prop_lut4_I2_O)        0.105     6.474 r  u_rooth_0/u_if_as_0/data_mem_0_i_31_comp/O
                         net (fo=1, routed)           0.587     7.061    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.745    
                         clock uncertainty           -0.231     7.514    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.641     6.873    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.873    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                 -0.188    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 1.640ns (18.132%)  route 7.405ns (81.868%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.682     0.289    u_rooth_0/u_if_as_0/m2_req_i
    SLICE_X47Y70         LUT5 (Prop_lut5_I4_O)        0.105     0.394 f  u_rooth_0/u_if_as_0/p_inst_o[31]_i_3/O
                         net (fo=40, routed)          0.755     1.149    u_rooth_0/u_if_as_0/curr_pc_o_reg[31]
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.105     1.254 f  u_rooth_0/u_if_as_0/spi_data[31]_i_7/O
                         net (fo=2, routed)           0.363     1.617    u_jtag_top/u_jtag_dm/rx/spi_data_reg[31]_1
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.105     1.722 r  u_jtag_top/u_jtag_dm/rx/p_inst_o[31]_i_7/O
                         net (fo=71, routed)          0.691     2.414    u_rooth_0/u_pc_reg_0/timer_value[1]_i_3_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.519 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[29]_i_9/O
                         net (fo=2, routed)           0.776     3.295    u_rooth_0/u_pc_reg_0/spi_ctrl_reg[29]
    SLICE_X80Y67         LUT5 (Prop_lut5_I4_O)        0.105     3.400 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[29]_i_6_comp/O
                         net (fo=1, routed)           0.724     4.124    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_20_repN_alias
    SLICE_X55Y68         LUT6 (Prop_lut6_I5_O)        0.105     4.229 r  u_rooth_0/u_if_as_0/reg_wr_data_o[29]_i_5_comp/O
                         net (fo=6, routed)           0.577     4.806    u_rooth_0/u_if_as_0/m0_data_o[29]
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.105     4.911 f  u_rooth_0/u_if_as_0/timer_value[29]_i_4/O
                         net (fo=1, routed)           0.348     5.260    u_rooth_0/u_if_as_0/timer_value[29]_i_4_n_3
    SLICE_X59Y75         LUT6 (Prop_lut6_I5_O)        0.105     5.365 f  u_rooth_0/u_if_as_0/timer_value[29]_i_3/O
                         net (fo=1, routed)           0.376     5.741    u_rooth_0/u_if_as_0/timer_value[29]_i_3_n_3
    SLICE_X59Y75         LUT5 (Prop_lut5_I4_O)        0.105     5.846 r  u_rooth_0/u_if_as_0/timer_value[29]_i_2/O
                         net (fo=7, routed)           0.606     6.452    u_rooth_0/u_if_as_0/m0_data_i[29]
    SLICE_X54Y69         LUT4 (Prop_lut4_I0_O)        0.105     6.557 r  u_rooth_0/u_if_as_0/data_mem_0_i_16/O
                         net (fo=1, routed)           0.458     7.015    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.308     8.473    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.739    
                         clock uncertainty           -0.231     7.508    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.641     6.867    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.867    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.140ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 1.639ns (18.130%)  route 7.401ns (81.870%))
  Logic Levels:           12  (LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.368    -2.023    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y74         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.379    -1.644 r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/Q
                         net (fo=1, routed)           0.536    -1.108    u_rooth_0/u_if_as_0/as_inst_o[1]_repN
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.105    -1.003 f  u_rooth_0/u_if_as_0/flow_flag[1]_i_17/O
                         net (fo=2, routed)           0.526    -0.477    u_rooth_0/u_if_as_0/flow_flag[1]_i_17_n_3
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.105    -0.372 r  u_rooth_0/u_if_as_0/timer_value[31]_i_13/O
                         net (fo=31, routed)          0.706     0.334    u_rooth_0/u_if_as_0/alu_res_op_o_reg[1]_1
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.105     0.439 r  u_rooth_0/u_if_as_0/timer_value[31]_i_6/O
                         net (fo=42, routed)          0.764     1.204    u_rooth_0/u_pc_reg_0/timer_value_reg[31]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.105     1.309 r  u_rooth_0/u_pc_reg_0/timer_value[31]_i_3/O
                         net (fo=63, routed)          0.927     2.235    timer_0/s2_addr_o[1]
    SLICE_X59Y59         LUT5 (Prop_lut5_I1_O)        0.105     2.340 r  timer_0/reg_wr_data_o[24]_i_11/O
                         net (fo=1, routed)           0.352     2.692    u_rooth_0/u_if_as_0/reg_wr_data_o[24]_i_5_0
    SLICE_X55Y59         LUT5 (Prop_lut5_I1_O)        0.105     2.797 r  u_rooth_0/u_if_as_0/reg_wr_data_o[24]_i_7/O
                         net (fo=2, routed)           0.554     3.351    u_rooth_0/u_pc_reg_0/reg_wr_data_o[24]_i_7_n_3_alias
    SLICE_X64Y58         LUT5 (Prop_lut5_I4_O)        0.105     3.456 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[24]_i_6_comp/O
                         net (fo=1, routed)           0.503     3.959    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_15_repN_alias
    SLICE_X55Y59         LUT6 (Prop_lut6_I5_O)        0.105     4.064 r  u_rooth_0/u_if_as_0/reg_wr_data_o[24]_i_5_comp/O
                         net (fo=6, routed)           0.471     4.535    u_rooth_0/u_if_as_0/m0_data_o[24]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.105     4.640 f  u_rooth_0/u_if_as_0/timer_value[24]_i_4/O
                         net (fo=1, routed)           0.364     5.003    u_rooth_0/u_if_as_0/timer_value[24]_i_4_n_3
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.105     5.108 f  u_rooth_0/u_if_as_0/timer_value[24]_i_3/O
                         net (fo=1, routed)           0.376     5.485    u_rooth_0/u_if_as_0/timer_value[24]_i_3_n_3
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.105     5.590 r  u_rooth_0/u_if_as_0/timer_value[24]_i_2/O
                         net (fo=7, routed)           0.646     6.236    u_rooth_0/u_if_as_0/m0_data_i[24]
    SLICE_X56Y60         LUT4 (Prop_lut4_I0_O)        0.105     6.341 r  u_rooth_0/u_if_as_0/data_mem_0_i_21/O
                         net (fo=1, routed)           0.676     7.017    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.749    
                         clock uncertainty           -0.231     7.518    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.641     6.877    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.877    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                 -0.140    

Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 1.429ns (15.818%)  route 7.605ns (84.182%))
  Logic Levels:           10  (LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.368    -2.023    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y74         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.379    -1.644 r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/Q
                         net (fo=1, routed)           0.536    -1.108    u_rooth_0/u_if_as_0/as_inst_o[1]_repN
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.105    -1.003 f  u_rooth_0/u_if_as_0/flow_flag[1]_i_17/O
                         net (fo=2, routed)           0.526    -0.477    u_rooth_0/u_if_as_0/flow_flag[1]_i_17_n_3
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.105    -0.372 r  u_rooth_0/u_if_as_0/timer_value[31]_i_13/O
                         net (fo=31, routed)          0.706     0.334    u_rooth_0/u_if_as_0/alu_res_op_o_reg[1]_1
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.105     0.439 r  u_rooth_0/u_if_as_0/timer_value[31]_i_6/O
                         net (fo=42, routed)          0.764     1.204    u_rooth_0/u_pc_reg_0/timer_value_reg[31]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.105     1.309 r  u_rooth_0/u_pc_reg_0/timer_value[31]_i_3/O
                         net (fo=63, routed)          0.647     1.956    timer_0/s2_addr_o[1]
    SLICE_X61Y67         LUT5 (Prop_lut5_I1_O)        0.105     2.061 r  timer_0/reg_wr_data_o[26]_i_11/O
                         net (fo=2, routed)           0.469     2.529    u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_5_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I1_O)        0.105     2.634 r  u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_7/O
                         net (fo=2, routed)           0.568     3.202    u_rooth_0/u_pc_reg_0/reg_wr_data_o[26]_i_7_n_3_alias
    SLICE_X67Y73         LUT5 (Prop_lut5_I4_O)        0.105     3.307 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[26]_i_6_comp/O
                         net (fo=1, routed)           0.791     4.098    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_17_repN_alias
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.105     4.203 r  u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_5_comp_2/O
                         net (fo=6, routed)           0.936     5.139    u_rooth_0/u_if_as_0/m0_data_o[26]
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.105     5.244 f  u_rooth_0/u_if_as_0/timer_value[26]_i_4/O
                         net (fo=2, routed)           0.956     6.200    u_rooth_0/u_if_as_0/timer_value[26]_i_4_n_3
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.105     6.305 r  u_rooth_0/u_if_as_0/data_mem_0_i_19_comp_1/O
                         net (fo=1, routed)           0.706     7.011    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.749    
                         clock uncertainty           -0.231     7.518    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.641     6.877    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.877    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 1.535ns (17.193%)  route 7.393ns (82.807%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.678     0.285    u_rooth_0/u_pc_reg_0/m2_req_i
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.105     0.390 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10/O
                         net (fo=4, routed)           0.689     1.079    u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10_n_3
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     1.184 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_4/O
                         net (fo=11, routed)          0.548     1.732    u_rooth_0/u_pc_reg_0/s4_addr_o[1]
    SLICE_X58Y71         LUT4 (Prop_lut4_I2_O)        0.105     1.837 f  u_rooth_0/u_pc_reg_0/p_inst_o[31]_i_9/O
                         net (fo=90, routed)          0.575     2.411    u_rooth_0/u_pc_reg_0/curr_pc_o_reg[0]_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.105     2.516 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[17]_i_8/O
                         net (fo=1, routed)           0.842     3.359    u_rooth_0/u_if_as_0/rs2_data_o[17]_i_4_1
    SLICE_X55Y65         LUT6 (Prop_lut6_I4_O)        0.105     3.464 r  u_rooth_0/u_if_as_0/reg_wr_data_o[17]_i_5/O
                         net (fo=5, routed)           0.884     4.348    u_rooth_0/u_if_as_0/m0_data_o[17]
    SLICE_X59Y79         LUT6 (Prop_lut6_I0_O)        0.105     4.453 f  u_rooth_0/u_if_as_0/timer_value[17]_i_4/O
                         net (fo=1, routed)           0.343     4.796    u_rooth_0/u_if_as_0/timer_value[17]_i_4_n_3
    SLICE_X59Y79         LUT6 (Prop_lut6_I5_O)        0.105     4.901 f  u_rooth_0/u_if_as_0/timer_value[17]_i_3/O
                         net (fo=1, routed)           0.314     5.215    u_rooth_0/u_if_as_0/timer_value[17]_i_3_n_3
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.320 r  u_rooth_0/u_if_as_0/timer_value[17]_i_2/O
                         net (fo=7, routed)           0.860     6.179    u_rooth_0/u_if_as_0/m0_data_i[17]
    SLICE_X55Y71         LUT4 (Prop_lut4_I0_O)        0.105     6.284 r  u_rooth_0/u_if_as_0/data_mem_0_i_28/O
                         net (fo=1, routed)           0.614     6.899    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.745    
                         clock uncertainty           -0.231     7.514    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.641     6.873    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.873    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 1.535ns (17.237%)  route 7.370ns (82.763%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.678     0.285    u_rooth_0/u_pc_reg_0/m2_req_i
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.105     0.390 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10/O
                         net (fo=4, routed)           0.689     1.079    u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10_n_3
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     1.184 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_4/O
                         net (fo=11, routed)          0.548     1.732    u_rooth_0/u_pc_reg_0/s4_addr_o[1]
    SLICE_X58Y71         LUT4 (Prop_lut4_I2_O)        0.105     1.837 f  u_rooth_0/u_pc_reg_0/p_inst_o[31]_i_9/O
                         net (fo=90, routed)          0.571     2.408    u_rooth_0/u_pc_reg_0/curr_pc_o_reg[0]_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I1_O)        0.105     2.513 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[18]_i_8/O
                         net (fo=1, routed)           1.103     3.616    u_rooth_0/u_if_as_0/rs2_data_o[18]_i_4_1
    SLICE_X53Y58         LUT6 (Prop_lut6_I4_O)        0.105     3.721 r  u_rooth_0/u_if_as_0/reg_wr_data_o[18]_i_5/O
                         net (fo=5, routed)           0.725     4.445    u_rooth_0/u_if_as_0/m0_data_o[18]
    SLICE_X61Y62         LUT6 (Prop_lut6_I0_O)        0.105     4.550 f  u_rooth_0/u_if_as_0/timer_value[18]_i_4/O
                         net (fo=1, routed)           0.364     4.914    u_rooth_0/u_if_as_0/timer_value[18]_i_4_n_3
    SLICE_X61Y62         LUT6 (Prop_lut6_I5_O)        0.105     5.019 f  u_rooth_0/u_if_as_0/timer_value[18]_i_3/O
                         net (fo=1, routed)           0.374     5.393    u_rooth_0/u_if_as_0/timer_value[18]_i_3_n_3
    SLICE_X61Y62         LUT5 (Prop_lut5_I4_O)        0.105     5.498 r  u_rooth_0/u_if_as_0/timer_value[18]_i_2/O
                         net (fo=7, routed)           0.506     6.004    u_rooth_0/u_if_as_0/m0_data_i[18]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.105     6.109 r  u_rooth_0/u_if_as_0/data_mem_0_i_27/O
                         net (fo=1, routed)           0.767     6.876    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.749    
                         clock uncertainty           -0.231     7.518    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641     6.877    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.877    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 1.805ns (20.430%)  route 7.030ns (79.570%))
  Logic Levels:           11  (LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.678     0.285    u_rooth_0/u_pc_reg_0/m2_req_i
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.105     0.390 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10/O
                         net (fo=4, routed)           0.689     1.079    u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10_n_3
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     1.184 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_4/O
                         net (fo=11, routed)          0.548     1.732    u_rooth_0/u_pc_reg_0/s4_addr_o[1]
    SLICE_X58Y71         LUT4 (Prop_lut4_I2_O)        0.105     1.837 f  u_rooth_0/u_pc_reg_0/p_inst_o[31]_i_9/O
                         net (fo=90, routed)          0.346     2.183    u_rooth_0/u_pc_reg_0/curr_pc_o_reg[0]_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I1_O)        0.105     2.288 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[16]_i_8/O
                         net (fo=2, routed)           0.556     2.844    u_rooth_0/u_pc_reg_0/gpio_data_reg[16]
    SLICE_X63Y68         LUT4 (Prop_lut4_I3_O)        0.108     2.952 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[16]_i_6_comp/O
                         net (fo=1, routed)           0.659     3.610    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_7_repN_alias
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.267     3.877 r  u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_5_comp/O
                         net (fo=5, routed)           0.716     4.593    u_rooth_0/u_if_as_0/m0_data_o[16]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.105     4.698 f  u_rooth_0/u_if_as_0/timer_value[16]_i_4/O
                         net (fo=1, routed)           0.348     5.046    u_rooth_0/u_if_as_0/timer_value[16]_i_4_n_3
    SLICE_X59Y73         LUT6 (Prop_lut6_I5_O)        0.105     5.151 f  u_rooth_0/u_if_as_0/timer_value[16]_i_3/O
                         net (fo=1, routed)           0.466     5.618    u_rooth_0/u_if_as_0/timer_value[16]_i_3_n_3
    SLICE_X58Y75         LUT5 (Prop_lut5_I4_O)        0.105     5.723 r  u_rooth_0/u_if_as_0/timer_value[16]_i_2/O
                         net (fo=7, routed)           0.415     6.138    u_rooth_0/u_if_as_0/m0_data_i[16]
    SLICE_X57Y74         LUT4 (Prop_lut4_I0_O)        0.105     6.243 r  u_rooth_0/u_if_as_0/data_mem_0_i_29/O
                         net (fo=1, routed)           0.563     6.806    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.745    
                         clock uncertainty           -0.231     7.514    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.641     6.873    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.873    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 1.534ns (17.450%)  route 7.257ns (82.550%))
  Logic Levels:           11  (LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.368    -2.023    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y74         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.379    -1.644 r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/Q
                         net (fo=1, routed)           0.536    -1.108    u_rooth_0/u_if_as_0/as_inst_o[1]_repN
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.105    -1.003 f  u_rooth_0/u_if_as_0/flow_flag[1]_i_17/O
                         net (fo=2, routed)           0.526    -0.477    u_rooth_0/u_if_as_0/flow_flag[1]_i_17_n_3
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.105    -0.372 r  u_rooth_0/u_if_as_0/timer_value[31]_i_13/O
                         net (fo=31, routed)          0.706     0.334    u_rooth_0/u_if_as_0/alu_res_op_o_reg[1]_1
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.105     0.439 r  u_rooth_0/u_if_as_0/timer_value[31]_i_6/O
                         net (fo=42, routed)          0.764     1.204    u_rooth_0/u_pc_reg_0/timer_value_reg[31]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.105     1.309 r  u_rooth_0/u_pc_reg_0/timer_value[31]_i_3/O
                         net (fo=63, routed)          1.103     2.412    timer_0/s2_addr_o[1]
    SLICE_X55Y57         LUT5 (Prop_lut5_I1_O)        0.105     2.517 r  timer_0/reg_wr_data_o[9]_i_10/O
                         net (fo=1, routed)           0.239     2.755    u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I1_O)        0.105     2.860 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_6/O
                         net (fo=2, routed)           0.904     3.764    u_rooth_0/u_pc_reg_0/reg_wr_data_o[9]_i_6_n_3_alias
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.105     3.869 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[9]_i_5_comp/O
                         net (fo=1, routed)           0.834     4.703    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_0_repN_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I5_O)        0.105     4.808 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.426     5.234    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.105     5.339 f  u_rooth_0/u_if_as_0/timer_value[9]_i_4/O
                         net (fo=1, routed)           0.460     5.799    u_rooth_0/u_if_as_0/timer_value[9]_i_4_n_3
    SLICE_X59Y67         LUT6 (Prop_lut6_I5_O)        0.105     5.904 f  u_rooth_0/u_if_as_0/timer_value[9]_i_3/O
                         net (fo=2, routed)           0.376     6.281    u_rooth_0/u_if_as_0/timer_value[9]_i_3_n_3
    SLICE_X54Y66         LUT6 (Prop_lut6_I4_O)        0.105     6.386 r  u_rooth_0/u_if_as_0/data_mem_0_i_36_comp/O
                         net (fo=1, routed)           0.382     6.767    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.745    
                         clock uncertainty           -0.231     7.514    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641     6.873    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.873    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 1.430ns (16.245%)  route 7.373ns (83.755%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.646     0.253    u_jtag_top/u_jtag_dm/rx/need_resp_reg
    SLICE_X55Y69         LUT6 (Prop_lut6_I5_O)        0.105     0.358 r  u_jtag_top/u_jtag_dm/rx/uart_ctrl[31]_i_8/O
                         net (fo=41, routed)          0.742     1.100    u_rooth_0/u_pc_reg_0/uart_ctrl_reg[31]_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.105     1.205 r  u_rooth_0/u_pc_reg_0/uart_ctrl[31]_i_6/O
                         net (fo=58, routed)          1.081     2.286    uart_0/p_inst_o[0]_i_7[1]
    SLICE_X66Y65         LUT6 (Prop_lut6_I3_O)        0.105     2.391 r  uart_0/p_inst_o[0]_i_8/O
                         net (fo=1, routed)           0.750     3.141    u_rooth_0/u_pc_reg_0/read_data[0]_i_6
    SLICE_X64Y61         LUT4 (Prop_lut4_I1_O)        0.105     3.246 r  u_rooth_0/u_pc_reg_0/p_inst_o[0]_i_7/O
                         net (fo=3, routed)           0.780     4.026    u_rooth_0/u_if_as_0/timer_value[6]_i_3_1[0]
    SLICE_X53Y54         LUT6 (Prop_lut6_I4_O)        0.105     4.131 r  u_rooth_0/u_if_as_0/reg_wr_data_o[0]_i_8/O
                         net (fo=2, routed)           0.608     4.739    u_rooth_0/u_if_as_0/reg_wr_data_o[0]_i_8_n_3
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.105     4.844 r  u_rooth_0/u_if_as_0/timer_value[0]_i_3/O
                         net (fo=1, routed)           0.430     5.274    u_rooth_0/u_if_as_0/m0_data_o[0]
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.105     5.379 r  u_rooth_0/u_if_as_0/timer_value[0]_i_2/O
                         net (fo=8, routed)           0.668     6.047    u_rooth_0/u_if_as_0/m0_data_i[0]
    SLICE_X54Y54         LUT4 (Prop_lut4_I0_O)        0.105     6.152 r  u_rooth_0/u_if_as_0/data_mem_0_i_45/O
                         net (fo=1, routed)           0.621     6.773    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.321     8.486    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.752    
                         clock uncertainty           -0.231     7.521    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641     6.880    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  0.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.209ns (22.260%)  route 0.730ns (77.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.568    -0.588    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X54Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/Q
                         net (fo=2, routed)           0.371    -0.052    u_rooth_0/u_pc_reg_0/read_data[15]_i_7[9]
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.045    -0.007 r  u_rooth_0/u_pc_reg_0/data_mem_0_i_6/O
                         net (fo=4, routed)           0.358     0.351    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.231     0.004    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.187    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.209ns (19.395%)  route 0.869ns (80.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.569    -0.587    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X58Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[11]/Q
                         net (fo=8, routed)           0.567     0.144    u_rooth_0/u_if_as_0/spi_data_reg[31][11]
    SLICE_X60Y65         LUT4 (Prop_lut4_I2_O)        0.045     0.189 r  u_rooth_0/u_if_as_0/data_mem_0_i_34/O
                         net (fo=1, routed)           0.302     0.491    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.221    
                         clock uncertainty            0.231     0.010    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.306    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.306    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_rooth_0/u_if_as_0/rs2_data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.231ns (20.802%)  route 0.879ns (79.198%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.573    -0.583    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X56Y64         FDCE                                         r  u_rooth_0/u_if_as_0/rs2_data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  u_rooth_0/u_if_as_0/rs2_data_o_reg[13]/Q
                         net (fo=3, routed)           0.336    -0.105    u_rooth_0/u_if_as_0/as_rs2_data_i[13]
    SLICE_X59Y63         LUT6 (Prop_lut6_I2_O)        0.045    -0.060 r  u_rooth_0/u_if_as_0/timer_value[13]_i_2/O
                         net (fo=8, routed)           0.128     0.067    u_rooth_0/u_if_as_0/m0_data_i[13]
    SLICE_X57Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.112 r  u_rooth_0/u_if_as_0/data_mem_0_i_32/O
                         net (fo=1, routed)           0.416     0.528    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.221    
                         clock uncertainty            0.231     0.010    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.306    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.306    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_rooth_0/u_if_as_0/alu_res_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.126%)  route 0.840ns (81.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.553    -0.603    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X43Y62         FDCE                                         r  u_rooth_0/u_if_as_0/alu_res_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_rooth_0/u_if_as_0/alu_res_o_reg[6]/Q
                         net (fo=6, routed)           0.554     0.092    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19[6]
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.137 r  u_rooth_0/u_pc_reg_0/data_mem_0_i_9/O
                         net (fo=4, routed)           0.286     0.424    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.883    -0.312    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.213    
                         clock uncertainty            0.231     0.018    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.201    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.186ns (16.657%)  route 0.931ns (83.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.571    -0.585    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X57Y82         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[16]/Q
                         net (fo=7, routed)           0.664     0.220    u_rooth_0/u_if_as_0/spi_data_reg[31][16]
    SLICE_X57Y74         LUT4 (Prop_lut4_I2_O)        0.045     0.265 r  u_rooth_0/u_if_as_0/data_mem_0_i_29/O
                         net (fo=1, routed)           0.267     0.532    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.221    
                         clock uncertainty            0.231     0.010    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.306    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.306    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.186ns (16.298%)  route 0.955ns (83.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.571    -0.585    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X57Y82         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[18]/Q
                         net (fo=7, routed)           0.574     0.130    u_rooth_0/u_if_as_0/spi_data_reg[31][18]
    SLICE_X58Y61         LUT4 (Prop_lut4_I2_O)        0.045     0.175 r  u_rooth_0/u_if_as_0/data_mem_0_i_27/O
                         net (fo=1, routed)           0.382     0.557    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.879    -0.316    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.217    
                         clock uncertainty            0.231     0.014    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.310    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.186ns (16.114%)  route 0.968ns (83.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.564    -0.592    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X55Y76         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[31]/Q
                         net (fo=7, routed)           0.722     0.271    u_rooth_0/u_if_as_0/spi_data_reg[31][31]
    SLICE_X55Y74         LUT4 (Prop_lut4_I2_O)        0.045     0.316 r  u_rooth_0/u_if_as_0/data_mem_0_i_14/O
                         net (fo=1, routed)           0.247     0.563    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.231     0.004    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.300    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.209ns (19.771%)  route 0.848ns (80.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.568    -0.588    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X54Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/Q
                         net (fo=2, routed)           0.371    -0.052    u_rooth_0/u_pc_reg_0/read_data[15]_i_7[9]
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.045    -0.007 r  u_rooth_0/u_pc_reg_0/data_mem_0_i_6/O
                         net (fo=4, routed)           0.477     0.470    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.883    -0.312    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.213    
                         clock uncertainty            0.231     0.018    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.201    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.186ns (15.981%)  route 0.978ns (84.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.568    -0.588    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X55Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/Q
                         net (fo=8, routed)           0.739     0.292    u_rooth_0/u_if_as_0/spi_data_reg[31][15]
    SLICE_X54Y66         LUT4 (Prop_lut4_I2_O)        0.045     0.337 r  u_rooth_0/u_if_as_0/data_mem_0_i_30/O
                         net (fo=1, routed)           0.239     0.576    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.221    
                         clock uncertainty            0.231     0.010    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.306    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.306    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.780%)  route 0.860ns (82.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.569    -0.587    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X56Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[12]/Q
                         net (fo=2, routed)           0.415    -0.030    u_rooth_0/u_pc_reg_0/read_data[15]_i_7[12]
    SLICE_X56Y73         LUT6 (Prop_lut6_I4_O)        0.045     0.015 r  u_rooth_0/u_pc_reg_0/data_mem_0_i_3/O
                         net (fo=4, routed)           0.445     0.460    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.231     0.004    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.187    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.273    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll
  To Clock:  clk_out2_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack        2.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 2.755ns (40.903%)  route 3.980ns (59.097%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467    -1.925    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     0.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=3, routed)           0.514     0.714    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[17]
    SLICE_X55Y66         LUT5 (Prop_lut5_I0_O)        0.105     0.819 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[17]_i_6/O
                         net (fo=1, routed)           0.452     1.271    u_rooth_0/u_if_as_0/rs2_data_o[17]_i_4_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.105     1.376 r  u_rooth_0/u_if_as_0/reg_wr_data_o[17]_i_5/O
                         net (fo=5, routed)           0.884     2.260    u_rooth_0/u_if_as_0/m0_data_o[17]
    SLICE_X59Y79         LUT6 (Prop_lut6_I0_O)        0.105     2.365 f  u_rooth_0/u_if_as_0/timer_value[17]_i_4/O
                         net (fo=1, routed)           0.343     2.708    u_rooth_0/u_if_as_0/timer_value[17]_i_4_n_3
    SLICE_X59Y79         LUT6 (Prop_lut6_I5_O)        0.105     2.813 f  u_rooth_0/u_if_as_0/timer_value[17]_i_3/O
                         net (fo=1, routed)           0.314     3.127    u_rooth_0/u_if_as_0/timer_value[17]_i_3_n_3
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.105     3.232 r  u_rooth_0/u_if_as_0/timer_value[17]_i_2/O
                         net (fo=7, routed)           0.860     4.092    u_rooth_0/u_if_as_0/m0_data_i[17]
    SLICE_X55Y71         LUT4 (Prop_lut4_I0_O)        0.105     4.197 r  u_rooth_0/u_if_as_0/data_mem_0_i_28/O
                         net (fo=1, routed)           0.614     4.811    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.404     8.075    
                         clock uncertainty           -0.094     7.981    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.641     7.340    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 2.755ns (41.994%)  route 3.805ns (58.006%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467    -1.925    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.125     0.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=5, routed)           0.532     0.733    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[15]
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.105     0.838 r  u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_15/O
                         net (fo=2, routed)           0.949     1.787    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I2_O)        0.105     1.892 r  u_rooth_0/u_if_as_0/rs1_data_o[15]_i_9_replica_1/O
                         net (fo=2, routed)           0.239     2.131    u_rooth_0/u_if_as_0/m0_data_o[15]_repN_1
    SLICE_X59Y80         LUT6 (Prop_lut6_I2_O)        0.105     2.236 f  u_rooth_0/u_if_as_0/timer_value[15]_i_4/O
                         net (fo=1, routed)           0.343     2.578    u_rooth_0/u_if_as_0/timer_value[15]_i_4_n_3
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.105     2.683 f  u_rooth_0/u_if_as_0/timer_value[15]_i_3/O
                         net (fo=1, routed)           0.314     2.997    u_rooth_0/u_if_as_0/timer_value[15]_i_3_n_3
    SLICE_X59Y80         LUT5 (Prop_lut5_I4_O)        0.105     3.102 r  u_rooth_0/u_if_as_0/timer_value[15]_i_2/O
                         net (fo=8, routed)           0.942     4.045    u_rooth_0/u_if_as_0/m0_data_i[15]
    SLICE_X54Y66         LUT4 (Prop_lut4_I0_O)        0.105     4.150 r  u_rooth_0/u_if_as_0/data_mem_0_i_30/O
                         net (fo=1, routed)           0.486     4.636    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.404     8.075    
                         clock uncertainty           -0.094     7.981    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.641     7.340    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 2.755ns (42.122%)  route 3.786ns (57.878%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=3, routed)           0.526     0.732    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[25]
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.105     0.837 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[25]_i_6/O
                         net (fo=2, routed)           0.496     1.333    u_rooth_0/u_if_as_0/rs2_data_o[25]_i_4_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.105     1.438 r  u_rooth_0/u_if_as_0/reg_wr_data_o[25]_i_5/O
                         net (fo=6, routed)           0.790     2.228    u_rooth_0/u_if_as_0/m0_data_o[25]
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.105     2.333 f  u_rooth_0/u_if_as_0/timer_value[25]_i_4/O
                         net (fo=1, routed)           0.237     2.570    u_rooth_0/u_if_as_0/timer_value[25]_i_4_n_3
    SLICE_X58Y78         LUT6 (Prop_lut6_I5_O)        0.105     2.675 f  u_rooth_0/u_if_as_0/timer_value[25]_i_3/O
                         net (fo=1, routed)           0.407     3.083    u_rooth_0/u_if_as_0/timer_value[25]_i_3_n_3
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.105     3.188 r  u_rooth_0/u_if_as_0/timer_value[25]_i_2/O
                         net (fo=7, routed)           0.473     3.661    u_rooth_0/u_if_as_0/m0_data_i[25]
    SLICE_X57Y75         LUT4 (Prop_lut4_I0_O)        0.105     3.766 r  u_rooth_0/u_if_as_0/data_mem_0_i_20/O
                         net (fo=1, routed)           0.857     4.622    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.094     7.987    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.641     7.346    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.755ns (42.691%)  route 3.698ns (57.309%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.467    -1.925    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     0.200 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=3, routed)           0.546     0.746    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[11]
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.105     0.851 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[11]_i_5/O
                         net (fo=1, routed)           0.398     1.249    u_rooth_0/u_if_as_0/reg_wr_data_o[11]_i_2_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.105     1.354 r  u_rooth_0/u_if_as_0/reg_wr_data_o[11]_i_3/O
                         net (fo=9, routed)           0.732     2.086    u_rooth_0/u_if_as_0/m0_data_o[11]
    SLICE_X61Y74         LUT6 (Prop_lut6_I0_O)        0.105     2.191 f  u_rooth_0/u_if_as_0/timer_value[11]_i_4/O
                         net (fo=1, routed)           0.343     2.533    u_rooth_0/u_if_as_0/timer_value[11]_i_4_n_3
    SLICE_X61Y74         LUT6 (Prop_lut6_I5_O)        0.105     2.638 f  u_rooth_0/u_if_as_0/timer_value[11]_i_3/O
                         net (fo=1, routed)           0.346     2.984    u_rooth_0/u_if_as_0/timer_value[11]_i_3_n_3
    SLICE_X62Y74         LUT5 (Prop_lut5_I4_O)        0.105     3.089 r  u_rooth_0/u_if_as_0/timer_value[11]_i_2/O
                         net (fo=8, routed)           0.668     3.757    u_rooth_0/u_if_as_0/m0_data_i[11]
    SLICE_X60Y65         LUT4 (Prop_lut4_I0_O)        0.105     3.862 r  u_rooth_0/u_if_as_0/data_mem_0_i_34/O
                         net (fo=1, routed)           0.667     4.529    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.404     8.075    
                         clock uncertainty           -0.094     7.981    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.641     7.340    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 2.755ns (42.930%)  route 3.662ns (57.070%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.614     0.820    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[18]
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.105     0.925 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[18]_i_6/O
                         net (fo=1, routed)           0.313     1.239    u_rooth_0/u_if_as_0/rs2_data_o[18]_i_4_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I2_O)        0.105     1.344 r  u_rooth_0/u_if_as_0/reg_wr_data_o[18]_i_5/O
                         net (fo=5, routed)           0.725     2.068    u_rooth_0/u_if_as_0/m0_data_o[18]
    SLICE_X61Y62         LUT6 (Prop_lut6_I0_O)        0.105     2.173 f  u_rooth_0/u_if_as_0/timer_value[18]_i_4/O
                         net (fo=1, routed)           0.364     2.537    u_rooth_0/u_if_as_0/timer_value[18]_i_4_n_3
    SLICE_X61Y62         LUT6 (Prop_lut6_I5_O)        0.105     2.642 f  u_rooth_0/u_if_as_0/timer_value[18]_i_3/O
                         net (fo=1, routed)           0.374     3.016    u_rooth_0/u_if_as_0/timer_value[18]_i_3_n_3
    SLICE_X61Y62         LUT5 (Prop_lut5_I4_O)        0.105     3.121 r  u_rooth_0/u_if_as_0/timer_value[18]_i_2/O
                         net (fo=7, routed)           0.506     3.627    u_rooth_0/u_if_as_0/m0_data_i[18]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.105     3.732 r  u_rooth_0/u_if_as_0/data_mem_0_i_27/O
                         net (fo=1, routed)           0.767     4.499    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.094     7.987    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641     7.346    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 2.755ns (43.700%)  route 3.549ns (56.300%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=3, routed)           0.678     0.884    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[20]
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.105     0.989 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[20]_i_6/O
                         net (fo=1, routed)           0.398     1.387    u_rooth_0/u_if_as_0/rs2_data_o[20]_i_4_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.105     1.492 r  u_rooth_0/u_if_as_0/reg_wr_data_o[20]_i_5/O
                         net (fo=5, routed)           0.278     1.771    u_rooth_0/u_if_as_0/m0_data_o[20]
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.105     1.876 f  u_rooth_0/u_if_as_0/timer_value[20]_i_4/O
                         net (fo=1, routed)           0.329     2.205    u_rooth_0/u_if_as_0/timer_value[20]_i_4_n_3
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.105     2.310 f  u_rooth_0/u_if_as_0/timer_value[20]_i_3/O
                         net (fo=1, routed)           0.457     2.767    u_rooth_0/u_if_as_0/timer_value[20]_i_3_n_3
    SLICE_X56Y67         LUT5 (Prop_lut5_I4_O)        0.105     2.872 r  u_rooth_0/u_if_as_0/timer_value[20]_i_2/O
                         net (fo=7, routed)           0.633     3.505    u_rooth_0/u_if_as_0/m0_data_i[20]
    SLICE_X55Y60         LUT4 (Prop_lut4_I0_O)        0.105     3.610 r  u_rooth_0/u_if_as_0/data_mem_0_i_25/O
                         net (fo=1, routed)           0.776     4.386    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.094     7.987    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.641     7.346    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 2.755ns (43.725%)  route 3.546ns (56.275%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=3, routed)           0.631     0.837    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[22]
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.105     0.942 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[22]_i_6/O
                         net (fo=2, routed)           0.506     1.448    u_rooth_0/u_if_as_0/rs2_data_o[22]_i_4_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.105     1.553 r  u_rooth_0/u_if_as_0/reg_wr_data_o[22]_i_5/O
                         net (fo=4, routed)           0.675     2.228    u_rooth_0/u_if_as_0/m0_data_o[22]
    SLICE_X58Y62         LUT6 (Prop_lut6_I0_O)        0.105     2.333 f  u_rooth_0/u_if_as_0/timer_value[22]_i_4/O
                         net (fo=1, routed)           0.220     2.552    u_rooth_0/u_if_as_0/timer_value[22]_i_4_n_3
    SLICE_X58Y62         LUT6 (Prop_lut6_I5_O)        0.105     2.657 f  u_rooth_0/u_if_as_0/timer_value[22]_i_3/O
                         net (fo=1, routed)           0.347     3.004    u_rooth_0/u_if_as_0/timer_value[22]_i_3_n_3
    SLICE_X59Y62         LUT5 (Prop_lut5_I4_O)        0.105     3.109 r  u_rooth_0/u_if_as_0/timer_value[22]_i_2/O
                         net (fo=7, routed)           0.392     3.501    u_rooth_0/u_if_as_0/m0_data_i[22]
    SLICE_X60Y60         LUT4 (Prop_lut4_I0_O)        0.105     3.606 r  u_rooth_0/u_if_as_0/data_mem_0_i_23/O
                         net (fo=1, routed)           0.776     4.382    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.094     7.987    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.641     7.346    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 2.755ns (44.609%)  route 3.421ns (55.391%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.932ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.460    -1.932    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.193 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.515     0.709    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[28]
    SLICE_X56Y72         LUT5 (Prop_lut5_I0_O)        0.105     0.814 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[28]_i_6/O
                         net (fo=2, routed)           0.329     1.143    u_rooth_0/u_if_as_0/rs2_data_o[28]_i_4_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I2_O)        0.105     1.248 r  u_rooth_0/u_if_as_0/reg_wr_data_o[28]_i_5/O
                         net (fo=5, routed)           0.676     1.925    u_rooth_0/u_if_as_0/m0_data_o[28]
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.105     2.030 f  u_rooth_0/u_if_as_0/timer_value[28]_i_4/O
                         net (fo=1, routed)           0.121     2.151    u_rooth_0/u_if_as_0/timer_value[28]_i_4_n_3
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105     2.256 f  u_rooth_0/u_if_as_0/timer_value[28]_i_3/O
                         net (fo=1, routed)           0.130     2.386    u_rooth_0/u_if_as_0/timer_value[28]_i_3_n_3
    SLICE_X58Y79         LUT5 (Prop_lut5_I4_O)        0.105     2.491 r  u_rooth_0/u_if_as_0/timer_value[28]_i_2/O
                         net (fo=7, routed)           0.614     3.105    u_rooth_0/u_if_as_0/m0_data_i[28]
    SLICE_X56Y75         LUT4 (Prop_lut4_I0_O)        0.105     3.210 r  u_rooth_0/u_if_as_0/data_mem_0_i_17/O
                         net (fo=1, routed)           1.035     4.244    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.308     8.473    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.405     8.068    
                         clock uncertainty           -0.094     7.974    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.641     7.333    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.333    
                         arrival time                          -4.244    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 2.755ns (44.670%)  route 3.412ns (55.330%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=5, routed)           0.543     0.750    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[23]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.105     0.855 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[23]_i_6/O
                         net (fo=1, routed)           0.230     1.085    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_11_1
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.105     1.190 r  u_rooth_0/u_if_as_0/reg_wr_data_o[23]_i_5/O
                         net (fo=7, routed)           0.634     1.824    u_rooth_0/u_if_as_0/m0_data_o[23]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.105     1.929 f  u_rooth_0/u_if_as_0/timer_value[23]_i_4/O
                         net (fo=1, routed)           0.121     2.051    u_rooth_0/u_if_as_0/timer_value[23]_i_4_n_3
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.105     2.156 f  u_rooth_0/u_if_as_0/timer_value[23]_i_3/O
                         net (fo=1, routed)           0.366     2.522    u_rooth_0/u_if_as_0/timer_value[23]_i_3_n_3
    SLICE_X58Y74         LUT5 (Prop_lut5_I4_O)        0.105     2.627 r  u_rooth_0/u_if_as_0/timer_value[23]_i_2/O
                         net (fo=7, routed)           0.626     3.253    u_rooth_0/u_if_as_0/m0_data_i[23]
    SLICE_X58Y66         LUT4 (Prop_lut4_I0_O)        0.105     3.358 r  u_rooth_0/u_if_as_0/data_mem_0_i_22/O
                         net (fo=1, routed)           0.891     4.249    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.094     7.987    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.641     7.346    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 2.650ns (43.279%)  route 3.473ns (56.721%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.473    -1.919    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.206 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.618     0.825    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[19]
    SLICE_X55Y62         LUT5 (Prop_lut5_I0_O)        0.105     0.930 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[19]_i_6/O
                         net (fo=2, routed)           0.658     1.587    u_rooth_0/u_if_as_0/timer_value[19]_i_2_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.105     1.692 r  u_rooth_0/u_if_as_0/reg_wr_data_o[19]_i_5/O
                         net (fo=4, routed)           0.295     1.988    u_rooth_0/u_if_as_0/m0_data_o[19]
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.105     2.093 r  u_rooth_0/u_if_as_0/timer_value[19]_i_4/O
                         net (fo=1, routed)           0.414     2.506    u_rooth_0/u_if_as_0/timer_value[19]_i_4_n_3
    SLICE_X58Y66         LUT6 (Prop_lut6_I1_O)        0.105     2.611 r  u_rooth_0/u_if_as_0/timer_value[19]_i_2/O
                         net (fo=7, routed)           0.664     3.275    u_rooth_0/u_if_as_0/m0_data_i[19]
    SLICE_X59Y61         LUT4 (Prop_lut4_I0_O)        0.105     3.380 r  u_rooth_0/u_if_as_0/data_mem_0_i_26/O
                         net (fo=1, routed)           0.825     4.205    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402     8.081    
                         clock uncertainty           -0.094     7.987    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.641     7.346    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  3.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.720ns (46.212%)  route 0.838ns (53.788%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.244     0.281    u_rooth_0/u_if_as_0/douta[0]_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.045     0.326 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.225     0.551    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.596 f  u_rooth_0/u_if_as_0/timer_value[9]_i_3/O
                         net (fo=2, routed)           0.178     0.774    u_rooth_0/u_if_as_0/timer_value[9]_i_3_n_3
    SLICE_X54Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.819 r  u_rooth_0/u_if_as_0/data_mem_0_i_36_comp/O
                         net (fo=1, routed)           0.191     1.010    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
                         clock uncertainty            0.094    -0.453    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.157    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.720ns (42.167%)  route 0.987ns (57.833%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=3, routed)           0.243     0.280    u_rooth_0/u_if_as_0/douta[5]_alias
    SLICE_X55Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.325 r  u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_3_comp/O
                         net (fo=6, routed)           0.262     0.587    u_rooth_0/u_if_as_0/m0_data_o[14]
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.632 f  u_rooth_0/u_if_as_0/timer_value[14]_i_3/O
                         net (fo=2, routed)           0.214     0.846    u_rooth_0/u_if_as_0/timer_value[14]_i_3_n_3
    SLICE_X55Y71         LUT4 (Prop_lut4_I2_O)        0.045     0.891 r  u_rooth_0/u_if_as_0/data_mem_0_i_31_comp/O
                         net (fo=1, routed)           0.268     1.160    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
                         clock uncertainty            0.094    -0.453    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.157    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.720ns (39.712%)  route 1.093ns (60.288%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=3, routed)           0.338     0.375    u_rooth_0/u_if_as_0/douta[4]_alias
    SLICE_X57Y63         LUT6 (Prop_lut6_I4_O)        0.045     0.420 r  u_rooth_0/u_if_as_0/timer_value[13]_i_4_comp/O
                         net (fo=5, routed)           0.212     0.632    u_rooth_0/u_if_as_0/m0_data_o[13]
    SLICE_X59Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.677 r  u_rooth_0/u_if_as_0/timer_value[13]_i_2/O
                         net (fo=8, routed)           0.128     0.805    u_rooth_0/u_if_as_0/m0_data_i[13]
    SLICE_X57Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.850 r  u_rooth_0/u_if_as_0/data_mem_0_i_32/O
                         net (fo=1, routed)           0.416     1.265    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
                         clock uncertainty            0.094    -0.453    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.157    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.495ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.720ns (38.185%)  route 1.166ns (61.815%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=4, routed)           0.294     0.337    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_6_comp/O
                         net (fo=4, routed)           0.227     0.609    u_rooth_0/u_if_as_0/m0_data_o[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  u_rooth_0/u_if_as_0/timer_value[7]_i_2/O
                         net (fo=8, routed)           0.294     0.948    u_rooth_0/u_if_as_0/m0_data_i[7]
    SLICE_X60Y58         LUT4 (Prop_lut4_I0_O)        0.045     0.993 r  u_rooth_0/u_if_as_0/data_mem_0_i_38/O
                         net (fo=1, routed)           0.351     1.344    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.883    -0.312    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.094    -0.447    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.151    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.544ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.720ns (37.226%)  route 1.214ns (62.774%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=3, routed)           0.286     0.319    u_rooth_0/u_if_as_0/douta[0]_alias_1
    SLICE_X54Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.364 r  u_rooth_0/u_if_as_0/reg_wr_data_o[27]_i_5_comp/O
                         net (fo=7, routed)           0.407     0.771    u_rooth_0/u_if_as_0/m0_data_o[27]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.816 f  u_rooth_0/u_if_as_0/timer_value[27]_i_3/O
                         net (fo=2, routed)           0.251     1.067    u_rooth_0/u_if_as_0/timer_value[27]_i_3_n_3
    SLICE_X59Y74         LUT6 (Prop_lut6_I4_O)        0.045     1.112 r  u_rooth_0/u_if_as_0/data_mem_0_i_18_comp/O
                         net (fo=1, routed)           0.269     1.381    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.227    -0.553    
                         clock uncertainty            0.094    -0.458    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.162    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.606ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.765ns (38.323%)  route 1.231ns (61.677%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           0.307     0.340    u_rooth_0/u_if_as_0/douta[3]_alias_1
    SLICE_X54Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.385 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_9_comp/O
                         net (fo=7, routed)           0.321     0.706    u_rooth_0/u_if_as_0/m0_data_o[30]
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.751 f  u_rooth_0/u_if_as_0/timer_value[30]_i_3/O
                         net (fo=1, routed)           0.193     0.944    u_rooth_0/u_if_as_0/timer_value[30]_i_3_n_3
    SLICE_X58Y72         LUT5 (Prop_lut5_I4_O)        0.045     0.989 r  u_rooth_0/u_if_as_0/timer_value[30]_i_2/O
                         net (fo=7, routed)           0.184     1.173    u_rooth_0/u_if_as_0/m0_data_i[30]
    SLICE_X61Y73         LUT4 (Prop_lut4_I0_O)        0.045     1.218 r  u_rooth_0/u_if_as_0/data_mem_0_i_15/O
                         net (fo=1, routed)           0.226     1.443    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.227    -0.553    
                         clock uncertainty            0.094    -0.458    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.162    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.643ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.765ns (37.629%)  route 1.268ns (62.371%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.602    -0.553    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585     0.032 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=3, routed)           0.275     0.307    u_rooth_0/u_if_as_0/douta[2]_alias
    SLICE_X55Y68         LUT6 (Prop_lut6_I4_O)        0.045     0.352 r  u_rooth_0/u_if_as_0/reg_wr_data_o[29]_i_5_comp/O
                         net (fo=6, routed)           0.317     0.669    u_rooth_0/u_if_as_0/m0_data_o[29]
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.045     0.714 f  u_rooth_0/u_if_as_0/timer_value[29]_i_3/O
                         net (fo=1, routed)           0.156     0.871    u_rooth_0/u_if_as_0/timer_value[29]_i_3_n_3
    SLICE_X59Y75         LUT5 (Prop_lut5_I4_O)        0.045     0.916 r  u_rooth_0/u_if_as_0/timer_value[29]_i_2/O
                         net (fo=7, routed)           0.306     1.222    u_rooth_0/u_if_as_0/m0_data_i[29]
    SLICE_X54Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.267 r  u_rooth_0/u_if_as_0/data_mem_0_i_16/O
                         net (fo=1, routed)           0.213     1.480    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.227    -0.553    
                         clock uncertainty            0.094    -0.458    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.162    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.689ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.765ns (36.791%)  route 1.314ns (63.209%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           0.243     0.280    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[12]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.325 r  u_rooth_0/u_pc_reg_0/timer_value[12]_i_5/O
                         net (fo=2, routed)           0.149     0.475    u_rooth_0/u_if_as_0/timer_value[12]_i_2_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.520 r  u_rooth_0/u_if_as_0/timer_value[12]_i_4/O
                         net (fo=4, routed)           0.254     0.774    u_rooth_0/u_if_as_0/m0_data_o[12]
    SLICE_X59Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.819 r  u_rooth_0/u_if_as_0/timer_value[12]_i_2/O
                         net (fo=8, routed)           0.275     1.094    u_rooth_0/u_if_as_0/m0_data_i[12]
    SLICE_X59Y68         LUT4 (Prop_lut4_I0_O)        0.045     1.139 r  u_rooth_0/u_if_as_0/data_mem_0_i_33/O
                         net (fo=1, routed)           0.393     1.531    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
                         clock uncertainty            0.094    -0.453    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.157    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.725ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.765ns (36.165%)  route 1.350ns (63.835%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.607    -0.548    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.037 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.241     0.278    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19_0[10]
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.323 r  u_rooth_0/u_pc_reg_0/timer_value[10]_i_5/O
                         net (fo=2, routed)           0.183     0.507    u_rooth_0/u_if_as_0/timer_value[10]_i_2_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.552 r  u_rooth_0/u_if_as_0/timer_value[10]_i_4/O
                         net (fo=6, routed)           0.227     0.778    u_rooth_0/u_if_as_0/m0_data_o[10]
    SLICE_X59Y63         LUT6 (Prop_lut6_I2_O)        0.045     0.823 r  u_rooth_0/u_if_as_0/timer_value[10]_i_2/O
                         net (fo=8, routed)           0.324     1.147    u_rooth_0/u_if_as_0/m0_data_i[10]
    SLICE_X58Y66         LUT4 (Prop_lut4_I0_O)        0.045     1.192 r  u_rooth_0/u_if_as_0/data_mem_0_i_35/O
                         net (fo=1, routed)           0.375     1.567    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228    -0.548    
                         clock uncertainty            0.094    -0.453    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.157    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.729ns  (arrival time - required time)
  Source:                 data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out2_clk_pll rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.765ns (36.089%)  route 1.355ns (63.911%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.613    -0.542    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585     0.043 r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=3, routed)           0.239     0.282    u_rooth_0/u_if_as_0/rs1_data_o[7]_i_18_1[4]
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.045     0.327 r  u_rooth_0/u_if_as_0/reg_wr_data_o[4]_i_9/O
                         net (fo=2, routed)           0.367     0.694    u_rooth_0/u_if_as_0/reg_wr_data_o[4]_i_9_n_3
    SLICE_X61Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.739 r  u_rooth_0/u_if_as_0/timer_value[4]_i_3/O
                         net (fo=1, routed)           0.133     0.873    u_rooth_0/u_if_as_0/m0_data_o[4]
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.045     0.918 r  u_rooth_0/u_if_as_0/timer_value[4]_i_2/O
                         net (fo=8, routed)           0.286     1.203    u_rooth_0/u_if_as_0/m0_data_i[4]
    SLICE_X60Y55         LUT4 (Prop_lut4_I0_O)        0.045     1.248 r  u_rooth_0/u_if_as_0/data_mem_0_i_41/O
                         net (fo=1, routed)           0.330     1.578    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.883    -0.312    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.094    -0.447    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.151    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  1.729    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll_1
  To Clock:  clk_out2_clk_pll_1

Setup :            6  Failing Endpoints,  Worst Slack       -0.220ns,  Total Violation       -0.802ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        9.127ns  (logic 1.640ns (17.969%)  route 7.487ns (82.031%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.682     0.289    u_rooth_0/u_if_as_0/m2_req_i
    SLICE_X47Y70         LUT5 (Prop_lut5_I4_O)        0.105     0.394 f  u_rooth_0/u_if_as_0/p_inst_o[31]_i_3/O
                         net (fo=40, routed)          0.755     1.149    u_rooth_0/u_if_as_0/curr_pc_o_reg[31]
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.105     1.254 f  u_rooth_0/u_if_as_0/spi_data[31]_i_7/O
                         net (fo=2, routed)           0.363     1.617    u_jtag_top/u_jtag_dm/rx/spi_data_reg[31]_1
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.105     1.722 r  u_jtag_top/u_jtag_dm/rx/p_inst_o[31]_i_7/O
                         net (fo=71, routed)          0.612     2.334    u_rooth_0/u_pc_reg_0/timer_value[1]_i_3_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.105     2.439 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[30]_i_13/O
                         net (fo=2, routed)           0.878     3.316    u_rooth_0/u_pc_reg_0/spi_ctrl_reg[30]
    SLICE_X80Y67         LUT5 (Prop_lut5_I4_O)        0.105     3.421 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[30]_i_10_comp/O
                         net (fo=1, routed)           0.825     4.246    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_21_repN_alias
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.105     4.351 r  u_rooth_0/u_if_as_0/reg_wr_data_o[30]_i_9_comp/O
                         net (fo=7, routed)           0.616     4.967    u_rooth_0/u_if_as_0/m0_data_o[30]
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.105     5.072 f  u_rooth_0/u_if_as_0/timer_value[30]_i_4/O
                         net (fo=1, routed)           0.361     5.433    u_rooth_0/u_if_as_0/timer_value[30]_i_4_n_3
    SLICE_X58Y72         LUT6 (Prop_lut6_I5_O)        0.105     5.538 f  u_rooth_0/u_if_as_0/timer_value[30]_i_3/O
                         net (fo=1, routed)           0.479     6.017    u_rooth_0/u_if_as_0/timer_value[30]_i_3_n_3
    SLICE_X58Y72         LUT5 (Prop_lut5_I4_O)        0.105     6.122 r  u_rooth_0/u_if_as_0/timer_value[30]_i_2/O
                         net (fo=7, routed)           0.374     6.496    u_rooth_0/u_if_as_0/m0_data_i[30]
    SLICE_X61Y73         LUT4 (Prop_lut4_I0_O)        0.105     6.601 r  u_rooth_0/u_if_as_0/data_mem_0_i_15/O
                         net (fo=1, routed)           0.497     7.098    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.308     8.473    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.739    
                         clock uncertainty           -0.220     7.519    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.641     6.878    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 1.705ns (18.769%)  route 7.379ns (81.231%))
  Logic Levels:           11  (LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.368    -2.023    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y74         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.379    -1.644 r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/Q
                         net (fo=1, routed)           0.536    -1.108    u_rooth_0/u_if_as_0/as_inst_o[1]_repN
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.105    -1.003 f  u_rooth_0/u_if_as_0/flow_flag[1]_i_17/O
                         net (fo=2, routed)           0.526    -0.477    u_rooth_0/u_if_as_0/flow_flag[1]_i_17_n_3
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.105    -0.372 r  u_rooth_0/u_if_as_0/timer_value[31]_i_13/O
                         net (fo=31, routed)          0.706     0.334    u_rooth_0/u_if_as_0/alu_res_op_o_reg[1]_1
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.105     0.439 r  u_rooth_0/u_if_as_0/timer_value[31]_i_6/O
                         net (fo=42, routed)          0.764     1.204    u_rooth_0/u_pc_reg_0/timer_value_reg[31]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.105     1.309 r  u_rooth_0/u_pc_reg_0/timer_value[31]_i_3/O
                         net (fo=63, routed)          1.055     2.363    timer_0/s2_addr_o[1]
    SLICE_X58Y59         LUT5 (Prop_lut5_I1_O)        0.105     2.468 r  timer_0/reg_wr_data_o[14]_i_10/O
                         net (fo=1, routed)           0.446     2.914    u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_3_0
    SLICE_X55Y59         LUT5 (Prop_lut5_I1_O)        0.105     3.019 r  u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_6/O
                         net (fo=2, routed)           0.775     3.794    u_rooth_0/u_pc_reg_0/reg_wr_data_o[14]_i_6_n_3_alias
    SLICE_X64Y66         LUT5 (Prop_lut5_I4_O)        0.107     3.901 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[14]_i_5_comp/O
                         net (fo=1, routed)           0.489     4.390    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_5_repN_alias
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.274     4.664 r  u_rooth_0/u_if_as_0/reg_wr_data_o[14]_i_3_comp/O
                         net (fo=6, routed)           0.649     5.314    u_rooth_0/u_if_as_0/m0_data_o[14]
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.105     5.419 f  u_rooth_0/u_if_as_0/timer_value[14]_i_4/O
                         net (fo=1, routed)           0.366     5.785    u_rooth_0/u_if_as_0/timer_value[14]_i_4_n_3
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.105     5.890 f  u_rooth_0/u_if_as_0/timer_value[14]_i_3/O
                         net (fo=2, routed)           0.478     6.369    u_rooth_0/u_if_as_0/timer_value[14]_i_3_n_3
    SLICE_X55Y71         LUT4 (Prop_lut4_I2_O)        0.105     6.474 r  u_rooth_0/u_if_as_0/data_mem_0_i_31_comp/O
                         net (fo=1, routed)           0.587     7.061    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.745    
                         clock uncertainty           -0.220     7.525    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.641     6.884    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.138ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 1.640ns (18.132%)  route 7.405ns (81.868%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.682     0.289    u_rooth_0/u_if_as_0/m2_req_i
    SLICE_X47Y70         LUT5 (Prop_lut5_I4_O)        0.105     0.394 f  u_rooth_0/u_if_as_0/p_inst_o[31]_i_3/O
                         net (fo=40, routed)          0.755     1.149    u_rooth_0/u_if_as_0/curr_pc_o_reg[31]
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.105     1.254 f  u_rooth_0/u_if_as_0/spi_data[31]_i_7/O
                         net (fo=2, routed)           0.363     1.617    u_jtag_top/u_jtag_dm/rx/spi_data_reg[31]_1
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.105     1.722 r  u_jtag_top/u_jtag_dm/rx/p_inst_o[31]_i_7/O
                         net (fo=71, routed)          0.691     2.414    u_rooth_0/u_pc_reg_0/timer_value[1]_i_3_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.519 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[29]_i_9/O
                         net (fo=2, routed)           0.776     3.295    u_rooth_0/u_pc_reg_0/spi_ctrl_reg[29]
    SLICE_X80Y67         LUT5 (Prop_lut5_I4_O)        0.105     3.400 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[29]_i_6_comp/O
                         net (fo=1, routed)           0.724     4.124    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_20_repN_alias
    SLICE_X55Y68         LUT6 (Prop_lut6_I5_O)        0.105     4.229 r  u_rooth_0/u_if_as_0/reg_wr_data_o[29]_i_5_comp/O
                         net (fo=6, routed)           0.577     4.806    u_rooth_0/u_if_as_0/m0_data_o[29]
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.105     4.911 f  u_rooth_0/u_if_as_0/timer_value[29]_i_4/O
                         net (fo=1, routed)           0.348     5.260    u_rooth_0/u_if_as_0/timer_value[29]_i_4_n_3
    SLICE_X59Y75         LUT6 (Prop_lut6_I5_O)        0.105     5.365 f  u_rooth_0/u_if_as_0/timer_value[29]_i_3/O
                         net (fo=1, routed)           0.376     5.741    u_rooth_0/u_if_as_0/timer_value[29]_i_3_n_3
    SLICE_X59Y75         LUT5 (Prop_lut5_I4_O)        0.105     5.846 r  u_rooth_0/u_if_as_0/timer_value[29]_i_2/O
                         net (fo=7, routed)           0.606     6.452    u_rooth_0/u_if_as_0/m0_data_i[29]
    SLICE_X54Y69         LUT4 (Prop_lut4_I0_O)        0.105     6.557 r  u_rooth_0/u_if_as_0/data_mem_0_i_16/O
                         net (fo=1, routed)           0.458     7.015    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.308     8.473    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.739    
                         clock uncertainty           -0.220     7.519    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.641     6.878    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                 -0.138    

Slack (VIOLATED) :        -0.129ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 1.639ns (18.130%)  route 7.401ns (81.870%))
  Logic Levels:           12  (LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.368    -2.023    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y74         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.379    -1.644 r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/Q
                         net (fo=1, routed)           0.536    -1.108    u_rooth_0/u_if_as_0/as_inst_o[1]_repN
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.105    -1.003 f  u_rooth_0/u_if_as_0/flow_flag[1]_i_17/O
                         net (fo=2, routed)           0.526    -0.477    u_rooth_0/u_if_as_0/flow_flag[1]_i_17_n_3
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.105    -0.372 r  u_rooth_0/u_if_as_0/timer_value[31]_i_13/O
                         net (fo=31, routed)          0.706     0.334    u_rooth_0/u_if_as_0/alu_res_op_o_reg[1]_1
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.105     0.439 r  u_rooth_0/u_if_as_0/timer_value[31]_i_6/O
                         net (fo=42, routed)          0.764     1.204    u_rooth_0/u_pc_reg_0/timer_value_reg[31]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.105     1.309 r  u_rooth_0/u_pc_reg_0/timer_value[31]_i_3/O
                         net (fo=63, routed)          0.927     2.235    timer_0/s2_addr_o[1]
    SLICE_X59Y59         LUT5 (Prop_lut5_I1_O)        0.105     2.340 r  timer_0/reg_wr_data_o[24]_i_11/O
                         net (fo=1, routed)           0.352     2.692    u_rooth_0/u_if_as_0/reg_wr_data_o[24]_i_5_0
    SLICE_X55Y59         LUT5 (Prop_lut5_I1_O)        0.105     2.797 r  u_rooth_0/u_if_as_0/reg_wr_data_o[24]_i_7/O
                         net (fo=2, routed)           0.554     3.351    u_rooth_0/u_pc_reg_0/reg_wr_data_o[24]_i_7_n_3_alias
    SLICE_X64Y58         LUT5 (Prop_lut5_I4_O)        0.105     3.456 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[24]_i_6_comp/O
                         net (fo=1, routed)           0.503     3.959    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_15_repN_alias
    SLICE_X55Y59         LUT6 (Prop_lut6_I5_O)        0.105     4.064 r  u_rooth_0/u_if_as_0/reg_wr_data_o[24]_i_5_comp/O
                         net (fo=6, routed)           0.471     4.535    u_rooth_0/u_if_as_0/m0_data_o[24]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.105     4.640 f  u_rooth_0/u_if_as_0/timer_value[24]_i_4/O
                         net (fo=1, routed)           0.364     5.003    u_rooth_0/u_if_as_0/timer_value[24]_i_4_n_3
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.105     5.108 f  u_rooth_0/u_if_as_0/timer_value[24]_i_3/O
                         net (fo=1, routed)           0.376     5.485    u_rooth_0/u_if_as_0/timer_value[24]_i_3_n_3
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.105     5.590 r  u_rooth_0/u_if_as_0/timer_value[24]_i_2/O
                         net (fo=7, routed)           0.646     6.236    u_rooth_0/u_if_as_0/m0_data_i[24]
    SLICE_X56Y60         LUT4 (Prop_lut4_I0_O)        0.105     6.341 r  u_rooth_0/u_if_as_0/data_mem_0_i_21/O
                         net (fo=1, routed)           0.676     7.017    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.749    
                         clock uncertainty           -0.220     7.529    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.641     6.888    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                 -0.129    

Slack (VIOLATED) :        -0.123ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 1.429ns (15.818%)  route 7.605ns (84.182%))
  Logic Levels:           10  (LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.368    -2.023    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y74         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.379    -1.644 r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/Q
                         net (fo=1, routed)           0.536    -1.108    u_rooth_0/u_if_as_0/as_inst_o[1]_repN
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.105    -1.003 f  u_rooth_0/u_if_as_0/flow_flag[1]_i_17/O
                         net (fo=2, routed)           0.526    -0.477    u_rooth_0/u_if_as_0/flow_flag[1]_i_17_n_3
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.105    -0.372 r  u_rooth_0/u_if_as_0/timer_value[31]_i_13/O
                         net (fo=31, routed)          0.706     0.334    u_rooth_0/u_if_as_0/alu_res_op_o_reg[1]_1
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.105     0.439 r  u_rooth_0/u_if_as_0/timer_value[31]_i_6/O
                         net (fo=42, routed)          0.764     1.204    u_rooth_0/u_pc_reg_0/timer_value_reg[31]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.105     1.309 r  u_rooth_0/u_pc_reg_0/timer_value[31]_i_3/O
                         net (fo=63, routed)          0.647     1.956    timer_0/s2_addr_o[1]
    SLICE_X61Y67         LUT5 (Prop_lut5_I1_O)        0.105     2.061 r  timer_0/reg_wr_data_o[26]_i_11/O
                         net (fo=2, routed)           0.469     2.529    u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_5_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I1_O)        0.105     2.634 r  u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_7/O
                         net (fo=2, routed)           0.568     3.202    u_rooth_0/u_pc_reg_0/reg_wr_data_o[26]_i_7_n_3_alias
    SLICE_X67Y73         LUT5 (Prop_lut5_I4_O)        0.105     3.307 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[26]_i_6_comp/O
                         net (fo=1, routed)           0.791     4.098    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_17_repN_alias
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.105     4.203 r  u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_5_comp_2/O
                         net (fo=6, routed)           0.936     5.139    u_rooth_0/u_if_as_0/m0_data_o[26]
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.105     5.244 f  u_rooth_0/u_if_as_0/timer_value[26]_i_4/O
                         net (fo=2, routed)           0.956     6.200    u_rooth_0/u_if_as_0/timer_value[26]_i_4_n_3
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.105     6.305 r  u_rooth_0/u_if_as_0/data_mem_0_i_19_comp_1/O
                         net (fo=1, routed)           0.706     7.011    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.749    
                         clock uncertainty           -0.220     7.529    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.641     6.888    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 -0.123    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 1.535ns (17.193%)  route 7.393ns (82.807%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.678     0.285    u_rooth_0/u_pc_reg_0/m2_req_i
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.105     0.390 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10/O
                         net (fo=4, routed)           0.689     1.079    u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10_n_3
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     1.184 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_4/O
                         net (fo=11, routed)          0.548     1.732    u_rooth_0/u_pc_reg_0/s4_addr_o[1]
    SLICE_X58Y71         LUT4 (Prop_lut4_I2_O)        0.105     1.837 f  u_rooth_0/u_pc_reg_0/p_inst_o[31]_i_9/O
                         net (fo=90, routed)          0.575     2.411    u_rooth_0/u_pc_reg_0/curr_pc_o_reg[0]_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.105     2.516 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[17]_i_8/O
                         net (fo=1, routed)           0.842     3.359    u_rooth_0/u_if_as_0/rs2_data_o[17]_i_4_1
    SLICE_X55Y65         LUT6 (Prop_lut6_I4_O)        0.105     3.464 r  u_rooth_0/u_if_as_0/reg_wr_data_o[17]_i_5/O
                         net (fo=5, routed)           0.884     4.348    u_rooth_0/u_if_as_0/m0_data_o[17]
    SLICE_X59Y79         LUT6 (Prop_lut6_I0_O)        0.105     4.453 f  u_rooth_0/u_if_as_0/timer_value[17]_i_4/O
                         net (fo=1, routed)           0.343     4.796    u_rooth_0/u_if_as_0/timer_value[17]_i_4_n_3
    SLICE_X59Y79         LUT6 (Prop_lut6_I5_O)        0.105     4.901 f  u_rooth_0/u_if_as_0/timer_value[17]_i_3/O
                         net (fo=1, routed)           0.314     5.215    u_rooth_0/u_if_as_0/timer_value[17]_i_3_n_3
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.320 r  u_rooth_0/u_if_as_0/timer_value[17]_i_2/O
                         net (fo=7, routed)           0.860     6.179    u_rooth_0/u_if_as_0/m0_data_i[17]
    SLICE_X55Y71         LUT4 (Prop_lut4_I0_O)        0.105     6.284 r  u_rooth_0/u_if_as_0/data_mem_0_i_28/O
                         net (fo=1, routed)           0.614     6.899    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.745    
                         clock uncertainty           -0.220     7.525    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.641     6.884    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 1.535ns (17.237%)  route 7.370ns (82.763%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.678     0.285    u_rooth_0/u_pc_reg_0/m2_req_i
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.105     0.390 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10/O
                         net (fo=4, routed)           0.689     1.079    u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10_n_3
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     1.184 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_4/O
                         net (fo=11, routed)          0.548     1.732    u_rooth_0/u_pc_reg_0/s4_addr_o[1]
    SLICE_X58Y71         LUT4 (Prop_lut4_I2_O)        0.105     1.837 f  u_rooth_0/u_pc_reg_0/p_inst_o[31]_i_9/O
                         net (fo=90, routed)          0.571     2.408    u_rooth_0/u_pc_reg_0/curr_pc_o_reg[0]_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I1_O)        0.105     2.513 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[18]_i_8/O
                         net (fo=1, routed)           1.103     3.616    u_rooth_0/u_if_as_0/rs2_data_o[18]_i_4_1
    SLICE_X53Y58         LUT6 (Prop_lut6_I4_O)        0.105     3.721 r  u_rooth_0/u_if_as_0/reg_wr_data_o[18]_i_5/O
                         net (fo=5, routed)           0.725     4.445    u_rooth_0/u_if_as_0/m0_data_o[18]
    SLICE_X61Y62         LUT6 (Prop_lut6_I0_O)        0.105     4.550 f  u_rooth_0/u_if_as_0/timer_value[18]_i_4/O
                         net (fo=1, routed)           0.364     4.914    u_rooth_0/u_if_as_0/timer_value[18]_i_4_n_3
    SLICE_X61Y62         LUT6 (Prop_lut6_I5_O)        0.105     5.019 f  u_rooth_0/u_if_as_0/timer_value[18]_i_3/O
                         net (fo=1, routed)           0.374     5.393    u_rooth_0/u_if_as_0/timer_value[18]_i_3_n_3
    SLICE_X61Y62         LUT5 (Prop_lut5_I4_O)        0.105     5.498 r  u_rooth_0/u_if_as_0/timer_value[18]_i_2/O
                         net (fo=7, routed)           0.506     6.004    u_rooth_0/u_if_as_0/m0_data_i[18]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.105     6.109 r  u_rooth_0/u_if_as_0/data_mem_0_i_27/O
                         net (fo=1, routed)           0.767     6.876    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.318     8.483    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.749    
                         clock uncertainty           -0.220     7.529    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641     6.888    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 1.805ns (20.430%)  route 7.030ns (79.570%))
  Logic Levels:           11  (LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.678     0.285    u_rooth_0/u_pc_reg_0/m2_req_i
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.105     0.390 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10/O
                         net (fo=4, routed)           0.689     1.079    u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_10_n_3
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.105     1.184 f  u_rooth_0/u_pc_reg_0/gpio_ctrl[31]_i_4/O
                         net (fo=11, routed)          0.548     1.732    u_rooth_0/u_pc_reg_0/s4_addr_o[1]
    SLICE_X58Y71         LUT4 (Prop_lut4_I2_O)        0.105     1.837 f  u_rooth_0/u_pc_reg_0/p_inst_o[31]_i_9/O
                         net (fo=90, routed)          0.346     2.183    u_rooth_0/u_pc_reg_0/curr_pc_o_reg[0]_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I1_O)        0.105     2.288 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[16]_i_8/O
                         net (fo=2, routed)           0.556     2.844    u_rooth_0/u_pc_reg_0/gpio_data_reg[16]
    SLICE_X63Y68         LUT4 (Prop_lut4_I3_O)        0.108     2.952 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[16]_i_6_comp/O
                         net (fo=1, routed)           0.659     3.610    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_7_repN_alias
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.267     3.877 r  u_rooth_0/u_if_as_0/reg_wr_data_o[16]_i_5_comp/O
                         net (fo=5, routed)           0.716     4.593    u_rooth_0/u_if_as_0/m0_data_o[16]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.105     4.698 f  u_rooth_0/u_if_as_0/timer_value[16]_i_4/O
                         net (fo=1, routed)           0.348     5.046    u_rooth_0/u_if_as_0/timer_value[16]_i_4_n_3
    SLICE_X59Y73         LUT6 (Prop_lut6_I5_O)        0.105     5.151 f  u_rooth_0/u_if_as_0/timer_value[16]_i_3/O
                         net (fo=1, routed)           0.466     5.618    u_rooth_0/u_if_as_0/timer_value[16]_i_3_n_3
    SLICE_X58Y75         LUT5 (Prop_lut5_I4_O)        0.105     5.723 r  u_rooth_0/u_if_as_0/timer_value[16]_i_2/O
                         net (fo=7, routed)           0.415     6.138    u_rooth_0/u_if_as_0/m0_data_i[16]
    SLICE_X57Y74         LUT4 (Prop_lut4_I0_O)        0.105     6.243 r  u_rooth_0/u_if_as_0/data_mem_0_i_29/O
                         net (fo=1, routed)           0.563     6.806    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.745    
                         clock uncertainty           -0.220     7.525    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.641     6.884    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 1.534ns (17.450%)  route 7.257ns (82.550%))
  Logic Levels:           11  (LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.368    -2.023    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X48Y74         FDCE                                         r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.379    -1.644 r  u_rooth_0/u_if_as_0/inst_o_reg[1]_replica/Q
                         net (fo=1, routed)           0.536    -1.108    u_rooth_0/u_if_as_0/as_inst_o[1]_repN
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.105    -1.003 f  u_rooth_0/u_if_as_0/flow_flag[1]_i_17/O
                         net (fo=2, routed)           0.526    -0.477    u_rooth_0/u_if_as_0/flow_flag[1]_i_17_n_3
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.105    -0.372 r  u_rooth_0/u_if_as_0/timer_value[31]_i_13/O
                         net (fo=31, routed)          0.706     0.334    u_rooth_0/u_if_as_0/alu_res_op_o_reg[1]_1
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.105     0.439 r  u_rooth_0/u_if_as_0/timer_value[31]_i_6/O
                         net (fo=42, routed)          0.764     1.204    u_rooth_0/u_pc_reg_0/timer_value_reg[31]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.105     1.309 r  u_rooth_0/u_pc_reg_0/timer_value[31]_i_3/O
                         net (fo=63, routed)          1.103     2.412    timer_0/s2_addr_o[1]
    SLICE_X55Y57         LUT5 (Prop_lut5_I1_O)        0.105     2.517 r  timer_0/reg_wr_data_o[9]_i_10/O
                         net (fo=1, routed)           0.239     2.755    u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I1_O)        0.105     2.860 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_6/O
                         net (fo=2, routed)           0.904     3.764    u_rooth_0/u_pc_reg_0/reg_wr_data_o[9]_i_6_n_3_alias
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.105     3.869 r  u_rooth_0/u_pc_reg_0/reg_wr_data_o[9]_i_5_comp/O
                         net (fo=1, routed)           0.834     4.703    u_rooth_0/u_if_as_0/alu_res_o_reg[29]_0_repN_alias
    SLICE_X54Y64         LUT6 (Prop_lut6_I5_O)        0.105     4.808 r  u_rooth_0/u_if_as_0/reg_wr_data_o[9]_i_3_comp/O
                         net (fo=9, routed)           0.426     5.234    u_rooth_0/u_if_as_0/m0_data_o[9]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.105     5.339 f  u_rooth_0/u_if_as_0/timer_value[9]_i_4/O
                         net (fo=1, routed)           0.460     5.799    u_rooth_0/u_if_as_0/timer_value[9]_i_4_n_3
    SLICE_X59Y67         LUT6 (Prop_lut6_I5_O)        0.105     5.904 f  u_rooth_0/u_if_as_0/timer_value[9]_i_3/O
                         net (fo=2, routed)           0.376     6.281    u_rooth_0/u_if_as_0/timer_value[9]_i_3_n_3
    SLICE_X54Y66         LUT6 (Prop_lut6_I4_O)        0.105     6.386 r  u_rooth_0/u_if_as_0/data_mem_0_i_36_comp/O
                         net (fo=1, routed)           0.382     6.767    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.314     8.479    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.745    
                         clock uncertainty           -0.220     7.525    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641     6.884    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll_1 rise@10.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 1.430ns (16.245%)  route 7.373ns (83.755%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        1.362    -2.029    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X52Y77         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.348    -1.681 r  u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q
                         net (fo=18, routed)          1.046    -0.635    u_jtag_top/u_jtag_dm/rx/rx_valid
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.242    -0.393 r  u_jtag_top/u_jtag_dm/rx/flow_flag[1]_i_11/O
                         net (fo=25, routed)          0.646     0.253    u_jtag_top/u_jtag_dm/rx/need_resp_reg
    SLICE_X55Y69         LUT6 (Prop_lut6_I5_O)        0.105     0.358 r  u_jtag_top/u_jtag_dm/rx/uart_ctrl[31]_i_8/O
                         net (fo=41, routed)          0.742     1.100    u_rooth_0/u_pc_reg_0/uart_ctrl_reg[31]_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.105     1.205 r  u_rooth_0/u_pc_reg_0/uart_ctrl[31]_i_6/O
                         net (fo=58, routed)          1.081     2.286    uart_0/p_inst_o[0]_i_7[1]
    SLICE_X66Y65         LUT6 (Prop_lut6_I3_O)        0.105     2.391 r  uart_0/p_inst_o[0]_i_8/O
                         net (fo=1, routed)           0.750     3.141    u_rooth_0/u_pc_reg_0/read_data[0]_i_6
    SLICE_X64Y61         LUT4 (Prop_lut4_I1_O)        0.105     3.246 r  u_rooth_0/u_pc_reg_0/p_inst_o[0]_i_7/O
                         net (fo=3, routed)           0.780     4.026    u_rooth_0/u_if_as_0/timer_value[6]_i_3_1[0]
    SLICE_X53Y54         LUT6 (Prop_lut6_I4_O)        0.105     4.131 r  u_rooth_0/u_if_as_0/reg_wr_data_o[0]_i_8/O
                         net (fo=2, routed)           0.608     4.739    u_rooth_0/u_if_as_0/reg_wr_data_o[0]_i_8_n_3
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.105     4.844 r  u_rooth_0/u_if_as_0/timer_value[0]_i_3/O
                         net (fo=1, routed)           0.430     5.274    u_rooth_0/u_if_as_0/m0_data_o[0]
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.105     5.379 r  u_rooth_0/u_if_as_0/timer_value[0]_i_2/O
                         net (fo=8, routed)           0.668     6.047    u_rooth_0/u_if_as_0/m0_data_i[0]
    SLICE_X54Y54         LUT4 (Prop_lut4_I0_O)        0.105     6.152 r  u_rooth_0/u_if_as_0/data_mem_0_i_45/O
                         net (fo=1, routed)           0.621     6.773    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.321     8.486    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.735     7.752    
                         clock uncertainty           -0.220     7.532    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641     6.891    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.891    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  0.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.209ns (22.260%)  route 0.730ns (77.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.568    -0.588    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X54Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/Q
                         net (fo=2, routed)           0.371    -0.052    u_rooth_0/u_pc_reg_0/read_data[15]_i_7[9]
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.045    -0.007 r  u_rooth_0/u_pc_reg_0/data_mem_0_i_6/O
                         net (fo=4, routed)           0.358     0.351    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.220    -0.007    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.176    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.176    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.209ns (19.395%)  route 0.869ns (80.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.569    -0.587    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X58Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[11]/Q
                         net (fo=8, routed)           0.567     0.144    u_rooth_0/u_if_as_0/spi_data_reg[31][11]
    SLICE_X60Y65         LUT4 (Prop_lut4_I2_O)        0.045     0.189 r  u_rooth_0/u_if_as_0/data_mem_0_i_34/O
                         net (fo=1, routed)           0.302     0.491    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.221    
                         clock uncertainty            0.220    -0.001    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.295    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_rooth_0/u_if_as_0/rs2_data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.231ns (20.802%)  route 0.879ns (79.198%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.573    -0.583    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X56Y64         FDCE                                         r  u_rooth_0/u_if_as_0/rs2_data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  u_rooth_0/u_if_as_0/rs2_data_o_reg[13]/Q
                         net (fo=3, routed)           0.336    -0.105    u_rooth_0/u_if_as_0/as_rs2_data_i[13]
    SLICE_X59Y63         LUT6 (Prop_lut6_I2_O)        0.045    -0.060 r  u_rooth_0/u_if_as_0/timer_value[13]_i_2/O
                         net (fo=8, routed)           0.128     0.067    u_rooth_0/u_if_as_0/m0_data_i[13]
    SLICE_X57Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.112 r  u_rooth_0/u_if_as_0/data_mem_0_i_32/O
                         net (fo=1, routed)           0.416     0.528    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.221    
                         clock uncertainty            0.220    -0.001    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.295    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_rooth_0/u_if_as_0/alu_res_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.126%)  route 0.840ns (81.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.553    -0.603    u_rooth_0/u_if_as_0/clk_out1
    SLICE_X43Y62         FDCE                                         r  u_rooth_0/u_if_as_0/alu_res_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_rooth_0/u_if_as_0/alu_res_o_reg[6]/Q
                         net (fo=6, routed)           0.554     0.092    u_rooth_0/u_pc_reg_0/rs1_data_o[15]_i_19[6]
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.137 r  u_rooth_0/u_pc_reg_0/data_mem_0_i_9/O
                         net (fo=4, routed)           0.286     0.424    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.883    -0.312    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.213    
                         clock uncertainty            0.220     0.007    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.190    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.186ns (16.657%)  route 0.931ns (83.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.571    -0.585    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X57Y82         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[16]/Q
                         net (fo=7, routed)           0.664     0.220    u_rooth_0/u_if_as_0/spi_data_reg[31][16]
    SLICE_X57Y74         LUT4 (Prop_lut4_I2_O)        0.045     0.265 r  u_rooth_0/u_if_as_0/data_mem_0_i_29/O
                         net (fo=1, routed)           0.267     0.532    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.221    
                         clock uncertainty            0.220    -0.001    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.295    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.186ns (16.298%)  route 0.955ns (83.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.571    -0.585    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X57Y82         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[18]/Q
                         net (fo=7, routed)           0.574     0.130    u_rooth_0/u_if_as_0/spi_data_reg[31][18]
    SLICE_X58Y61         LUT4 (Prop_lut4_I2_O)        0.045     0.175 r  u_rooth_0/u_if_as_0/data_mem_0_i_27/O
                         net (fo=1, routed)           0.382     0.557    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.879    -0.316    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.217    
                         clock uncertainty            0.220     0.003    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.299    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.299    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.186ns (16.114%)  route 0.968ns (83.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.564    -0.592    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X55Y76         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[31]/Q
                         net (fo=7, routed)           0.722     0.271    u_rooth_0/u_if_as_0/spi_data_reg[31][31]
    SLICE_X55Y74         LUT4 (Prop_lut4_I2_O)        0.045     0.316 r  u_rooth_0/u_if_as_0/data_mem_0_i_14/O
                         net (fo=1, routed)           0.247     0.563    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.220    -0.007    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.289    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.289    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.209ns (19.771%)  route 0.848ns (80.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.568    -0.588    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X54Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/Q
                         net (fo=2, routed)           0.371    -0.052    u_rooth_0/u_pc_reg_0/read_data[15]_i_7[9]
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.045    -0.007 r  u_rooth_0/u_pc_reg_0/data_mem_0_i_6/O
                         net (fo=4, routed)           0.477     0.470    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.883    -0.312    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.213    
                         clock uncertainty            0.220     0.007    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.190    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.186ns (15.981%)  route 0.978ns (84.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.568    -0.588    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X55Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/Q
                         net (fo=8, routed)           0.739     0.292    u_rooth_0/u_if_as_0/spi_data_reg[31][15]
    SLICE_X54Y66         LUT4 (Prop_lut4_I2_O)        0.045     0.337 r  u_rooth_0/u_if_as_0/data_mem_0_i_30/O
                         net (fo=1, routed)           0.239     0.576    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.875    -0.320    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.221    
                         clock uncertainty            0.220    -0.001    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.295    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_1 rise@0.000ns - clk_out1_clk_pll_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.780%)  route 0.860ns (82.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=2999, routed)        0.569    -0.587    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X56Y80         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[12]/Q
                         net (fo=2, routed)           0.415    -0.030    u_rooth_0/u_pc_reg_0/read_data[15]_i_7[12]
    SLICE_X56Y73         LUT6 (Prop_lut6_I4_O)        0.045     0.015 r  u_rooth_0/u_pc_reg_0/data_mem_0_i_3/O
                         net (fo=4, routed)           0.445     0.460    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.869    -0.326    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    -0.227    
                         clock uncertainty            0.220    -0.007    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.176    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.176    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.284    





