
- [The Deep Learning Compiler: A Comprehensive Survey](https://arxiv.org/pdf/2002.03794v4.pdf)
- [Benchmarking the Performance and Energy Efficiency of AI Accelerators for AI Training](https://arxiv.org/pdf/1909.06842v8.pdf) :star:
- [Survey of Machine Learning Accelerators](https://arxiv.org/pdf/2009.00993v1.pdf) :star:
- [MobileDets: Searching for Object DetectionArchitectures for Mobile Accelerators](https://arxiv.org/pdf/2004.14525v2.pdf)
- [Marvel: A Data-centric Compiler for DNN Operators onSpatial Accelerators](https://arxiv.org/pdf/2002.07752v2.pdf)
- [A Survey on Impact of Transient Faults on BNN Inference Accelerators](https://arxiv.org/pdf/2004.05915v1.pdf)
- [DNN+NeuroSim V2.0: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators for On-chip Training](https://arxiv.org/ftp/arxiv/papers/2003/2003.06471.pdf)
- [Optimizing Memory-Access Patterns for Deep Learning Accelerators](https://arxiv.org/pdf/2002.12798v1.pdf)
- [Hardware Accelerator for Adversarial Attacks on Deep Learning Neural Networks](https://arxiv.org/abs/2008.01219v1)
- [Hardware Implementation of Deep Network Accelerators Towards Healthcare and Biomedical Applications](https://arxiv.org/abs/2007.05657v1)
- [Hardware Acceleration of Sparse and Irregular Tensor Computations of ML Models: A Survey and Insights](https://arxiv.org/abs/2007.00864v1)
- [hxtorch: PyTorch for BrainScaleS-2 -- Perceptrons on Analog Neuromorphic Hardware](https://arxiv.org/pdf/2006.13138.pdf)
- [Compiling Spiking Neural Networks to Neuromorphic Hardware](https://arxiv.org/pdf/2004.03717v2.pdf)
- [Understanding Reuse, Performance, and Hardware Cost of DNN Dataflows: A Data-Centric Approach Using MAESTRO](https://arxiv.org/pdf/1805.02566v6.pdf)
- [Exposing Hardware Building Blocks to Machine Learning Frameworks](https://arxiv.org/pdf/2004.05898v1.pdf)
- [Spiking Neural NetworksHardware Implementationsand Challenges: a Survey](https://arxiv.org/ftp/arxiv/papers/2005/2005.01467.pdf)
- [Just another quantum assembly language (Jaqal)](https://arxiv.org/pdf/2008.08042v1.pdf)
- [The Hardware Lottery](https://arxiv.org/pdf/2009.06489v2.pdf)
- [VirtualFlow: Decoupling Deep Learning Model Execution from Underlying Hardware](https://arxiv.org/pdf/2009.09523v1.pdf)

------------

2020

- [Best of Both Worlds: AutoML Codesign of a CNN and its Hardware Accelerator](https://arxiv.org/abs/2002.05022v2)
- [Understanding Reuse, Performance, and Hardware Cost of DNN Dataflows: A Data-Centric Approach Using MAESTRO](https://arxiv.org/abs/1805.02566v6)
- [Spiking Neural Networks Hardware Implementations and Challenges: a Survey](https://arxiv.org/abs/2005.01467v1)
- [Lupulus: A Flexible Hardware Accelerator for Neural Networks](https://arxiv.org/abs/2005.01016v1)
- [Benchmarking Deep Spiking Neural Networks on Neuromorphic Hardware](https://arxiv.org/abs/2004.01656v2)
- [Real-Time Apple Detection System Using Embedded Systems With Hardware Accelerators: An Edge AI Application](https://arxiv.org/abs/2004.13410v1)
- [Exposing Hardware Building Blocks to Machine Learning Frameworks](https://arxiv.org/abs/2004.05898v1)
- [DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architectures](https://arxiv.org/abs/2002.11270v1)
- [Blue River Controls: A toolkit for Reinforcement Learning Control Systems on Hardware](https://arxiv.org/abs/2001.02254v1)
- [MTJ-Based Hardware Synapse Design for Quantized Deep Neural Networks](https://arxiv.org/abs/1912.12636v1)
- [Integrating Hardware Diversity with Neural Architecture Search for Efficient Convolutional Neural Networks](https://arxiv.org/abs/1910.11609v2)
- [Performance and Comparisons of STDP based and Non-STDP based Memristive Neural Networks on Hardware](https://arxiv.org/abs/1907.09126v4)
- [UWB-GCN: Hardware Acceleration of Graph-Convolution-Network through Runtime Workload Rebalancing](https://arxiv.org/abs/1908.10834v2)
- [Benchmarking Contemporary Deep Learning Hardware and Frameworks:A Survey of Qualitative Metrics](https://arxiv.org/abs/1907.03626v4) :star:
- [Efficient Hardware Implementation of Incremental Learning and Inference on Chip](https://arxiv.org/abs/1911.07847v1)
- [DRCAS: Deep Restoration Network for Hardware Based Compressive Acquisition Scheme](https://arxiv.org/abs/1909.10136v2)
- [LSTM-Sharp: An Adaptable, Energy-Efficient Hardware Accelerator for Long Short-Term Memory](https://arxiv.org/abs/1911.01258v1)
- [A Stealthy Hardware Trojan Exploiting the Architectural Vulnerability of Deep Learning Architectures: Input Interception Attack (IIA)](https://arxiv.org/abs/1911.00783v1)
- [On Neural Architecture Search for Resource-Constrained Hardware Platforms](https://arxiv.org/abs/1911.00105v1)
- [K-TanH: Hardware Efficient Activations For Deep Learning](https://arxiv.org/abs/1909.07729v2)
- [xYOLO: A Model For Real-Time Object Detection In Humanoid Soccer On Low-End Hardware](https://arxiv.org/abs/1910.03159v1)
- [Impact of Inference Accelerators on hardware selection](https://arxiv.org/abs/1910.03060v1)
- [Understanding Reuse, Performance, and Hardware Cost of DNN Dataflows: A Data-Centric Approach](https://arxiv.org/abs/1805.02566v5)
- [Design Space Exploration of Hardware Spiking Neurons for Embedded Artificial Intelligence](https://arxiv.org/abs/1910.01010v1)
- [Towards hardware acceleration for parton densities estimation](https://arxiv.org/abs/1909.10547v1)
- [Spiking Neural Network on Neuromorphic Hardware for Energy-Efficient Unidimensional SLAM](https://arxiv.org/abs/1903.02504v2)
- [Boosting Throughput and Efficiency of Hardware Spiking Neural Accelerators using Time Compression Supporting Multiple Spike Codes](https://arxiv.org/abs/1909.04757v1)
- [Mapping Spiking Neural Networks to Neuromorphic Hardware](https://arxiv.org/abs/1909.01843v1)
- [Applying Quantum Hardware to non-Scientific Problems: Grover's Algorithm and Rule-based Algorithmic Music Composition](https://arxiv.org/abs/1902.04237v3)
- [Deep Neural Network Approximation for Custom Hardware: Where We've Been, Where We're Going](https://arxiv.org/abs/1901.06955v4)
- [On-chip learning in a conventional silicon MOSFET based Analog Hardware Neural Network](https://arxiv.org/abs/1907.00625v1)
- [Fast Training of Sparse Graph Neural Networks on Dense Hardware](https://arxiv.org/abs/1906.11786v1)
- [Hardware Aware Neural Network Architectures using FbNet](https://arxiv.org/abs/1906.07214v1)

------------
![DLF](https://github.com/gopala-kr/language-models/blob/master/res/DLF.PNG)

---------
![LLC](https://github.com/gopala-kr/language-models/blob/master/res/LLC.PNG)

----------
![CHIP-G](https://github.com/gopala-kr/language-models/blob/master/res/CHIP-G.PNG)

--------
![CHIP-C](https://github.com/gopala-kr/language-models/blob/master/res/CHIP-C.PNG)

---------
![CHIP-L](https://github.com/gopala-kr/language-models/blob/master/res/CHIP-L.PNG)

------------------
-------------------------
