

================================================================
== Vitis HLS Report for 'top_Pipeline_VITIS_LOOP_288_1'
================================================================
* Date:           Tue Feb 25 14:23:48 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.937 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_288_1  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [tools.cpp:288->top.cpp:75]   --->   Operation 5 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_15, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_14, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_13, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_12, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_11, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_10, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_9, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_8, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_7, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_6, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_5, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_4, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_mm_w, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty"   --->   Operation 23 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.36ns)   --->   "%store_ln288 = store i30 0, i30 %rep" [tools.cpp:288->top.cpp:75]   --->   Operation 24 'store' 'store_ln288' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_293_2.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rep_1 = load i30 %rep" [tools.cpp:288->top.cpp:75]   --->   Operation 26 'load' 'rep_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.78ns)   --->   "%icmp_ln288 = icmp_eq  i30 %rep_1, i30 %tmp" [tools.cpp:288->top.cpp:75]   --->   Operation 27 'icmp' 'icmp_ln288' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.78ns)   --->   "%rep_2 = add i30 %rep_1, i30 1" [tools.cpp:288->top.cpp:75]   --->   Operation 28 'add' 'rep_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288, void %VITIS_LOOP_293_2.i.split, void %_Z15MMWeightToArrayRN3hls6streamI7ap_uintILi128EELi0EEEPA4_NS0_IS1_ILi32EELi0EEEjb.exit.loopexit.exitStub" [tools.cpp:288->top.cpp:75]   --->   Operation 29 'br' 'br_ln288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.36ns)   --->   "%store_ln288 = store i30 %rep_2, i30 %rep" [tools.cpp:288->top.cpp:75]   --->   Operation 30 'store' 'store_ln288' <Predicate = (!icmp_ln288)> <Delay = 0.36>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln288)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln291 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [tools.cpp:291->top.cpp:75]   --->   Operation 31 'specpipeline' 'specpipeline_ln291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln290 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [tools.cpp:290->top.cpp:75]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln288 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [tools.cpp:288->top.cpp:75]   --->   Operation 33 'specloopname' 'specloopname_ln288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.46ns)   --->   "%temp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_mm_w" [tools.cpp:292->top.cpp:75]   --->   Operation 34 'read' 'temp' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln295 = trunc i128 %temp" [tools.cpp:295->top.cpp:75]   --->   Operation 35 'trunc' 'trunc_ln295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.47ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %MM_SA_W, i32 %trunc_ln295" [tools.cpp:298->top.cpp:75]   --->   Operation 36 'write' 'write_ln298' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 37 [1/1] (1.47ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %MM_SA_W_4, i32 %trunc_ln295" [tools.cpp:298->top.cpp:75]   --->   Operation 37 'write' 'write_ln298' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 38 [1/1] (1.47ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %MM_SA_W_8, i32 %trunc_ln295" [tools.cpp:298->top.cpp:75]   --->   Operation 38 'write' 'write_ln298' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 39 [1/1] (1.47ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %MM_SA_W_12, i32 %trunc_ln295" [tools.cpp:298->top.cpp:75]   --->   Operation 39 'write' 'write_ln298' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %temp, i32 32, i32 63" [tools.cpp:295->top.cpp:75]   --->   Operation 40 'partselect' 'p_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.47ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %MM_SA_W_1, i32 %p_s" [tools.cpp:298->top.cpp:75]   --->   Operation 41 'write' 'write_ln298' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 42 [1/1] (1.47ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %MM_SA_W_5, i32 %p_s" [tools.cpp:298->top.cpp:75]   --->   Operation 42 'write' 'write_ln298' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 43 [1/1] (1.47ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %MM_SA_W_9, i32 %p_s" [tools.cpp:298->top.cpp:75]   --->   Operation 43 'write' 'write_ln298' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 44 [1/1] (1.47ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %MM_SA_W_13, i32 %p_s" [tools.cpp:298->top.cpp:75]   --->   Operation 44 'write' 'write_ln298' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %temp, i32 64, i32 95" [tools.cpp:295->top.cpp:75]   --->   Operation 45 'partselect' 'p_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.47ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %MM_SA_W_2, i32 %p_1" [tools.cpp:298->top.cpp:75]   --->   Operation 46 'write' 'write_ln298' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 47 [1/1] (1.47ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %MM_SA_W_6, i32 %p_1" [tools.cpp:298->top.cpp:75]   --->   Operation 47 'write' 'write_ln298' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 48 [1/1] (1.47ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %MM_SA_W_10, i32 %p_1" [tools.cpp:298->top.cpp:75]   --->   Operation 48 'write' 'write_ln298' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 49 [1/1] (1.47ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %MM_SA_W_14, i32 %p_1" [tools.cpp:298->top.cpp:75]   --->   Operation 49 'write' 'write_ln298' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_0 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %temp, i32 96, i32 127" [tools.cpp:295->top.cpp:75]   --->   Operation 50 'partselect' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.47ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %MM_SA_W_3, i32 %p_0" [tools.cpp:298->top.cpp:75]   --->   Operation 51 'write' 'write_ln298' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 52 [1/1] (1.47ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %MM_SA_W_7, i32 %p_0" [tools.cpp:298->top.cpp:75]   --->   Operation 52 'write' 'write_ln298' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 53 [1/1] (1.47ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %MM_SA_W_11, i32 %p_0" [tools.cpp:298->top.cpp:75]   --->   Operation 53 'write' 'write_ln298' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 54 [1/1] (1.47ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %MM_SA_W_15, i32 %p_0" [tools.cpp:298->top.cpp:75]   --->   Operation 54 'write' 'write_ln298' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln288 = br void %VITIS_LOOP_293_2.i" [tools.cpp:288->top.cpp:75]   --->   Operation 55 'br' 'br_ln288' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.508ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln288', tools.cpp:288->top.cpp:75) of constant 0 on local variable 'rep', tools.cpp:288->top.cpp:75 [38]  (0.362 ns)
	'load' operation 30 bit ('rep', tools.cpp:288->top.cpp:75) on local variable 'rep', tools.cpp:288->top.cpp:75 [41]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln288', tools.cpp:288->top.cpp:75) [42]  (0.784 ns)
	'store' operation 0 bit ('store_ln288', tools.cpp:288->top.cpp:75) of variable 'rep', tools.cpp:288->top.cpp:75 on local variable 'rep', tools.cpp:288->top.cpp:75 [70]  (0.362 ns)

 <State 2>: 2.937ns
The critical path consists of the following:
	fifo read operation ('temp', tools.cpp:292->top.cpp:75) on port 'fifo_mm_w' (tools.cpp:292->top.cpp:75) [49]  (1.466 ns)
	fifo write operation ('write_ln298', tools.cpp:298->top.cpp:75) on port 'MM_SA_W' (tools.cpp:298->top.cpp:75) [51]  (1.471 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
