<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PROPIO9.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PROPIO9.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PROPIO9.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PROPIO9.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PROPIO9.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PROPIO9.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PROPIO9.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROPIO9.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PROPIO9.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PROPIO9.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PROPIO9.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROPIO9_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PROPIO9_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="PROPIO9_TB_isim_beh.wdb"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PROPIO9_TB_isim_translate.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="PROPIO9_TB_isim_translate.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROPIO9_TB_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROPIO9_TB_translate.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PROPIO9_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROPIO9_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PROPIO9_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROPIO9_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/PROPIO9_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/PROPIO9_synthesis.vhd"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/PROPIO9_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/translate/PROPIO9_translate.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1507417375" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1507417375">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1507417375" xil_pn:in_ck="24550106721354297" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1507417375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PROPIO9.vhd"/>
      <outfile xil_pn:name="PROPIO9_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1507417375" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4974401430370387837" xil_pn:start_ts="1507417375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507417375" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8841215249802245627" xil_pn:start_ts="1507417375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507417375" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3831509458441144510" xil_pn:start_ts="1507417375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507417375" xil_pn:in_ck="24550106721354297" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1507417375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PROPIO9.vhd"/>
      <outfile xil_pn:name="PROPIO9_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1507417382" xil_pn:in_ck="24550106721354297" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-9059600275940611558" xil_pn:start_ts="1507417375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PROPIO9_TB_beh.prj"/>
      <outfile xil_pn:name="PROPIO9_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1507417383" xil_pn:in_ck="-9015202935426230186" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2852934559136919289" xil_pn:start_ts="1507417382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PROPIO9_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1507415262" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1507415262">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1507415262" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7395018291550883859" xil_pn:start_ts="1507415262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507415262" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3831509458441144510" xil_pn:start_ts="1507415262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507415262" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1507415262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507415262" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3570673855086241109" xil_pn:start_ts="1507415262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507415262" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1507415262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507415262" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8045973679779318644" xil_pn:start_ts="1507415262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507417682" xil_pn:in_ck="126446673736635682" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4356903954234820645" xil_pn:start_ts="1507417652">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PROPIO9.lso"/>
      <outfile xil_pn:name="PROPIO9.ngc"/>
      <outfile xil_pn:name="PROPIO9.ngr"/>
      <outfile xil_pn:name="PROPIO9.prj"/>
      <outfile xil_pn:name="PROPIO9.stx"/>
      <outfile xil_pn:name="PROPIO9.syr"/>
      <outfile xil_pn:name="PROPIO9.xst"/>
      <outfile xil_pn:name="PROPIO9_TB_beh.prj"/>
      <outfile xil_pn:name="PROPIO9_TB_stx_beh.prj"/>
      <outfile xil_pn:name="PROPIO9_TB_translate.prj"/>
      <outfile xil_pn:name="PROPIO9_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1507415907" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6273850582490697706" xil_pn:start_ts="1507415907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507417469" xil_pn:in_ck="126446673736626936" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3706544211342931155" xil_pn:start_ts="1507417448">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="PROPIO9.bld"/>
      <outfile xil_pn:name="PROPIO9.ngd"/>
      <outfile xil_pn:name="PROPIO9_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1507417476" xil_pn:in_ck="126446673736626937" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="-749802046585657317" xil_pn:start_ts="1507417469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/PROPIO9_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/PROPIO9_translate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1507417476" xil_pn:in_ck="-8378092449491715117" xil_pn:name="TRAN_copyPost-TranslateAbstractToPreSimulation" xil_pn:start_ts="1507417476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="PROPIO9_TB.vhd"/>
      <outfile xil_pn:name="netgen/translate/PROPIO9_translate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1507417494" xil_pn:in_ck="-8378092449491715117" xil_pn:name="TRAN_ISimulatePostTranslateModelRunFuse" xil_pn:prop_ck="3444693907031979834" xil_pn:start_ts="1507417476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PROPIO9_TB_isim_translate.exe"/>
      <outfile xil_pn:name="PROPIO9_TB_translate.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1507417496" xil_pn:in_ck="-3942268727074436971" xil_pn:name="TRAN_ISimulatePostTranslateModel" xil_pn:prop_ck="-4588920409261711776" xil_pn:start_ts="1507417494">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PROPIO9_TB_isim_translate.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1507417342" xil_pn:in_ck="126446673736626936" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="6176709521467289632" xil_pn:start_ts="1507417336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/PROPIO9_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/PROPIO9_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
