
---------- Begin Simulation Statistics ----------
final_tick                                57894207500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 139922                       # Simulator instruction rate (inst/s)
host_mem_usage                                 722956                       # Number of bytes of host memory used
host_op_rate                                   141260                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   714.68                       # Real time elapsed on the host
host_tick_rate                               81006634                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100956628                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057894                       # Number of seconds simulated
sim_ticks                                 57894207500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100956628                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.157884                       # CPI: cycles per instruction
system.cpu.discardedOps                        946560                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2624502                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.863644                       # IPC: instructions per cycle
system.cpu.numCycles                        115788415                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55545520     55.02%     55.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 168871      0.17%     55.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            285016      0.28%     55.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            268714      0.27%     55.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            164509      0.16%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54663      0.05%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           507065      0.50%     56.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36898      0.04%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::MemRead               37647012     37.29%     93.79% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6267411      6.21%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100956628                       # Class of committed instruction
system.cpu.tickCycles                       113163913                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3068                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          380                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        49056                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        98868                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1230                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1838                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1838                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1230                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         6136                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   6136                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       392704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  392704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3068                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3068    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3068                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3742500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28662500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57894207500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             22074                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        46047                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1922                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1081                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            27744                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           27744                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2178                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19896                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6278                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       142408                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                148686                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       524800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11991936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12516736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            49818                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007748                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.087683                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  49432     99.23%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    386      0.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              49818                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          145372000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119103493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5445499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57894207500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1355                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                45387                       # number of demand (read+write) hits
system.l2.demand_hits::total                    46742                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1355                       # number of overall hits
system.l2.overall_hits::.cpu.data               45387                       # number of overall hits
system.l2.overall_hits::total                   46742                       # number of overall hits
system.l2.demand_misses::.cpu.inst                823                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2253                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3076                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               823                       # number of overall misses
system.l2.overall_misses::.cpu.data              2253                       # number of overall misses
system.l2.overall_misses::total                  3076                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     68507000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    188687500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        257194500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68507000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    188687500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       257194500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2178                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            47640                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49818                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2178                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           47640                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49818                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.377870                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.047292                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061745                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.377870                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.047292                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061745                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83240.583232                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83749.445184                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83613.296489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83240.583232                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83749.445184                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83613.296489                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3068                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3068                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     60216500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    165764500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    225981000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60216500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    165764500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    225981000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.377410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.047145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061584                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.377410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.047145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.061584                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73256.082725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73804.318789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73657.431551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73256.082725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73804.318789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73657.431551                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46047                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46047                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46047                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46047                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1871                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1871                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1871                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1871                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             25906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25906                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1838                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1838                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    152924500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     152924500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         27744                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             27744                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.066249                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.066249                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83201.577802                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83201.577802                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1838                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1838                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    134544500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    134544500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.066249                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.066249                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73201.577802                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73201.577802                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          823                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              823                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68507000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68507000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.377870                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.377870                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83240.583232                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83240.583232                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          822                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          822                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60216500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60216500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.377410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.377410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73256.082725                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73256.082725                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19481                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19481                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          415                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             415                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     35763000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     35763000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        19896                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19896                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.020858                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.020858                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86175.903614                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86175.903614                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          408                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          408                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     31220000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     31220000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.020507                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.020507                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76519.607843                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76519.607843                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57894207500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2970.036026                       # Cycle average of tags in use
system.l2.tags.total_refs                       98480                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3068                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.099087                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       819.322410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2150.713616                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.050007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.131269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.181277                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3068                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3068                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.187256                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    790972                       # Number of tag accesses
system.l2.tags.data_accesses                   790972                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57894207500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.cpu.inst::samples      1644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               24069                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3068                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6136                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6136                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  392704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      6.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    8110594500                       # Total gap between requests
system.mem_ctrls.avgGap                    2643609.68                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       105216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       287488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1817383.889398606960                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 4965747.220911521465                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1644                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4492                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     48698000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    135900000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29621.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30253.78                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       105216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       287488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        392704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       105216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       105216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          822                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2246                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           3068                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1817384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      4965747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          6783131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1817384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1817384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1817384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      4965747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         6783131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6136                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          278                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                69548000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              30680000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          184598000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11334.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30084.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5139                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          997                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   393.885657                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   292.438765                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   315.966305                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          356     35.71%     35.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          241     24.17%     59.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           90      9.03%     68.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           94      9.43%     78.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           31      3.11%     81.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           13      1.30%     82.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           25      2.51%     85.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          147     14.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          997                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                392704                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                6.783131                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         3677100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1954425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       21705600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4569848400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1386219480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  21064032960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   27047437965                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.187291                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  54748267750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1933100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1212839750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3441480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1829190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       22105440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4569848400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1339204740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  21103624320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   27040053570                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.059741                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  54851896500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1933100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1109211000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57894207500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57894207500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     15671056                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15671056                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15671056                       # number of overall hits
system.cpu.icache.overall_hits::total        15671056                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2178                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2178                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2178                       # number of overall misses
system.cpu.icache.overall_misses::total          2178                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     88600000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     88600000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     88600000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     88600000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15673234                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15673234                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15673234                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15673234                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000139                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000139                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000139                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000139                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40679.522498                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40679.522498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40679.522498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40679.522498                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1922                       # number of writebacks
system.cpu.icache.writebacks::total              1922                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2178                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2178                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2178                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2178                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86422000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86422000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86422000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86422000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000139                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000139                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000139                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000139                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39679.522498                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39679.522498                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39679.522498                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39679.522498                       # average overall mshr miss latency
system.cpu.icache.replacements                   1922                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15671056                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15671056                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2178                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2178                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     88600000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     88600000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15673234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15673234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000139                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40679.522498                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40679.522498                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2178                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2178                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86422000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86422000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39679.522498                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39679.522498                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57894207500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.898469                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15673234                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2178                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7196.158861                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.898469                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31348646                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31348646                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57894207500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100956628                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57894207500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57894207500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43170423                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43170423                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43189789                       # number of overall hits
system.cpu.dcache.overall_hits::total        43189789                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51378                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51378                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51447                       # number of overall misses
system.cpu.dcache.overall_misses::total         51447                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    950487500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    950487500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    950487500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    950487500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43221801                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43221801                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43241236                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43241236                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001189                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001189                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001190                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001190                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 18499.892950                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18499.892950                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18475.081151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18475.081151                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46047                       # number of writebacks
system.cpu.dcache.writebacks::total             46047                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3808                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3808                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3808                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3808                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        47570                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        47570                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        47613                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        47613                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    765339000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    765339000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    769399000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    769399000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001101                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001101                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001101                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001101                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16088.690351                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16088.690351                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16159.431248                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16159.431248                       # average overall mshr miss latency
system.cpu.dcache.replacements                  47128                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     36935490                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        36935490                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20866                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20866                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    328992500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    328992500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     36956356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36956356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15766.917473                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15766.917473                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1040                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1040                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19826                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19826                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    292965500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    292965500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000536                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000536                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14776.833451                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14776.833451                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6234933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6234933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        30512                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30512                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    621495000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    621495000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6265445                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6265445                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004870                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004870                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 20368.871264                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20368.871264                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2768                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2768                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        27744                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        27744                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    472373500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    472373500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004428                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004428                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17026.149798                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17026.149798                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        19366                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         19366                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           69                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           69                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19435                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19435                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.003550                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003550                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4060000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4060000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002213                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002213                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 94418.604651                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 94418.604651                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          995                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          995                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           27                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       429000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       429000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026419                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026419                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 15888.888889                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15888.888889                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           27                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       402000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       402000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026419                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026419                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 14888.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14888.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1022                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1022                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57894207500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.968800                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43239446                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             47640                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            907.629009                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.968800                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86534200                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86534200                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57894207500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  57894207500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 6487542                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5075052                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            337137                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4060278                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4054519                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.858162                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  311911                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 24                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          678689                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             103552                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           575137                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        36616                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            49409741                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           40054842                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6284669                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57894207500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57894207500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
