INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JMadugul/OneDrive - Analog Devices Inc/Documents/VIVADO/completeaddingcpu/completeaddingcpu.srcs/sources_1/new/addingcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module Controlpath
INFO: [VRFC 10-311] analyzing module addingcpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JMadugul/OneDrive - Analog Devices Inc/Documents/VIVADO/completeaddingcpu/completeaddingcpu.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JMadugul/OneDrive - Analog Devices Inc/Documents/VIVADO/completeaddingcpu/completeaddingcpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
