#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002881310c630 .scope module, "tb_ALU" "tb_ALU" 2 4;
 .timescale -12 -12;
v0000028812f73540_0 .net "ALU_OUTPUT", 31 0, v0000028812f73900_0;  1 drivers
v0000028812f739a0_0 .var "DATA1", 31 0;
v0000028812f73d60_0 .var "DATA2", 31 0;
v0000028812f73b80_0 .var "OPCODE", 4 0;
v0000028812f73e00_0 .var/i "i", 31 0;
S_000002881310c7c0 .scope module, "test_unit" "alu" 2 11, 3 3 0, S_000002881310c630;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 5 "opcode";
    .port_info 3 /OUTPUT 32 "Output";
v0000028812f42510_0 .net "MULHSU_result", 31 0, L_0000028812fd4150;  1 drivers
v0000028812f6bcf0_0 .net "MULHU_result", 31 0, L_0000028812fd4790;  1 drivers
v0000028812f6bd90_0 .net "MULH_result", 31 0, L_0000028812fd3070;  1 drivers
v0000028812f73900_0 .var "Output", 31 0;
v0000028812f735e0_0 .net/s *"_ivl_0", 63 0, L_0000028812fd37f0;  1 drivers
v0000028812f73c20_0 .net *"_ivl_10", 63 0, L_0000028812fd43d0;  1 drivers
L_0000028812fd5038 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028812f730e0_0 .net *"_ivl_13", 31 0, L_0000028812fd5038;  1 drivers
v0000028812f73180_0 .net *"_ivl_14", 63 0, L_0000028812fd4ab0;  1 drivers
L_0000028812fd5080 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028812f73ea0_0 .net *"_ivl_17", 31 0, L_0000028812fd5080;  1 drivers
v0000028812f732c0_0 .net/s *"_ivl_2", 63 0, L_0000028812fd3890;  1 drivers
v0000028812f73220_0 .net *"_ivl_21", 32 0, L_0000028812fd3930;  1 drivers
v0000028812f73a40_0 .net *"_ivl_24", 63 0, L_0000028812fd4830;  1 drivers
L_0000028812fd50c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028812f72fa0_0 .net *"_ivl_27", 31 0, L_0000028812fd50c8;  1 drivers
v0000028812f73720_0 .net *"_ivl_28", 63 0, L_0000028812fd4510;  1 drivers
L_0000028812fd5110 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028812f737c0_0 .net *"_ivl_31", 31 0, L_0000028812fd5110;  1 drivers
v0000028812f734a0_0 .net *"_ivl_35", 32 0, L_0000028812fd3f70;  1 drivers
v0000028812f73860_0 .net *"_ivl_7", 32 0, L_0000028812fd40b0;  1 drivers
v0000028812f73cc0_0 .net "data1", 31 0, v0000028812f739a0_0;  1 drivers
v0000028812f73680_0 .net "data2", 31 0, v0000028812f73d60_0;  1 drivers
v0000028812f73ae0_0 .net "mulh_result", 63 0, L_0000028812fd36b0;  1 drivers
v0000028812f73040_0 .net "mulhsu_result", 63 0, L_0000028812fd4470;  1 drivers
v0000028812f73360_0 .net "mulhu_result", 63 0, L_0000028812fd3610;  1 drivers
v0000028812f73400_0 .net "opcode", 4 0, v0000028812f73b80_0;  1 drivers
E_0000028812f6df30/0 .event anyedge, v0000028812f73400_0, v0000028812f73cc0_0, v0000028812f73680_0, v0000028812f6bd90_0;
E_0000028812f6df30/1 .event anyedge, v0000028812f6bcf0_0, v0000028812f42510_0;
E_0000028812f6df30 .event/or E_0000028812f6df30/0, E_0000028812f6df30/1;
L_0000028812fd37f0 .extend/s 64, v0000028812f739a0_0;
L_0000028812fd3890 .extend/s 64, v0000028812f73d60_0;
L_0000028812fd36b0 .arith/mult 64, L_0000028812fd37f0, L_0000028812fd3890;
L_0000028812fd40b0 .part L_0000028812fd36b0, 31, 33;
L_0000028812fd3070 .part L_0000028812fd40b0, 0, 32;
L_0000028812fd43d0 .concat [ 32 32 0 0], v0000028812f739a0_0, L_0000028812fd5038;
L_0000028812fd4ab0 .concat [ 32 32 0 0], v0000028812f73d60_0, L_0000028812fd5080;
L_0000028812fd3610 .arith/mult 64, L_0000028812fd43d0, L_0000028812fd4ab0;
L_0000028812fd3930 .part L_0000028812fd3610, 31, 33;
L_0000028812fd4790 .part L_0000028812fd3930, 0, 32;
L_0000028812fd4830 .concat [ 32 32 0 0], v0000028812f739a0_0, L_0000028812fd50c8;
L_0000028812fd4510 .concat [ 32 32 0 0], v0000028812f73d60_0, L_0000028812fd5110;
L_0000028812fd4470 .arith/mult 64, L_0000028812fd4830, L_0000028812fd4510;
L_0000028812fd3f70 .part L_0000028812fd4470, 31, 33;
L_0000028812fd4150 .part L_0000028812fd3f70, 0, 32;
    .scope S_000002881310c7c0;
T_0 ;
    %wait E_0000028812f6df30;
    %load/vec4 v0000028812f73400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028812f73900_0, 0, 32;
    %jmp T_0.19;
T_0.0 ;
    %load/vec4 v0000028812f73cc0_0;
    %load/vec4 v0000028812f73680_0;
    %add;
    %store/vec4 v0000028812f73900_0, 0, 32;
    %jmp T_0.19;
T_0.1 ;
    %load/vec4 v0000028812f73cc0_0;
    %load/vec4 v0000028812f73680_0;
    %sub;
    %store/vec4 v0000028812f73900_0, 0, 32;
    %jmp T_0.19;
T_0.2 ;
    %load/vec4 v0000028812f73cc0_0;
    %load/vec4 v0000028812f73680_0;
    %or;
    %store/vec4 v0000028812f73900_0, 0, 32;
    %jmp T_0.19;
T_0.3 ;
    %load/vec4 v0000028812f73cc0_0;
    %load/vec4 v0000028812f73680_0;
    %xor;
    %store/vec4 v0000028812f73900_0, 0, 32;
    %jmp T_0.19;
T_0.4 ;
    %load/vec4 v0000028812f73cc0_0;
    %load/vec4 v0000028812f73680_0;
    %and;
    %store/vec4 v0000028812f73900_0, 0, 32;
    %jmp T_0.19;
T_0.5 ;
    %load/vec4 v0000028812f73cc0_0;
    %ix/getv 4, v0000028812f73680_0;
    %shiftr 4;
    %store/vec4 v0000028812f73900_0, 0, 32;
    %jmp T_0.19;
T_0.6 ;
    %load/vec4 v0000028812f73cc0_0;
    %ix/getv 4, v0000028812f73680_0;
    %shiftl 4;
    %store/vec4 v0000028812f73900_0, 0, 32;
    %jmp T_0.19;
T_0.7 ;
    %load/vec4 v0000028812f73cc0_0;
    %ix/getv 4, v0000028812f73680_0;
    %shiftr 4;
    %store/vec4 v0000028812f73900_0, 0, 32;
    %jmp T_0.19;
T_0.8 ;
    %load/vec4 v0000028812f73cc0_0;
    %load/vec4 v0000028812f73680_0;
    %mul;
    %store/vec4 v0000028812f73900_0, 0, 32;
    %jmp T_0.19;
T_0.9 ;
    %load/vec4 v0000028812f6bd90_0;
    %store/vec4 v0000028812f73900_0, 0, 32;
    %jmp T_0.19;
T_0.10 ;
    %load/vec4 v0000028812f6bcf0_0;
    %store/vec4 v0000028812f73900_0, 0, 32;
    %jmp T_0.19;
T_0.11 ;
    %load/vec4 v0000028812f42510_0;
    %store/vec4 v0000028812f73900_0, 0, 32;
    %jmp T_0.19;
T_0.12 ;
    %load/vec4 v0000028812f73cc0_0;
    %load/vec4 v0000028812f73680_0;
    %div/s;
    %store/vec4 v0000028812f73900_0, 0, 32;
    %jmp T_0.19;
T_0.13 ;
    %load/vec4 v0000028812f73cc0_0;
    %load/vec4 v0000028812f73680_0;
    %div;
    %store/vec4 v0000028812f73900_0, 0, 32;
    %jmp T_0.19;
T_0.14 ;
    %load/vec4 v0000028812f73cc0_0;
    %load/vec4 v0000028812f73680_0;
    %mod/s;
    %store/vec4 v0000028812f73900_0, 0, 32;
    %jmp T_0.19;
T_0.15 ;
    %load/vec4 v0000028812f73cc0_0;
    %load/vec4 v0000028812f73680_0;
    %mod;
    %store/vec4 v0000028812f73900_0, 0, 32;
    %jmp T_0.19;
T_0.16 ;
    %load/vec4 v0000028812f73cc0_0;
    %load/vec4 v0000028812f73680_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.21, 8;
T_0.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.21, 8;
 ; End of false expr.
    %blend;
T_0.21;
    %store/vec4 v0000028812f73900_0, 0, 32;
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v0000028812f73680_0;
    %store/vec4 v0000028812f73900_0, 0, 32;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002881310c630;
T_1 ;
    %vpi_call 2 13 "$monitor", "Time=%0t, Data1=%d, Data2=%d, Output=%d", $time, v0000028812f739a0_0, v0000028812f73d60_0, v0000028812f73540_0 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000028812f739a0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000028812f73d60_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028812f73b80_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028812f73e00_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000028812f73e00_0;
    %cmpi/s 17, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0000028812f73e00_0;
    %pad/s 5;
    %store/vec4 v0000028812f73b80_0, 0, 5;
    %delay 5, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000028812f73e00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000028812f73e00_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ALUtestbench.v";
    "alu.v";
