// -----------------------------------------------------------------------------
//  Generated by Magillem, from Arteris IPD division
//  Version: 5.16.0 (20230705092541_5.16.0)
//  Date   : 2024-07-17 03:15:24
// -----------------------------------------------------------------------------
//  Verilog Register Bank
// -----------------------------------------------------------------------------
//  Component Name: DXC_SS_Registers
//  File Ref      : /nfs/site/disks/ceg_user_bkhantwa/ipxact/csrgen_output/_workspace_mrv_gen_py_/xmlProject/_local_copy_Vendor_Library_DXC_SS_Registers_1.0.xml
//  Protocol      : AVALON
//  Wait State    : WS1_OUTPUT
// -----------------------------------------------------------------------------

module DXC_SS_Registers(

   // ddc_control_register.ddc_mux_sel_l1
   output reg ddc_control_register_ddc_mux_sel_l1,
   // ddc_control_register.ddc_mux_sel_l2
   output reg ddc_control_register_ddc_mux_sel_l2,
   // ddc_mux_constant_ant1_1_re.ddc_mux_constant_ant1_1_re
   output reg [31:0] ddc_mux_constant_ant1_1_re_ddc_mux_constant_ant1_1_re,
   // ddc_mux_constant_ant1_1_im.ddc_mux_constant_ant1_1_im
   output reg [31:0] ddc_mux_constant_ant1_1_im_ddc_mux_constant_ant1_1_im,
   // ddc_mux_constant_ant2_1_re.ddc_mux_constant_ant2_1_re
   output reg [31:0] ddc_mux_constant_ant2_1_re_ddc_mux_constant_ant2_1_re,
   // ddc_mux_constant_ant2_1_im.ddc_mux_constant_ant2_1_im
   output reg [31:0] ddc_mux_constant_ant2_1_im_ddc_mux_constant_ant2_1_im,
   // ddc_mux_constant_ant3_1_re.ddc_mux_constant_ant3_1_re
   output reg [31:0] ddc_mux_constant_ant3_1_re_ddc_mux_constant_ant3_1_re,
   // ddc_mux_constant_ant3_1_im.ddc_mux_constant_ant3_1_im
   output reg [31:0] ddc_mux_constant_ant3_1_im_ddc_mux_constant_ant3_1_im,
   // ddc_mux_constant_ant4_1_re.ddc_mux_constant_ant4_1_re
   output reg [31:0] ddc_mux_constant_ant4_1_re_ddc_mux_constant_ant4_1_re,
   // ddc_mux_constant_ant4_1_im.ddc_mux_constant_ant4_1_im
   output reg [31:0] ddc_mux_constant_ant4_1_im_ddc_mux_constant_ant4_1_im,
   // ddc_mux_constant_ant1_2_re.ddc_mux_constant_ant1_2_re
   output reg [31:0] ddc_mux_constant_ant1_2_re_ddc_mux_constant_ant1_2_re,
   // ddc_mux_constant_ant1_2_im.ddc_mux_constant_ant1_2_im
   output reg [31:0] ddc_mux_constant_ant1_2_im_ddc_mux_constant_ant1_2_im,
   // ddc_mux_constant_ant2_2_re.ddc_mux_constant_ant2_2_re
   output reg [31:0] ddc_mux_constant_ant2_2_re_ddc_mux_constant_ant2_2_re,
   // ddc_mux_constant_ant2_2_im.ddc_mux_constant_ant2_2_im
   output reg [31:0] ddc_mux_constant_ant2_2_im_ddc_mux_constant_ant2_2_im,
   // ddc_mux_constant_ant3_2_re.ddc_mux_constant_ant3_2_re
   output reg [31:0] ddc_mux_constant_ant3_2_re_ddc_mux_constant_ant3_2_re,
   // ddc_mux_constant_ant3_2_im.ddc_mux_constant_ant3_2_im
   output reg [31:0] ddc_mux_constant_ant3_2_im_ddc_mux_constant_ant3_2_im,
   // ddc_mux_constant_ant4_2_re.ddc_mux_constant_ant4_2_re
   output reg [31:0] ddc_mux_constant_ant4_2_re_ddc_mux_constant_ant4_2_re,
   // ddc_mux_constant_ant4_2_im.ddc_mux_constant_ant4_2_im
   output reg [31:0] ddc_mux_constant_ant4_2_im_ddc_mux_constant_ant4_2_im,
   // dxc_interface_select.dxc_interface_select
   output reg [31:0] dxc_interface_select_dxc_interface_select,

   // Bus interface
   input wire clk,
   input wire reset,
   input wire [31:0] writedata,
   input wire read,
   input wire write,
   input wire [3:0] byteenable,
   output reg [31:0] readdata,
   output reg readdatavalid,
   input wire [6:0] address
);

wire reset_n = !reset;

// -----------------------------------------------------------------------------
// Protocol management
// -----------------------------------------------------------------------------

reg [31:0] rdata_comb;
always @(negedge reset_n, posedge clk)
   if (!reset_n) readdata[31:0] <= 32'h00000000; else readdata[31:0] <= rdata_comb[31:0];

// Read data is always valid the cycle after read transaction is asserted
always @(negedge reset_n, posedge clk)
   if (!reset_n) readdatavalid <= 1'b0; else readdatavalid <= read;

wire we = write;
wire re = read;
wire [6:0] addr = address[6:0];
wire [31:0] din = writedata[31:0];

// -----------------------------------------------------------------------------
// Write byte enables
// -----------------------------------------------------------------------------

// Register ddc_control_register
wire we_ddc_control_register = we & (addr[6:0] == 7'h00) ? byteenable[0] : 1'b0;
// Register ddc_mux_constant_ant1_1_re
wire [3:0] we_ddc_mux_constant_ant1_1_re = we & (addr[6:0] == 7'h04) ? byteenable[3:0] : {4{1'b0}};
// Register ddc_mux_constant_ant1_1_im
wire [3:0] we_ddc_mux_constant_ant1_1_im = we & (addr[6:0] == 7'h08) ? byteenable[3:0] : {4{1'b0}};
// Register ddc_mux_constant_ant2_1_re
wire [3:0] we_ddc_mux_constant_ant2_1_re = we & (addr[6:0] == 7'h0c) ? byteenable[3:0] : {4{1'b0}};
// Register ddc_mux_constant_ant2_1_im
wire [3:0] we_ddc_mux_constant_ant2_1_im = we & (addr[6:0] == 7'h10) ? byteenable[3:0] : {4{1'b0}};
// Register ddc_mux_constant_ant3_1_re
wire [3:0] we_ddc_mux_constant_ant3_1_re = we & (addr[6:0] == 7'h14) ? byteenable[3:0] : {4{1'b0}};
// Register ddc_mux_constant_ant3_1_im
wire [3:0] we_ddc_mux_constant_ant3_1_im = we & (addr[6:0] == 7'h18) ? byteenable[3:0] : {4{1'b0}};
// Register ddc_mux_constant_ant4_1_re
wire [3:0] we_ddc_mux_constant_ant4_1_re = we & (addr[6:0] == 7'h1c) ? byteenable[3:0] : {4{1'b0}};
// Register ddc_mux_constant_ant4_1_im
wire [3:0] we_ddc_mux_constant_ant4_1_im = we & (addr[6:0] == 7'h20) ? byteenable[3:0] : {4{1'b0}};
// Register ddc_mux_constant_ant1_2_re
wire [3:0] we_ddc_mux_constant_ant1_2_re = we & (addr[6:0] == 7'h24) ? byteenable[3:0] : {4{1'b0}};
// Register ddc_mux_constant_ant1_2_im
wire [3:0] we_ddc_mux_constant_ant1_2_im = we & (addr[6:0] == 7'h28) ? byteenable[3:0] : {4{1'b0}};
// Register ddc_mux_constant_ant2_2_re
wire [3:0] we_ddc_mux_constant_ant2_2_re = we & (addr[6:0] == 7'h2c) ? byteenable[3:0] : {4{1'b0}};
// Register ddc_mux_constant_ant2_2_im
wire [3:0] we_ddc_mux_constant_ant2_2_im = we & (addr[6:0] == 7'h30) ? byteenable[3:0] : {4{1'b0}};
// Register ddc_mux_constant_ant3_2_re
wire [3:0] we_ddc_mux_constant_ant3_2_re = we & (addr[6:0] == 7'h34) ? byteenable[3:0] : {4{1'b0}};
// Register ddc_mux_constant_ant3_2_im
wire [3:0] we_ddc_mux_constant_ant3_2_im = we & (addr[6:0] == 7'h38) ? byteenable[3:0] : {4{1'b0}};
// Register ddc_mux_constant_ant4_2_re
wire [3:0] we_ddc_mux_constant_ant4_2_re = we & (addr[6:0] == 7'h3c) ? byteenable[3:0] : {4{1'b0}};
// Register ddc_mux_constant_ant4_2_im
wire [3:0] we_ddc_mux_constant_ant4_2_im = we & (addr[6:0] == 7'h40) ? byteenable[3:0] : {4{1'b0}};
// Register dxc_interface_select
wire [3:0] we_dxc_interface_select = we & (addr[6:0] == 7'h44) ? byteenable[3:0] : {4{1'b0}};

// -----------------------------------------------------------------------------
// Read byte enables
// -----------------------------------------------------------------------------

// -----------------------------------------------------------------------------
// Register ddc_control_register implementation
// -----------------------------------------------------------------------------

// ddc_control_register_ddc_mux_sel_l1
//    bitfield description: Mux Select for L1
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 1'h0

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      ddc_control_register_ddc_mux_sel_l1 <= 1'h0;
   end
   else begin
      if (we_ddc_control_register) begin
         ddc_control_register_ddc_mux_sel_l1 <= din[0];
      end
   end

// ddc_control_register_ddc_mux_sel_l2
//    bitfield description: Mux Select for L2
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 1'h0

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      ddc_control_register_ddc_mux_sel_l2 <= 1'h0;
   end
   else begin
      if (we_ddc_control_register) begin
         ddc_control_register_ddc_mux_sel_l2 <= din[1];
      end
   end

// -----------------------------------------------------------------------------
// Register ddc_mux_constant_ant1_1_re implementation
// -----------------------------------------------------------------------------

// ddc_mux_constant_ant1_1_re_ddc_mux_constant_ant1_1_re
//    bitfield description: Real Mux Constant for CC1 Ant 1
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 32'h00000000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      ddc_mux_constant_ant1_1_re_ddc_mux_constant_ant1_1_re <= 32'h00000000;
   end
   else begin
      if (we_ddc_mux_constant_ant1_1_re[0]) begin
         ddc_mux_constant_ant1_1_re_ddc_mux_constant_ant1_1_re[7:0] <= din[7:0];
      end
      if (we_ddc_mux_constant_ant1_1_re[1]) begin
         ddc_mux_constant_ant1_1_re_ddc_mux_constant_ant1_1_re[15:8] <= din[15:8];
      end
      if (we_ddc_mux_constant_ant1_1_re[2]) begin
         ddc_mux_constant_ant1_1_re_ddc_mux_constant_ant1_1_re[23:16] <= din[23:16];
      end
      if (we_ddc_mux_constant_ant1_1_re[3]) begin
         ddc_mux_constant_ant1_1_re_ddc_mux_constant_ant1_1_re[31:24] <= din[31:24];
      end
   end

// -----------------------------------------------------------------------------
// Register ddc_mux_constant_ant1_1_im implementation
// -----------------------------------------------------------------------------

// ddc_mux_constant_ant1_1_im_ddc_mux_constant_ant1_1_im
//    bitfield description: Imag Mux Constant for CC1 Ant 1
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 32'h00000000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      ddc_mux_constant_ant1_1_im_ddc_mux_constant_ant1_1_im <= 32'h00000000;
   end
   else begin
      if (we_ddc_mux_constant_ant1_1_im[0]) begin
         ddc_mux_constant_ant1_1_im_ddc_mux_constant_ant1_1_im[7:0] <= din[7:0];
      end
      if (we_ddc_mux_constant_ant1_1_im[1]) begin
         ddc_mux_constant_ant1_1_im_ddc_mux_constant_ant1_1_im[15:8] <= din[15:8];
      end
      if (we_ddc_mux_constant_ant1_1_im[2]) begin
         ddc_mux_constant_ant1_1_im_ddc_mux_constant_ant1_1_im[23:16] <= din[23:16];
      end
      if (we_ddc_mux_constant_ant1_1_im[3]) begin
         ddc_mux_constant_ant1_1_im_ddc_mux_constant_ant1_1_im[31:24] <= din[31:24];
      end
   end

// -----------------------------------------------------------------------------
// Register ddc_mux_constant_ant2_1_re implementation
// -----------------------------------------------------------------------------

// ddc_mux_constant_ant2_1_re_ddc_mux_constant_ant2_1_re
//    bitfield description: Real Mux Constant for CC1 Ant 2
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 32'h00000000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      ddc_mux_constant_ant2_1_re_ddc_mux_constant_ant2_1_re <= 32'h00000000;
   end
   else begin
      if (we_ddc_mux_constant_ant2_1_re[0]) begin
         ddc_mux_constant_ant2_1_re_ddc_mux_constant_ant2_1_re[7:0] <= din[7:0];
      end
      if (we_ddc_mux_constant_ant2_1_re[1]) begin
         ddc_mux_constant_ant2_1_re_ddc_mux_constant_ant2_1_re[15:8] <= din[15:8];
      end
      if (we_ddc_mux_constant_ant2_1_re[2]) begin
         ddc_mux_constant_ant2_1_re_ddc_mux_constant_ant2_1_re[23:16] <= din[23:16];
      end
      if (we_ddc_mux_constant_ant2_1_re[3]) begin
         ddc_mux_constant_ant2_1_re_ddc_mux_constant_ant2_1_re[31:24] <= din[31:24];
      end
   end

// -----------------------------------------------------------------------------
// Register ddc_mux_constant_ant2_1_im implementation
// -----------------------------------------------------------------------------

// ddc_mux_constant_ant2_1_im_ddc_mux_constant_ant2_1_im
//    bitfield description: Imag Mux Constant for CC1 Ant 2
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 32'h00000000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      ddc_mux_constant_ant2_1_im_ddc_mux_constant_ant2_1_im <= 32'h00000000;
   end
   else begin
      if (we_ddc_mux_constant_ant2_1_im[0]) begin
         ddc_mux_constant_ant2_1_im_ddc_mux_constant_ant2_1_im[7:0] <= din[7:0];
      end
      if (we_ddc_mux_constant_ant2_1_im[1]) begin
         ddc_mux_constant_ant2_1_im_ddc_mux_constant_ant2_1_im[15:8] <= din[15:8];
      end
      if (we_ddc_mux_constant_ant2_1_im[2]) begin
         ddc_mux_constant_ant2_1_im_ddc_mux_constant_ant2_1_im[23:16] <= din[23:16];
      end
      if (we_ddc_mux_constant_ant2_1_im[3]) begin
         ddc_mux_constant_ant2_1_im_ddc_mux_constant_ant2_1_im[31:24] <= din[31:24];
      end
   end

// -----------------------------------------------------------------------------
// Register ddc_mux_constant_ant3_1_re implementation
// -----------------------------------------------------------------------------

// ddc_mux_constant_ant3_1_re_ddc_mux_constant_ant3_1_re
//    bitfield description: Real Mux Constant for CC1 Ant 3
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 32'h00000000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      ddc_mux_constant_ant3_1_re_ddc_mux_constant_ant3_1_re <= 32'h00000000;
   end
   else begin
      if (we_ddc_mux_constant_ant3_1_re[0]) begin
         ddc_mux_constant_ant3_1_re_ddc_mux_constant_ant3_1_re[7:0] <= din[7:0];
      end
      if (we_ddc_mux_constant_ant3_1_re[1]) begin
         ddc_mux_constant_ant3_1_re_ddc_mux_constant_ant3_1_re[15:8] <= din[15:8];
      end
      if (we_ddc_mux_constant_ant3_1_re[2]) begin
         ddc_mux_constant_ant3_1_re_ddc_mux_constant_ant3_1_re[23:16] <= din[23:16];
      end
      if (we_ddc_mux_constant_ant3_1_re[3]) begin
         ddc_mux_constant_ant3_1_re_ddc_mux_constant_ant3_1_re[31:24] <= din[31:24];
      end
   end

// -----------------------------------------------------------------------------
// Register ddc_mux_constant_ant3_1_im implementation
// -----------------------------------------------------------------------------

// ddc_mux_constant_ant3_1_im_ddc_mux_constant_ant3_1_im
//    bitfield description: Imag Mux Constant for CC1 Ant 3
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 32'h00000000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      ddc_mux_constant_ant3_1_im_ddc_mux_constant_ant3_1_im <= 32'h00000000;
   end
   else begin
      if (we_ddc_mux_constant_ant3_1_im[0]) begin
         ddc_mux_constant_ant3_1_im_ddc_mux_constant_ant3_1_im[7:0] <= din[7:0];
      end
      if (we_ddc_mux_constant_ant3_1_im[1]) begin
         ddc_mux_constant_ant3_1_im_ddc_mux_constant_ant3_1_im[15:8] <= din[15:8];
      end
      if (we_ddc_mux_constant_ant3_1_im[2]) begin
         ddc_mux_constant_ant3_1_im_ddc_mux_constant_ant3_1_im[23:16] <= din[23:16];
      end
      if (we_ddc_mux_constant_ant3_1_im[3]) begin
         ddc_mux_constant_ant3_1_im_ddc_mux_constant_ant3_1_im[31:24] <= din[31:24];
      end
   end

// -----------------------------------------------------------------------------
// Register ddc_mux_constant_ant4_1_re implementation
// -----------------------------------------------------------------------------

// ddc_mux_constant_ant4_1_re_ddc_mux_constant_ant4_1_re
//    bitfield description: Real Mux Constant for CC1 Ant 4
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 32'h00000000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      ddc_mux_constant_ant4_1_re_ddc_mux_constant_ant4_1_re <= 32'h00000000;
   end
   else begin
      if (we_ddc_mux_constant_ant4_1_re[0]) begin
         ddc_mux_constant_ant4_1_re_ddc_mux_constant_ant4_1_re[7:0] <= din[7:0];
      end
      if (we_ddc_mux_constant_ant4_1_re[1]) begin
         ddc_mux_constant_ant4_1_re_ddc_mux_constant_ant4_1_re[15:8] <= din[15:8];
      end
      if (we_ddc_mux_constant_ant4_1_re[2]) begin
         ddc_mux_constant_ant4_1_re_ddc_mux_constant_ant4_1_re[23:16] <= din[23:16];
      end
      if (we_ddc_mux_constant_ant4_1_re[3]) begin
         ddc_mux_constant_ant4_1_re_ddc_mux_constant_ant4_1_re[31:24] <= din[31:24];
      end
   end

// -----------------------------------------------------------------------------
// Register ddc_mux_constant_ant4_1_im implementation
// -----------------------------------------------------------------------------

// ddc_mux_constant_ant4_1_im_ddc_mux_constant_ant4_1_im
//    bitfield description: Imag Mux Constant for CC1 Ant 4
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 32'h00000000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      ddc_mux_constant_ant4_1_im_ddc_mux_constant_ant4_1_im <= 32'h00000000;
   end
   else begin
      if (we_ddc_mux_constant_ant4_1_im[0]) begin
         ddc_mux_constant_ant4_1_im_ddc_mux_constant_ant4_1_im[7:0] <= din[7:0];
      end
      if (we_ddc_mux_constant_ant4_1_im[1]) begin
         ddc_mux_constant_ant4_1_im_ddc_mux_constant_ant4_1_im[15:8] <= din[15:8];
      end
      if (we_ddc_mux_constant_ant4_1_im[2]) begin
         ddc_mux_constant_ant4_1_im_ddc_mux_constant_ant4_1_im[23:16] <= din[23:16];
      end
      if (we_ddc_mux_constant_ant4_1_im[3]) begin
         ddc_mux_constant_ant4_1_im_ddc_mux_constant_ant4_1_im[31:24] <= din[31:24];
      end
   end

// -----------------------------------------------------------------------------
// Register ddc_mux_constant_ant1_2_re implementation
// -----------------------------------------------------------------------------

// ddc_mux_constant_ant1_2_re_ddc_mux_constant_ant1_2_re
//    bitfield description: Real Mux Constant for CC2 Ant 1
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 32'h00000000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      ddc_mux_constant_ant1_2_re_ddc_mux_constant_ant1_2_re <= 32'h00000000;
   end
   else begin
      if (we_ddc_mux_constant_ant1_2_re[0]) begin
         ddc_mux_constant_ant1_2_re_ddc_mux_constant_ant1_2_re[7:0] <= din[7:0];
      end
      if (we_ddc_mux_constant_ant1_2_re[1]) begin
         ddc_mux_constant_ant1_2_re_ddc_mux_constant_ant1_2_re[15:8] <= din[15:8];
      end
      if (we_ddc_mux_constant_ant1_2_re[2]) begin
         ddc_mux_constant_ant1_2_re_ddc_mux_constant_ant1_2_re[23:16] <= din[23:16];
      end
      if (we_ddc_mux_constant_ant1_2_re[3]) begin
         ddc_mux_constant_ant1_2_re_ddc_mux_constant_ant1_2_re[31:24] <= din[31:24];
      end
   end

// -----------------------------------------------------------------------------
// Register ddc_mux_constant_ant1_2_im implementation
// -----------------------------------------------------------------------------

// ddc_mux_constant_ant1_2_im_ddc_mux_constant_ant1_2_im
//    bitfield description: Imag Mux Constant for CC2 Ant 1
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 32'h00000000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      ddc_mux_constant_ant1_2_im_ddc_mux_constant_ant1_2_im <= 32'h00000000;
   end
   else begin
      if (we_ddc_mux_constant_ant1_2_im[0]) begin
         ddc_mux_constant_ant1_2_im_ddc_mux_constant_ant1_2_im[7:0] <= din[7:0];
      end
      if (we_ddc_mux_constant_ant1_2_im[1]) begin
         ddc_mux_constant_ant1_2_im_ddc_mux_constant_ant1_2_im[15:8] <= din[15:8];
      end
      if (we_ddc_mux_constant_ant1_2_im[2]) begin
         ddc_mux_constant_ant1_2_im_ddc_mux_constant_ant1_2_im[23:16] <= din[23:16];
      end
      if (we_ddc_mux_constant_ant1_2_im[3]) begin
         ddc_mux_constant_ant1_2_im_ddc_mux_constant_ant1_2_im[31:24] <= din[31:24];
      end
   end

// -----------------------------------------------------------------------------
// Register ddc_mux_constant_ant2_2_re implementation
// -----------------------------------------------------------------------------

// ddc_mux_constant_ant2_2_re_ddc_mux_constant_ant2_2_re
//    bitfield description: Real Mux Constant for CC2 Ant 2
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 32'h00000000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      ddc_mux_constant_ant2_2_re_ddc_mux_constant_ant2_2_re <= 32'h00000000;
   end
   else begin
      if (we_ddc_mux_constant_ant2_2_re[0]) begin
         ddc_mux_constant_ant2_2_re_ddc_mux_constant_ant2_2_re[7:0] <= din[7:0];
      end
      if (we_ddc_mux_constant_ant2_2_re[1]) begin
         ddc_mux_constant_ant2_2_re_ddc_mux_constant_ant2_2_re[15:8] <= din[15:8];
      end
      if (we_ddc_mux_constant_ant2_2_re[2]) begin
         ddc_mux_constant_ant2_2_re_ddc_mux_constant_ant2_2_re[23:16] <= din[23:16];
      end
      if (we_ddc_mux_constant_ant2_2_re[3]) begin
         ddc_mux_constant_ant2_2_re_ddc_mux_constant_ant2_2_re[31:24] <= din[31:24];
      end
   end

// -----------------------------------------------------------------------------
// Register ddc_mux_constant_ant2_2_im implementation
// -----------------------------------------------------------------------------

// ddc_mux_constant_ant2_2_im_ddc_mux_constant_ant2_2_im
//    bitfield description: Imag Mux Constant for CC2 Ant 2
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 32'h00000000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      ddc_mux_constant_ant2_2_im_ddc_mux_constant_ant2_2_im <= 32'h00000000;
   end
   else begin
      if (we_ddc_mux_constant_ant2_2_im[0]) begin
         ddc_mux_constant_ant2_2_im_ddc_mux_constant_ant2_2_im[7:0] <= din[7:0];
      end
      if (we_ddc_mux_constant_ant2_2_im[1]) begin
         ddc_mux_constant_ant2_2_im_ddc_mux_constant_ant2_2_im[15:8] <= din[15:8];
      end
      if (we_ddc_mux_constant_ant2_2_im[2]) begin
         ddc_mux_constant_ant2_2_im_ddc_mux_constant_ant2_2_im[23:16] <= din[23:16];
      end
      if (we_ddc_mux_constant_ant2_2_im[3]) begin
         ddc_mux_constant_ant2_2_im_ddc_mux_constant_ant2_2_im[31:24] <= din[31:24];
      end
   end

// -----------------------------------------------------------------------------
// Register ddc_mux_constant_ant3_2_re implementation
// -----------------------------------------------------------------------------

// ddc_mux_constant_ant3_2_re_ddc_mux_constant_ant3_2_re
//    bitfield description: Real Mux Constant for CC2 Ant 3
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 32'h00000000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      ddc_mux_constant_ant3_2_re_ddc_mux_constant_ant3_2_re <= 32'h00000000;
   end
   else begin
      if (we_ddc_mux_constant_ant3_2_re[0]) begin
         ddc_mux_constant_ant3_2_re_ddc_mux_constant_ant3_2_re[7:0] <= din[7:0];
      end
      if (we_ddc_mux_constant_ant3_2_re[1]) begin
         ddc_mux_constant_ant3_2_re_ddc_mux_constant_ant3_2_re[15:8] <= din[15:8];
      end
      if (we_ddc_mux_constant_ant3_2_re[2]) begin
         ddc_mux_constant_ant3_2_re_ddc_mux_constant_ant3_2_re[23:16] <= din[23:16];
      end
      if (we_ddc_mux_constant_ant3_2_re[3]) begin
         ddc_mux_constant_ant3_2_re_ddc_mux_constant_ant3_2_re[31:24] <= din[31:24];
      end
   end

// -----------------------------------------------------------------------------
// Register ddc_mux_constant_ant3_2_im implementation
// -----------------------------------------------------------------------------

// ddc_mux_constant_ant3_2_im_ddc_mux_constant_ant3_2_im
//    bitfield description: Imag Mux Constant for CC2 Ant 3
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 32'h00000000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      ddc_mux_constant_ant3_2_im_ddc_mux_constant_ant3_2_im <= 32'h00000000;
   end
   else begin
      if (we_ddc_mux_constant_ant3_2_im[0]) begin
         ddc_mux_constant_ant3_2_im_ddc_mux_constant_ant3_2_im[7:0] <= din[7:0];
      end
      if (we_ddc_mux_constant_ant3_2_im[1]) begin
         ddc_mux_constant_ant3_2_im_ddc_mux_constant_ant3_2_im[15:8] <= din[15:8];
      end
      if (we_ddc_mux_constant_ant3_2_im[2]) begin
         ddc_mux_constant_ant3_2_im_ddc_mux_constant_ant3_2_im[23:16] <= din[23:16];
      end
      if (we_ddc_mux_constant_ant3_2_im[3]) begin
         ddc_mux_constant_ant3_2_im_ddc_mux_constant_ant3_2_im[31:24] <= din[31:24];
      end
   end

// -----------------------------------------------------------------------------
// Register ddc_mux_constant_ant4_2_re implementation
// -----------------------------------------------------------------------------

// ddc_mux_constant_ant4_2_re_ddc_mux_constant_ant4_2_re
//    bitfield description: Real Mux Constant for CC2 Ant 4
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 32'h00000000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      ddc_mux_constant_ant4_2_re_ddc_mux_constant_ant4_2_re <= 32'h00000000;
   end
   else begin
      if (we_ddc_mux_constant_ant4_2_re[0]) begin
         ddc_mux_constant_ant4_2_re_ddc_mux_constant_ant4_2_re[7:0] <= din[7:0];
      end
      if (we_ddc_mux_constant_ant4_2_re[1]) begin
         ddc_mux_constant_ant4_2_re_ddc_mux_constant_ant4_2_re[15:8] <= din[15:8];
      end
      if (we_ddc_mux_constant_ant4_2_re[2]) begin
         ddc_mux_constant_ant4_2_re_ddc_mux_constant_ant4_2_re[23:16] <= din[23:16];
      end
      if (we_ddc_mux_constant_ant4_2_re[3]) begin
         ddc_mux_constant_ant4_2_re_ddc_mux_constant_ant4_2_re[31:24] <= din[31:24];
      end
   end

// -----------------------------------------------------------------------------
// Register ddc_mux_constant_ant4_2_im implementation
// -----------------------------------------------------------------------------

// ddc_mux_constant_ant4_2_im_ddc_mux_constant_ant4_2_im
//    bitfield description: Imag Mux Constant for CC2 Ant 4
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 32'h00000000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      ddc_mux_constant_ant4_2_im_ddc_mux_constant_ant4_2_im <= 32'h00000000;
   end
   else begin
      if (we_ddc_mux_constant_ant4_2_im[0]) begin
         ddc_mux_constant_ant4_2_im_ddc_mux_constant_ant4_2_im[7:0] <= din[7:0];
      end
      if (we_ddc_mux_constant_ant4_2_im[1]) begin
         ddc_mux_constant_ant4_2_im_ddc_mux_constant_ant4_2_im[15:8] <= din[15:8];
      end
      if (we_ddc_mux_constant_ant4_2_im[2]) begin
         ddc_mux_constant_ant4_2_im_ddc_mux_constant_ant4_2_im[23:16] <= din[23:16];
      end
      if (we_ddc_mux_constant_ant4_2_im[3]) begin
         ddc_mux_constant_ant4_2_im_ddc_mux_constant_ant4_2_im[31:24] <= din[31:24];
      end
   end

// -----------------------------------------------------------------------------
// Register dxc_interface_select implementation
// -----------------------------------------------------------------------------

// dxc_interface_select_dxc_interface_select
//    bitfield description: Dxc Interface Select
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 32'h00000000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      dxc_interface_select_dxc_interface_select <= 32'h00000000;
   end
   else begin
      if (we_dxc_interface_select[0]) begin
         dxc_interface_select_dxc_interface_select[7:0] <= din[7:0];
      end
      if (we_dxc_interface_select[1]) begin
         dxc_interface_select_dxc_interface_select[15:8] <= din[15:8];
      end
      if (we_dxc_interface_select[2]) begin
         dxc_interface_select_dxc_interface_select[23:16] <= din[23:16];
      end
      if (we_dxc_interface_select[3]) begin
         dxc_interface_select_dxc_interface_select[31:24] <= din[31:24];
      end
   end

// -----------------------------------------------------------------------------
// Data read management
// -----------------------------------------------------------------------------

always @(*)
begin
   rdata_comb = 32'h00000000;
   if (re) begin
      case (addr)
         // Register ddc_control_register: ddc_control_register_ddc_mux_sel_l1 (RW)
         //                                ddc_control_register_ddc_mux_sel_l2 (RW)
         7'h00: begin
            rdata_comb[0] = ddc_control_register_ddc_mux_sel_l1;
            rdata_comb[1] = ddc_control_register_ddc_mux_sel_l2;
         end
         // Register ddc_mux_constant_ant1_1_re: ddc_mux_constant_ant1_1_re_ddc_mux_constant_ant1_1_re (RW)
         7'h04: begin
            rdata_comb[31:0] = ddc_mux_constant_ant1_1_re_ddc_mux_constant_ant1_1_re[31:0];
         end
         // Register ddc_mux_constant_ant1_1_im: ddc_mux_constant_ant1_1_im_ddc_mux_constant_ant1_1_im (RW)
         7'h08: begin
            rdata_comb[31:0] = ddc_mux_constant_ant1_1_im_ddc_mux_constant_ant1_1_im[31:0];
         end
         // Register ddc_mux_constant_ant2_1_re: ddc_mux_constant_ant2_1_re_ddc_mux_constant_ant2_1_re (RW)
         7'h0c: begin
            rdata_comb[31:0] = ddc_mux_constant_ant2_1_re_ddc_mux_constant_ant2_1_re[31:0];
         end
         // Register ddc_mux_constant_ant2_1_im: ddc_mux_constant_ant2_1_im_ddc_mux_constant_ant2_1_im (RW)
         7'h10: begin
            rdata_comb[31:0] = ddc_mux_constant_ant2_1_im_ddc_mux_constant_ant2_1_im[31:0];
         end
         // Register ddc_mux_constant_ant3_1_re: ddc_mux_constant_ant3_1_re_ddc_mux_constant_ant3_1_re (RW)
         7'h14: begin
            rdata_comb[31:0] = ddc_mux_constant_ant3_1_re_ddc_mux_constant_ant3_1_re[31:0];
         end
         // Register ddc_mux_constant_ant3_1_im: ddc_mux_constant_ant3_1_im_ddc_mux_constant_ant3_1_im (RW)
         7'h18: begin
            rdata_comb[31:0] = ddc_mux_constant_ant3_1_im_ddc_mux_constant_ant3_1_im[31:0];
         end
         // Register ddc_mux_constant_ant4_1_re: ddc_mux_constant_ant4_1_re_ddc_mux_constant_ant4_1_re (RW)
         7'h1c: begin
            rdata_comb[31:0] = ddc_mux_constant_ant4_1_re_ddc_mux_constant_ant4_1_re[31:0];
         end
         // Register ddc_mux_constant_ant4_1_im: ddc_mux_constant_ant4_1_im_ddc_mux_constant_ant4_1_im (RW)
         7'h20: begin
            rdata_comb[31:0] = ddc_mux_constant_ant4_1_im_ddc_mux_constant_ant4_1_im[31:0];
         end
         // Register ddc_mux_constant_ant1_2_re: ddc_mux_constant_ant1_2_re_ddc_mux_constant_ant1_2_re (RW)
         7'h24: begin
            rdata_comb[31:0] = ddc_mux_constant_ant1_2_re_ddc_mux_constant_ant1_2_re[31:0];
         end
         // Register ddc_mux_constant_ant1_2_im: ddc_mux_constant_ant1_2_im_ddc_mux_constant_ant1_2_im (RW)
         7'h28: begin
            rdata_comb[31:0] = ddc_mux_constant_ant1_2_im_ddc_mux_constant_ant1_2_im[31:0];
         end
         // Register ddc_mux_constant_ant2_2_re: ddc_mux_constant_ant2_2_re_ddc_mux_constant_ant2_2_re (RW)
         7'h2c: begin
            rdata_comb[31:0] = ddc_mux_constant_ant2_2_re_ddc_mux_constant_ant2_2_re[31:0];
         end
         // Register ddc_mux_constant_ant2_2_im: ddc_mux_constant_ant2_2_im_ddc_mux_constant_ant2_2_im (RW)
         7'h30: begin
            rdata_comb[31:0] = ddc_mux_constant_ant2_2_im_ddc_mux_constant_ant2_2_im[31:0];
         end
         // Register ddc_mux_constant_ant3_2_re: ddc_mux_constant_ant3_2_re_ddc_mux_constant_ant3_2_re (RW)
         7'h34: begin
            rdata_comb[31:0] = ddc_mux_constant_ant3_2_re_ddc_mux_constant_ant3_2_re[31:0];
         end
         // Register ddc_mux_constant_ant3_2_im: ddc_mux_constant_ant3_2_im_ddc_mux_constant_ant3_2_im (RW)
         7'h38: begin
            rdata_comb[31:0] = ddc_mux_constant_ant3_2_im_ddc_mux_constant_ant3_2_im[31:0];
         end
         // Register ddc_mux_constant_ant4_2_re: ddc_mux_constant_ant4_2_re_ddc_mux_constant_ant4_2_re (RW)
         7'h3c: begin
            rdata_comb[31:0] = ddc_mux_constant_ant4_2_re_ddc_mux_constant_ant4_2_re[31:0];
         end
         // Register ddc_mux_constant_ant4_2_im: ddc_mux_constant_ant4_2_im_ddc_mux_constant_ant4_2_im (RW)
         7'h40: begin
            rdata_comb[31:0] = ddc_mux_constant_ant4_2_im_ddc_mux_constant_ant4_2_im[31:0];
         end
         // Register dxc_interface_select: dxc_interface_select_dxc_interface_select (RW)
         7'h44: begin
            rdata_comb[31:0] = dxc_interface_select_dxc_interface_select[31:0];
         end
         default: begin
            rdata_comb = 32'h00000000;
         end
      endcase
   end
end

endmodule