[Recent File List]
File1={f:\project\allegro\2020\6\1041\sch\1041_0605.dsn} {06/09/2020 04:55:06 PM}
File2={f:\project\allegro\2020\6\1041\sch\1041_0605.opj} {06/09/2020 07:21:46 AM}
File3={f:\project\allegro\2020\6\1041\sch\1041_0604.dsn} {06/05/2020 01:45:11 PM}
File4={f:\project\allegro\2020\6\1041\sch\1041_0602.opj} {06/03/2020 11:08:09 AM}
File5={f:\training\allegro_case\2rtd271_l2\sch\sm271.dsn} {11/05/2019 09:56:12 AM}
File6={f:\project\allegro\2020\6\1041\sch\1041_0529.dsn} {06/02/2020 09:53:08 AM}
File7={f:\zhibo\pcb\bga\8rk3399_box\sch\rk3399_box.opj} {03/03/2020 03:29:46 PM}
File8={f:\project\allegro\2020\5\1041\sch\1041_0527.dsn} {05/27/2020 10:56:10 AM}
File9={f:\training\allegro_case\2rtd271_l2\2rtd271_l2\sch\sm271.opj} {05/28/2020 09:29:46 AM}
File10={h:\1041-1\1041\sch\1041_0527.opj} {05/27/2020 01:41:27 PM}
File11={f:\project\allegro\2020\5\1041\1041.dsn} {05/21/2020 02:11:48 PM}
File12={c:\users\administrator\desktop\1\邢正伟\4dsp_0518.dsn} {05/19/2020 06:02:21 PM}
File13={f:\project\pads\2020\5月份\design1.opj} {05/19/2020 09:51:52 AM}
File14={c:\users\administrator\desktop\1\pcb设计询价\1041.dsn} {05/13/2020 02:27:40 PM}
File15={f:\project\allegro\2020\5\pcie_hlink_v1_0-0430b\sch\pcie_hlink_v1_0-20200508.dsn} {05/08/2020 04:34:00 PM}
File16={f:\project\allegro\2020\5\pcie_hlink_v1_0-0430b\sch\pcie_hlink_v1_0-20200506.dsn} {05/06/2020 07:49:20 PM}
File17={f:\project\allegro\2020\5\pcie_hlink_v1_0-0430b\sch\pcie_hlink_v1_0-0428.opj} {04/29/2020 05:43:29 PM}
File18={f:\project\allegro\2020\5\sch\pcie_hlink_v1_0-0428.dsn} {04/29/2020 02:52:54 PM}
File19={f:\project\pads\2020\4月份\gl-x750_v2_0\sch\gl-x750_v2_0_0428.dsn} {04/29/2020 07:42:25 AM}
File20={f:\zhibo\pcb\hi3518\dsn\hi3518-ov9712-v2.opj} {04/23/2020 06:22:34 PM}

