'\" t
.nh
.TH "X86-PMULUDQ" "7" "December 2023" "Intel" "Intel x86-64 ISA Manual"
.SH NAME
PMULUDQ - MULTIPLY PACKED UNSIGNED DOUBLEWORD INTEGERS
.TS
allbox;
l l l l l 
l l l l l .
\fBOpcode/Instruction\fP	\fBOp/En\fP	\fB64/32 bit Mode Support\fP	\fBCPUID Feature Flag\fP	\fBDescription\fP
NP 0F F4 /r1 PMULUDQ mm1, mm2/m64	A	V/V	SSE2	T{
Multiply unsigned doubleword integer in mm1 by unsigned doubleword integer in mm2/m64, and store the quadword result in mm1.
T}
T{
66 0F F4 /r PMULUDQ xmm1, xmm2/m128
T}	A	V/V	SSE2	T{
Multiply packed unsigned doubleword integers in xmm1 by packed unsigned doubleword integers in xmm2/m128, and store the quadword results in xmm1.
T}
T{
VEX.128.66.0F.WIG F4 /r VPMULUDQ xmm1, xmm2, xmm3/m128
T}	B	V/V	AVX	T{
Multiply packed unsigned doubleword integers in xmm2 by packed unsigned doubleword integers in xmm3/m128, and store the quadword results in xmm1.
T}
T{
VEX.256.66.0F.WIG F4 /r VPMULUDQ ymm1, ymm2, ymm3/m256
T}	B	V/V	AVX2	T{
Multiply packed unsigned doubleword integers in ymm2 by packed unsigned doubleword integers in ymm3/m256, and store the quadword results in ymm1.
T}
T{
EVEX.128.66.0F.W1 F4 /r VPMULUDQ xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst
T}	C	V/V	AVX512VL AVX512F	T{
Multiply packed unsigned doubleword integers in xmm2 by packed unsigned doubleword integers in xmm3/m128/m64bcst, and store the quadword results in xmm1 under writemask k1.
T}
T{
EVEX.256.66.0F.W1 F4 /r VPMULUDQ ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst
T}	C	V/V	AVX512VL AVX512F	T{
Multiply packed unsigned doubleword integers in ymm2 by packed unsigned doubleword integers in ymm3/m256/m64bcst, and store the quadword results in ymm1 under writemask k1.
T}
T{
EVEX.512.66.0F.W1 F4 /r VPMULUDQ zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst
T}	C	V/V	AVX512F	T{
Multiply packed unsigned doubleword integers in zmm2 by packed unsigned doubleword integers in zmm3/m512/m64bcst, and store the quadword results in zmm1 under writemask k1.
T}
.TE

.PP
.RS

.PP
1\&. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction
Exception Classification,” in the Intel® 64 and IA-32
Architectures Software Developer’s Manual, Volume 2A, and Section
23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating
on MMX Registers,” in the Intel® 64 and IA-32 Architectures
Software Developer’s Manual, Volume 3B.

.RE

.SH INSTRUCTION OPERAND ENCODING
.TS
allbox;
l l l l l l 
l l l l l l .
\fBOp/En\fP	\fBTuple Type\fP	\fBOperand 1\fP	\fBOperand 2\fP	\fBOperand 3\fP	\fBOperand 4\fP
A	N/A	ModRM:reg (r, w)	ModRM:r/m (r)	N/A	N/A
B	N/A	ModRM:reg (w)	VEX.vvvv (r)	ModRM:r/m (r)	N/A
C	Full	ModRM:reg (w)	EVEX.vvvv (r)	ModRM:r/m (r)	N/A
.TE

.SH DESCRIPTION
Multiplies the first operand (destination operand) by the second operand
(source operand) and stores the result in the destination operand.

.PP
In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the
form of REX.R permits this instruction to access additional registers
(XMM8-XMM15).

.PP
Legacy SSE version 64-bit operand: The source operand can be an unsigned
doubleword integer stored in the low doubleword of an MMX technology
register or a 64-bit memory location. The destination operand can be an
unsigned doubleword integer stored in the low doubleword an MMX
technology register. The result is an unsigned

.PP
quadword integer stored in the destination an MMX technology register.
When a quadword result is too large to be represented in 64 bits
(overflow), the result is wrapped around and the low 64 bits are written
to the destination element (that is, the carry is ignored).

.PP
For 64-bit memory operands, 64 bits are fetched from memory, but only
the low doubleword is used in the computation.

.PP
128-bit Legacy SSE version: The second source operand is two packed
unsigned doubleword integers stored in the first (low) and third
doublewords of an XMM register or a 128-bit memory location. For 128-bit
memory operands, 128 bits are fetched from memory, but only the first
and third doublewords are used in the computation. The first source
operand is two packed unsigned doubleword integers stored in the first
and third doublewords of an XMM register. The destination contains two
packed unsigned quadword integers stored in an XMM register. Bits
(MAXVL-1:128) of the corresponding YMM destination register remain
unchanged.

.PP
VEX.128 encoded version: The second source operand is two packed
unsigned doubleword integers stored in the first (low) and third
doublewords of an XMM register or a 128-bit memory location. For 128-bit
memory operands, 128 bits are fetched from memory, but only the first
and third doublewords are used in the computation. The first source
operand is two packed unsigned doubleword integers stored in the first
and third doublewords of an XMM register. The destination contains two
packed unsigned quadword integers stored in an XMM register. Bits
(MAXVL-1:128) of the destination YMM register are zeroed.

.PP
VEX.256 encoded version: The second source operand is four packed
unsigned doubleword integers stored in the first (low), third, fifth,
and seventh doublewords of a YMM register or a 256-bit memory location.
For 256-bit memory operands, 256 bits are fetched from memory, but only
the first, third, fifth, and seventh doublewords are used in the
computation. The first source operand is four packed unsigned doubleword
integers stored in the first, third, fifth, and seventh doublewords of
an YMM register. The destination contains four packed unaligned quadword
integers stored in an YMM register.

.PP
EVEX encoded version: The input unsigned doubleword integers are taken
from the even-numbered elements of the source operands. The first source
operand is a ZMM/YMM/XMM registers. The second source operand can be an
ZMM/YMM/XMM register, a 512/256/128-bit memory location or a
512/256/128-bit vector broadcasted from a 64-bit memory location. The
destination is a ZMM/YMM/XMM register, and updated according to the
writemask at 64-bit granularity.

.SH OPERATION
.SS PMULUDQ (WITH 64-BIT OPERANDS)  href="pmuludq.html#pmuludq--with-64-bit-operands-"
class="anchor">¶

.EX
DEST[63:0] := DEST[31:0] ∗ SRC[31:0];
.EE

.SS PMULUDQ (WITH 128-BIT OPERANDS)  href="pmuludq.html#pmuludq--with-128-bit-operands-"
class="anchor">¶

.EX
DEST[63:0] := DEST[31:0] ∗ SRC[31:0];
DEST[127:64] := DEST[95:64] ∗ SRC[95:64];
.EE

.SS VPMULUDQ (VEX.128 ENCODED VERSION)  href="pmuludq.html#vpmuludq--vex-128-encoded-version-"
class="anchor">¶

.EX
DEST[63:0] := SRC1[31:0] * SRC2[31:0]
DEST[127:64] := SRC1[95:64] * SRC2[95:64]
DEST[MAXVL-1:128] := 0
.EE

.SS VPMULUDQ (VEX.256 ENCODED VERSION)  href="pmuludq.html#vpmuludq--vex-256-encoded-version-"
class="anchor">¶

.EX
DEST[63:0] := SRC1[31:0] * SRC2[31:0]
DEST[127:64] := SRC1[95:64] * SRC2[95:64
DEST[191:128] := SRC1[159:128] * SRC2[159:128]
DEST[255:192] := SRC1[223:192] * SRC2[223:192]
DEST[MAXVL-1:256] := 0
.EE

.SS VPMULUDQ (EVEX ENCODED VERSIONS)  href="pmuludq.html#vpmuludq--evex-encoded-versions-"
class="anchor">¶

.EX
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j := 0 TO KL-1
    i := j * 64
    IF k1[j] OR *no writemask* THEN
            IF (EVEX.b = 1) AND (SRC2 *is memory*)
                THEN DEST[i+63:i] := ZeroExtend64( SRC1[i+31:i]) * ZeroExtend64( SRC2[31:0] )
                ELSE DEST[i+63:i] := ZeroExtend64( SRC1[i+31:i]) * ZeroExtend64( SRC2[i+31:i] )
            FI;
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+63:i] remains unchanged*
                ELSE *zeroing-masking*
                        ; zeroing-masking
                    DEST[i+63:i] := 0
            FI
    FI;
ENDFOR
DEST[MAXVL-1:VL] := 0
.EE

.SH INTEL C/C++ COMPILER INTRINSIC EQUIVALENT  href="pmuludq.html#intel-c-c++-compiler-intrinsic-equivalent"
class="anchor">¶

.EX
VPMULUDQ __m512i _mm512_mul_epu32(__m512i a, __m512i b);

VPMULUDQ __m512i _mm512_mask_mul_epu32(__m512i s, __mmask8 k, __m512i a, __m512i b);

VPMULUDQ __m512i _mm512_maskz_mul_epu32( __mmask8 k, __m512i a, __m512i b);

VPMULUDQ __m256i _mm256_mask_mul_epu32(__m256i s, __mmask8 k, __m256i a, __m256i b);

VPMULUDQ __m256i _mm256_maskz_mul_epu32( __mmask8 k, __m256i a, __m256i b);

VPMULUDQ __m128i _mm_mask_mul_epu32(__m128i s, __mmask8 k, __m128i a, __m128i b);

VPMULUDQ __m128i _mm_maskz_mul_epu32( __mmask8 k, __m128i a, __m128i b);

PMULUDQ __m64 _mm_mul_su32 (__m64 a, __m64 b)

(V)PMULUDQ __m128i _mm_mul_epu32 ( __m128i a, __m128i b)

VPMULUDQ __m256i _mm256_mul_epu32( __m256i a, __m256i b);
.EE

.SH FLAGS AFFECTED
None.

.SH SIMD FLOATING-POINT EXCEPTIONS  href="pmuludq.html#simd-floating-point-exceptions"
class="anchor">¶

.PP
None.

.SH OTHER EXCEPTIONS
Non-EVEX-encoded instruction, see Table
2-21, “Type 4 Class Exception Conditions.”

.PP
EVEX-encoded instruction, see Table
2-49, “Type E4 Class Exception Conditions.”

.SH COLOPHON
This UNOFFICIAL, mechanically-separated, non-verified reference is
provided for convenience, but it may be
incomplete or
broken in various obvious or non-obvious ways.
Refer to Intel® 64 and IA-32 Architectures Software Developer’s
Manual
\[la]https://software.intel.com/en\-us/download/intel\-64\-and\-ia\-32\-architectures\-sdm\-combined\-volumes\-1\-2a\-2b\-2c\-2d\-3a\-3b\-3c\-3d\-and\-4\[ra]
for anything serious.

.br
This page is generated by scripts; therefore may contain visual or semantical bugs. Please report them (or better, fix them) on https://github.com/MrQubo/x86-manpages.
