TimeQuest Timing Analyzer report for processor
Sun Jul 30 10:51:05 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'clk'
 27. Slow 1200mV 0C Model Hold: 'clk'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'clk'
 40. Fast 1200mV 0C Model Hold: 'clk'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; processor                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary             ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 3.18 MHz ; 3.18 MHz        ; clk        ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+----------+------------------+
; Clock ; Slack    ; End Point TNS    ;
+-------+----------+------------------+
; clk   ; -156.669 ; -155506.379      ;
+-------+----------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.302 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -18755.844                       ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                ;
+----------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                              ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -156.669 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.536      ; 157.703    ;
; -156.401 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.536      ; 157.435    ;
; -155.965 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.536      ; 156.999    ;
; -155.907 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.366      ; 157.271    ;
; -155.588 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.380      ; 156.966    ;
; -155.554 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.366      ; 156.918    ;
; -154.793 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.364      ; 156.155    ;
; -154.442 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.364      ; 155.804    ;
; -154.293 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.184      ; 154.975    ;
; -154.206 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.120      ; 154.824    ;
; -154.206 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.120      ; 154.824    ;
; -154.054 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.355      ; 155.407    ;
; -153.974 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.198      ; 154.670    ;
; -153.967 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.291      ; 155.256    ;
; -153.967 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.291      ; 155.256    ;
; -153.940 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.184      ; 154.622    ;
; -153.887 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.134      ; 154.519    ;
; -153.887 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.134      ; 154.519    ;
; -153.853 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.120      ; 154.471    ;
; -153.853 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.120      ; 154.471    ;
; -153.848 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.120      ; 154.466    ;
; -153.848 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.120      ; 154.466    ;
; -153.786 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.355      ; 155.139    ;
; -153.699 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.291      ; 154.988    ;
; -153.699 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.291      ; 154.988    ;
; -153.609 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.291      ; 154.898    ;
; -153.609 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.291      ; 154.898    ;
; -153.563 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.358      ; 154.919    ;
; -153.529 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.134      ; 154.161    ;
; -153.529 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.134      ; 154.161    ;
; -153.495 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.120      ; 154.113    ;
; -153.495 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.120      ; 154.113    ;
; -153.350 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.355      ; 154.703    ;
; -153.344 ; processor:cpu1|control_unit:CU1|ALU_OP[1]              ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.536      ; 154.378    ;
; -153.341 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.291      ; 154.630    ;
; -153.341 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.291      ; 154.630    ;
; -153.263 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.291      ; 154.552    ;
; -153.263 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.291      ; 154.552    ;
; -153.216 ; processor:cpu1|control_unit:CU1|ALU_OP[0]              ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.536      ; 154.250    ;
; -153.203 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.079      ; 153.780    ;
; -153.179 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.182      ; 153.859    ;
; -153.092 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.118      ; 153.708    ;
; -153.092 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.118      ; 153.708    ;
; -153.078 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.357      ; 154.433    ;
; -153.029 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.080      ; 153.607    ;
; -153.027 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.358      ; 154.383    ;
; -152.935 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.079      ; 153.512    ;
; -152.905 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.291      ; 154.194    ;
; -152.905 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.291      ; 154.194    ;
; -152.828 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.182      ; 153.508    ;
; -152.761 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.080      ; 153.339    ;
; -152.741 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.118      ; 153.357    ;
; -152.741 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.118      ; 153.357    ;
; -152.734 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.118      ; 153.350    ;
; -152.734 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.118      ; 153.350    ;
; -152.662 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.358      ; 154.018    ;
; -152.499 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.079      ; 153.076    ;
; -152.442 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.092     ; 153.348    ;
; -152.383 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.118      ; 152.999    ;
; -152.383 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.118      ; 152.999    ;
; -152.325 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.080      ; 152.903    ;
; -152.268 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.091     ; 153.175    ;
; -152.123 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.078     ; 153.043    ;
; -152.089 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.092     ; 152.995    ;
; -151.949 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.176      ; 152.623    ;
; -151.949 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.077     ; 152.870    ;
; -151.915 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.091     ; 152.822    ;
; -151.862 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.112      ; 152.472    ;
; -151.862 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.112      ; 152.472    ;
; -151.843 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.364      ; 153.205    ;
; -151.504 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.112      ; 152.114    ;
; -151.504 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.112      ; 152.114    ;
; -151.464 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.175      ; 152.137    ;
; -151.413 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.176      ; 152.087    ;
; -151.377 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.111      ; 151.986    ;
; -151.377 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.111      ; 151.986    ;
; -151.328 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.094     ; 152.232    ;
; -151.326 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.112      ; 151.936    ;
; -151.326 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.112      ; 151.936    ;
; -151.154 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.093     ; 152.059    ;
; -151.088 ; processor:cpu1|control_unit:CU1|PASS_AC                ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.536      ; 152.122    ;
; -151.048 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.176      ; 151.722    ;
; -151.038 ; processor:cpu1|control_unit:CU1|ALU_OP[2]              ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.536      ; 152.072    ;
; -151.019 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.111      ; 151.628    ;
; -151.019 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.111      ; 151.628    ;
; -150.977 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.094     ; 151.881    ;
; -150.968 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.112      ; 151.578    ;
; -150.968 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.112      ; 151.578    ;
; -150.961 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.112      ; 151.571    ;
; -150.961 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.112      ; 151.571    ;
; -150.803 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.093     ; 151.708    ;
; -150.729 ; processor:cpu1|control_unit:CU1|ALU_OP[1]              ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.355      ; 152.082    ;
; -150.642 ; processor:cpu1|control_unit:CU1|ALU_OP[1]              ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.291      ; 151.931    ;
; -150.642 ; processor:cpu1|control_unit:CU1|ALU_OP[1]              ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.291      ; 151.931    ;
; -150.603 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.112      ; 151.213    ;
; -150.603 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.112      ; 151.213    ;
; -150.601 ; processor:cpu1|control_unit:CU1|ALU_OP[0]              ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.355      ; 151.954    ;
; -150.514 ; processor:cpu1|control_unit:CU1|ALU_OP[0]              ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.291      ; 151.803    ;
; -150.514 ; processor:cpu1|control_unit:CU1|ALU_OP[0]              ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.291      ; 151.803    ;
; -150.402 ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; -0.015     ; 151.385    ;
+----------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.302 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_RAMportB_Address[9]   ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.433      ; 0.957      ;
; 0.308 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_RAMportB_Address[12]  ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.433      ; 0.963      ;
; 0.352 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_RAMportB_Address[6]   ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.433      ; 1.007      ;
; 0.353 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_RAMportB_Address[5]   ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a74~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.433      ; 1.008      ;
; 0.386 ; processor:cpu1|control_unit:CU1|INC_PC                                                 ; processor:cpu1|control_unit:CU1|INC_PC                                                                                 ; clk          ; clk         ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; processor:cpu1|control_unit:CU1|state[2]                                               ; processor:cpu1|control_unit:CU1|state[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.097      ; 0.669      ;
; 0.401 ; processor:cpu1|control_unit:CU1|CLR_PC                                                 ; processor:cpu1|control_unit:CU1|CLR_PC                                                                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; processor:cpu1|control_unit:CU1|LD_IR_PC                                               ; processor:cpu1|control_unit:CU1|LD_IR_PC                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]                               ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[2]                               ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[2]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[3]                               ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[3]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[1]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[1]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[2]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[2]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[0]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[0]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[3]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[3]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[5]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[5]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[6]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[6]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[7]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[7]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[4]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[4]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|next_state.STATE_RX1                                                ; UART_FSM:uart_fsm1|next_state.STATE_RX1                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|next_state.STATE_RX2                                                ; UART_FSM:uart_fsm1|next_state.STATE_RX2                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|ser_wr_en                                                           ; UART_FSM:uart_fsm1|ser_wr_en                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START                    ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP                     ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_IDLE                     ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_IDLE                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|curr_state.STATE_END1                                               ; UART_FSM:uart_fsm1|curr_state.STATE_END1                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|next_state.STATE_CHECK_RX                                           ; UART_FSM:uart_fsm1|next_state.STATE_CHECK_RX                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|imgo_cnt_sel                                                        ; UART_FSM:uart_fsm1|imgo_cnt_sel                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|output_read_img_len[0]                                              ; UART_FSM:uart_fsm1|output_read_img_len[0]                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX                                           ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|rx_rdy_clr                                                          ; UART_FSM:uart_fsm1|rx_rdy_clr                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|rdy                                     ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|rdy                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|next_state.STATE_RX3                                                ; UART_FSM:uart_fsm1|next_state.STATE_RX3                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                                            ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|ram_sel.INS_RAM                                                     ; UART_FSM:uart_fsm1|ram_sel.INS_RAM                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|ram_we_img_in                                                       ; UART_FSM:uart_fsm1|ram_we_img_in                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|start_flag                                                          ; UART_FSM:uart_fsm1|start_flag                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|ram_ins_we                                                          ; UART_FSM:uart_fsm1|ram_ins_we                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|led_rx                                                              ; UART_FSM:uart_fsm1|led_rx                                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|led_tx                                                              ; UART_FSM:uart_fsm1|led_tx                                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[0]                            ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[0]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[1]                            ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[1]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[2]                            ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[2]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|state.000                   ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|state.000                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|state.Read_Wait             ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|state.Read_Wait                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Tag_Write                   ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Tag_Write                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Valid_Write                 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Valid_Write                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Valid_Bit                   ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Valid_Bit                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]                               ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[2]                               ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[2]                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]                               ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[3]                               ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[3]                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|state.Write_Wait            ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|state.Write_Wait                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_Write_Enable          ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_Write_Enable                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_Processor_Write_Ready ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_Processor_Write_Ready                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_we                                 ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_we                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; memory_unit:mu1|img_in_ddr:MI_IMG|we_flag                                              ; memory_unit:mu1|img_in_ddr:MI_IMG|we_flag                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_re                                 ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_re                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Ram_Read                    ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Ram_Read                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; memory_unit:mu1|img_in_ddr:MI_IMG|re_flag                                              ; memory_unit:mu1|img_in_ddr:MI_IMG|re_flag                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_RAMportB_Address[3]   ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.433      ; 1.058      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[35]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[35]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[43]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[43]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; processor:cpu1|control_unit:CU1|d_ready_reg_read                                       ; processor:cpu1|control_unit:CU1|d_ready_reg_read                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; processor:cpu1|control_unit:CU1|d_ready_reg_write                                      ; processor:cpu1|control_unit:CU1|d_ready_reg_write                                                                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[112]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[112]                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[64]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[64]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[80]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[80]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[96]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[96]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[88]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[88]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[120]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[120]                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[92]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[92]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[76]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[76]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[124]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[124]                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[116]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[116]                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[100]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[100]                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[68]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[68]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[84]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[84]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[85]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[85]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[117]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[117]                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[101]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[101]                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[69]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[69]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[77]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[77]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[93]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[93]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[125]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[125]                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[127]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[127]                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[95]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[95]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[87]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[87]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[119]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[119]                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[126]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[126]                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[94]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[94]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[86]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[86]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[118]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[118]                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[71]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[71]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[103]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[103]                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[102]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[102]                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[70]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[70]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[2]                ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[2]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[10]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[10]                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[3]                ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[3]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~portb_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~portb_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~portb_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~portb_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a114~porta_we_reg       ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 3.148 ; 3.622 ; Rise       ; clk             ;
; rx        ; clk        ; 5.279 ; 5.716 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -1.576 ; -2.091 ; Rise       ; clk             ;
; rx        ; clk        ; -2.518 ; -3.044 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; led_rx    ; clk        ; 9.271  ; 9.325  ; Rise       ; clk             ;
; led_tx    ; clk        ; 8.592  ; 8.663  ; Rise       ; clk             ;
; tx        ; clk        ; 14.009 ; 14.500 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; led_rx    ; clk        ; 8.945  ; 8.995  ; Rise       ; clk             ;
; led_tx    ; clk        ; 8.293  ; 8.359  ; Rise       ; clk             ;
; tx        ; clk        ; 13.557 ; 14.045 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary              ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 3.46 MHz ; 3.46 MHz        ; clk        ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+----------+-----------------+
; Clock ; Slack    ; End Point TNS   ;
+-------+----------+-----------------+
; clk   ; -144.177 ; -142584.213     ;
+-------+----------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.315 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -18687.512                      ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                 ;
+----------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                              ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -144.177 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.475      ; 145.151    ;
; -143.955 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.475      ; 144.929    ;
; -143.489 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.475      ; 144.463    ;
; -143.428 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.327      ; 144.754    ;
; -143.130 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.327      ; 144.456    ;
; -143.102 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.334      ; 144.435    ;
; -142.409 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.325      ; 143.733    ;
; -142.078 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.325      ; 143.402    ;
; -141.880 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.182      ; 142.561    ;
; -141.779 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.120      ; 142.398    ;
; -141.770 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.120      ; 142.389    ;
; -141.628 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.331      ; 142.958    ;
; -141.582 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.182      ; 142.263    ;
; -141.554 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.189      ; 142.242    ;
; -141.527 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.269      ; 142.795    ;
; -141.518 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.269      ; 142.786    ;
; -141.481 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.120      ; 142.100    ;
; -141.472 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.120      ; 142.091    ;
; -141.453 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.127      ; 142.079    ;
; -141.447 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.120      ; 142.066    ;
; -141.447 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.120      ; 142.066    ;
; -141.444 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.127      ; 142.070    ;
; -141.406 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.331      ; 142.736    ;
; -141.305 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.269      ; 142.573    ;
; -141.296 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.269      ; 142.564    ;
; -141.280 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.318      ; 142.597    ;
; -141.195 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.269      ; 142.463    ;
; -141.195 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.269      ; 142.463    ;
; -141.149 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.120      ; 141.768    ;
; -141.149 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.120      ; 141.768    ;
; -141.121 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.127      ; 141.747    ;
; -141.121 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.127      ; 141.747    ;
; -141.106 ; processor:cpu1|control_unit:CU1|ALU_OP[1]              ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.475      ; 142.080    ;
; -140.988 ; processor:cpu1|control_unit:CU1|ALU_OP[0]              ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.475      ; 141.962    ;
; -140.973 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.269      ; 142.241    ;
; -140.973 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.269      ; 142.241    ;
; -140.940 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.331      ; 142.270    ;
; -140.925 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.074      ; 141.498    ;
; -140.861 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.180      ; 141.540    ;
; -140.850 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.318      ; 142.167    ;
; -140.839 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.269      ; 142.107    ;
; -140.830 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.269      ; 142.098    ;
; -140.783 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.318      ; 142.100    ;
; -140.760 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.118      ; 141.377    ;
; -140.754 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.074      ; 141.327    ;
; -140.751 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.118      ; 141.368    ;
; -140.703 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.074      ; 141.276    ;
; -140.532 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.074      ; 141.105    ;
; -140.530 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.180      ; 141.209    ;
; -140.507 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.269      ; 141.775    ;
; -140.507 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.269      ; 141.775    ;
; -140.452 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.318      ; 141.769    ;
; -140.429 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.118      ; 141.046    ;
; -140.428 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.118      ; 141.045    ;
; -140.428 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.118      ; 141.045    ;
; -140.420 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.118      ; 141.037    ;
; -140.237 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.074      ; 140.810    ;
; -140.177 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.075     ; 141.101    ;
; -140.097 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.118      ; 140.714    ;
; -140.097 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.118      ; 140.714    ;
; -140.066 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.074      ; 140.639    ;
; -140.006 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.075     ; 140.930    ;
; -139.879 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.075     ; 140.803    ;
; -139.851 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.068     ; 140.782    ;
; -139.732 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.173      ; 140.404    ;
; -139.708 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.075     ; 140.632    ;
; -139.680 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.068     ; 140.611    ;
; -139.675 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.325      ; 140.999    ;
; -139.631 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.111      ; 140.241    ;
; -139.622 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.111      ; 140.232    ;
; -139.302 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.173      ; 139.974    ;
; -139.299 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.111      ; 139.909    ;
; -139.299 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.111      ; 139.909    ;
; -139.235 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.173      ; 139.907    ;
; -139.201 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.111      ; 139.811    ;
; -139.192 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.111      ; 139.802    ;
; -139.158 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.077     ; 140.080    ;
; -139.134 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.111      ; 139.744    ;
; -139.125 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.111      ; 139.735    ;
; -139.024 ; processor:cpu1|control_unit:CU1|PASS_AC                ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.475      ; 139.998    ;
; -138.987 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.077     ; 139.909    ;
; -138.952 ; processor:cpu1|control_unit:CU1|ALU_OP[2]              ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.475      ; 139.926    ;
; -138.904 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.173      ; 139.576    ;
; -138.869 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.111      ; 139.479    ;
; -138.869 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.111      ; 139.479    ;
; -138.827 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.077     ; 139.749    ;
; -138.803 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.111      ; 139.413    ;
; -138.802 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.111      ; 139.412    ;
; -138.802 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.111      ; 139.412    ;
; -138.794 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.111      ; 139.404    ;
; -138.656 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.077     ; 139.578    ;
; -138.557 ; processor:cpu1|control_unit:CU1|ALU_OP[1]              ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.331      ; 139.887    ;
; -138.471 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.111      ; 139.081    ;
; -138.471 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.111      ; 139.081    ;
; -138.456 ; processor:cpu1|control_unit:CU1|ALU_OP[1]              ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.269      ; 139.724    ;
; -138.447 ; processor:cpu1|control_unit:CU1|ALU_OP[1]              ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.269      ; 139.715    ;
; -138.439 ; processor:cpu1|control_unit:CU1|ALU_OP[0]              ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.331      ; 139.769    ;
; -138.373 ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; -0.010     ; 139.362    ;
; -138.338 ; processor:cpu1|control_unit:CU1|ALU_OP[0]              ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.269      ; 139.606    ;
; -138.329 ; processor:cpu1|control_unit:CU1|ALU_OP[0]              ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.269      ; 139.597    ;
+----------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.315 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_RAMportB_Address[9]   ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a3~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.387      ; 0.903      ;
; 0.319 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_RAMportB_Address[12]  ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a3~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.387      ; 0.907      ;
; 0.339 ; processor:cpu1|control_unit:CU1|INC_PC                                                 ; processor:cpu1|control_unit:CU1|INC_PC                                                                                ; clk          ; clk         ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; processor:cpu1|control_unit:CU1|state[2]                                               ; processor:cpu1|control_unit:CU1|state[2]                                                                              ; clk          ; clk         ; 0.000        ; 0.087      ; 0.597      ;
; 0.352 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[0]                            ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[0]                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[1]                            ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[1]                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[2]                            ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[2]                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|next_state.STATE_RX1                                                ; UART_FSM:uart_fsm1|next_state.STATE_RX1                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|ser_wr_en                                                           ; UART_FSM:uart_fsm1|ser_wr_en                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|curr_state.STATE_END1                                               ; UART_FSM:uart_fsm1|curr_state.STATE_END1                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|next_state.STATE_CHECK_RX                                           ; UART_FSM:uart_fsm1|next_state.STATE_CHECK_RX                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|imgo_cnt_sel                                                        ; UART_FSM:uart_fsm1|imgo_cnt_sel                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|output_read_img_len[0]                                              ; UART_FSM:uart_fsm1|output_read_img_len[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX                                           ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|rx_rdy_clr                                                          ; UART_FSM:uart_fsm1|rx_rdy_clr                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|rdy                                     ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|rdy                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                                            ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|ram_sel.INS_RAM                                                     ; UART_FSM:uart_fsm1|ram_sel.INS_RAM                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|ram_we_img_in                                                       ; UART_FSM:uart_fsm1|ram_we_img_in                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|start_flag                                                          ; UART_FSM:uart_fsm1|start_flag                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|ram_ins_we                                                          ; UART_FSM:uart_fsm1|ram_ins_we                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|led_rx                                                              ; UART_FSM:uart_fsm1|led_rx                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|led_tx                                                              ; UART_FSM:uart_fsm1|led_tx                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; processor:cpu1|control_unit:CU1|CLR_PC                                                 ; processor:cpu1|control_unit:CU1|CLR_PC                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|state.000                   ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|state.000                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Valid_Write                 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Valid_Write                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Valid_Bit                   ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Valid_Bit                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]                               ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[2]                               ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[2]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]                               ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]                               ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[2]                               ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[2]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[3]                               ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[3]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[3]                               ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[3]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[1]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[1]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[2]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[2]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[0]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[0]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[3]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[3]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[5]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[5]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[6]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[6]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[7]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[7]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[4]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[4]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|next_state.STATE_RX2                                                ; UART_FSM:uart_fsm1|next_state.STATE_RX2                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START                    ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP                     ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_IDLE                     ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_IDLE                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|next_state.STATE_RX3                                                ; UART_FSM:uart_fsm1|next_state.STATE_RX3                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_we                                 ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_we                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; memory_unit:mu1|img_in_ddr:MI_IMG|we_flag                                              ; memory_unit:mu1|img_in_ddr:MI_IMG|we_flag                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_re                                 ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_re                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Ram_Read                    ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Ram_Read                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; memory_unit:mu1|img_in_ddr:MI_IMG|re_flag                                              ; memory_unit:mu1|img_in_ddr:MI_IMG|re_flag                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; processor:cpu1|control_unit:CU1|LD_IR_PC                                               ; processor:cpu1|control_unit:CU1|LD_IR_PC                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|state.Read_Wait             ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|state.Read_Wait                                            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Tag_Write                   ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Tag_Write                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|state.Write_Wait            ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|state.Write_Wait                                           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_Write_Enable          ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_Write_Enable                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_Processor_Write_Ready ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_Processor_Write_Ready                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; processor:cpu1|control_unit:CU1|d_ready_reg_read                                       ; processor:cpu1|control_unit:CU1|d_ready_reg_read                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; processor:cpu1|control_unit:CU1|d_ready_reg_write                                      ; processor:cpu1|control_unit:CU1|d_ready_reg_write                                                                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[35]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[35]                                              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[43]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[43]                                              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[183]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[183]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[163]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[163]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[167]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[167]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[179]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[179]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[187]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[187]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[191]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[191]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[175]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[175]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[171]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[171]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[133]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[133]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[129]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[129]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[112]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[112]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[64]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[64]                                              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[80]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[80]                                              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[96]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[96]                                              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[120]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[120]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[92]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[92]                                              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[76]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[76]                                              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[124]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[124]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[116]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[116]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[100]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[100]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[68]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[68]                                              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[84]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[84]                                              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[85]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[85]                                              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[117]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[117]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[101]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[101]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[69]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[69]                                              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[77]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[77]                                              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[93]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[93]                                              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[125]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[125]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[119]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[119]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[118]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[118]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[71]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[71]                                              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[103]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[103]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[102]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[102]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[70]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[70]                                              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[3]                ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[3]                                               ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[11]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[11]                                              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[240]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[240]                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                    ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~portb_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~portb_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~portb_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~portb_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a114~porta_we_reg       ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 2.835 ; 3.126 ; Rise       ; clk             ;
; rx        ; clk        ; 4.723 ; 5.067 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -1.374 ; -1.763 ; Rise       ; clk             ;
; rx        ; clk        ; -2.267 ; -2.610 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; led_rx    ; clk        ; 8.418  ; 8.370  ; Rise       ; clk             ;
; led_tx    ; clk        ; 7.792  ; 7.775  ; Rise       ; clk             ;
; tx        ; clk        ; 12.487 ; 13.286 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; led_rx    ; clk        ; 8.104  ; 8.058  ; Rise       ; clk             ;
; led_tx    ; clk        ; 7.503  ; 7.486  ; Rise       ; clk             ;
; tx        ; clk        ; 12.066 ; 12.850 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clk   ; -78.595 ; -72475.745       ;
+-------+---------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.117 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -17118.291                      ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                ;
+---------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -78.595 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.759      ; 79.841     ;
; -78.481 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.759      ; 79.727     ;
; -78.476 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.190      ; 79.653     ;
; -78.339 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.196      ; 79.522     ;
; -78.285 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.190      ; 79.462     ;
; -78.273 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.759      ; 79.519     ;
; -78.254 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.411     ; 78.330     ;
; -78.202 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.437     ; 78.252     ;
; -78.178 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.437     ; 78.228     ;
; -78.117 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.405     ; 78.199     ;
; -78.065 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.431     ; 78.121     ;
; -78.063 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.411     ; 78.139     ;
; -78.041 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.431     ; 78.097     ;
; -78.032 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.437     ; 78.082     ;
; -78.032 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.437     ; 78.082     ;
; -78.011 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.437     ; 78.061     ;
; -77.987 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.437     ; 78.037     ;
; -77.919 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.187      ; 79.093     ;
; -77.895 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.431     ; 77.951     ;
; -77.895 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.431     ; 77.951     ;
; -77.841 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.437     ; 77.891     ;
; -77.841 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.437     ; 77.891     ;
; -77.748 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.187      ; 78.922     ;
; -77.697 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.414     ; 77.770     ;
; -77.645 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.440     ; 77.692     ;
; -77.621 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.440     ; 77.668     ;
; -77.526 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.414     ; 77.599     ;
; -77.475 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.440     ; 77.522     ;
; -77.475 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.440     ; 77.522     ;
; -77.474 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.440     ; 77.521     ;
; -77.450 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.440     ; 77.497     ;
; -77.372 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.159      ; 78.518     ;
; -77.347 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.186      ; 78.520     ;
; -77.320 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.133      ; 78.440     ;
; -77.304 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.440     ; 77.351     ;
; -77.304 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.440     ; 77.351     ;
; -77.296 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.133      ; 78.416     ;
; -77.258 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.159      ; 78.404     ;
; -77.206 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.133      ; 78.326     ;
; -77.182 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.133      ; 78.302     ;
; -77.150 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.133      ; 78.270     ;
; -77.150 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.133      ; 78.270     ;
; -77.143 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.184      ; 78.314     ;
; -77.125 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.415     ; 77.197     ;
; -77.073 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.441     ; 77.119     ;
; -77.062 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.184      ; 78.233     ;
; -77.050 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.159      ; 78.196     ;
; -77.049 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.441     ; 77.095     ;
; -77.036 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.133      ; 78.156     ;
; -77.036 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.133      ; 78.156     ;
; -77.016 ; processor:cpu1|control_unit:CU1|ALU_OP[1]              ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.759      ; 78.262     ;
; -76.998 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.133      ; 78.118     ;
; -76.974 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.133      ; 78.094     ;
; -76.935 ; processor:cpu1|control_unit:CU1|ALU_OP[0]              ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.759      ; 78.181     ;
; -76.921 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.417     ; 76.991     ;
; -76.903 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.441     ; 76.949     ;
; -76.903 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.441     ; 76.949     ;
; -76.892 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.184      ; 78.063     ;
; -76.869 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.443     ; 76.913     ;
; -76.845 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.443     ; 76.889     ;
; -76.840 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.417     ; 76.910     ;
; -76.828 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.133      ; 77.948     ;
; -76.828 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.133      ; 77.948     ;
; -76.788 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.443     ; 76.832     ;
; -76.770 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.519      ; 77.776     ;
; -76.764 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.443     ; 76.808     ;
; -76.699 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.443     ; 76.743     ;
; -76.699 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.443     ; 76.743     ;
; -76.683 ; processor:cpu1|control_unit:CU1|AMUX[0]                ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.521      ; 77.691     ;
; -76.670 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.417     ; 76.740     ;
; -76.656 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.519      ; 77.662     ;
; -76.651 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.050     ; 77.588     ;
; -76.618 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.443     ; 76.662     ;
; -76.618 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.443     ; 76.662     ;
; -76.618 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.443     ; 76.662     ;
; -76.594 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.443     ; 76.638     ;
; -76.569 ; processor:cpu1|control_unit:CU1|AMUX[1]                ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.521      ; 77.577     ;
; -76.564 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.048     ; 77.503     ;
; -76.514 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.044     ; 77.457     ;
; -76.473 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4]  ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.187      ; 77.647     ;
; -76.460 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.050     ; 77.397     ;
; -76.448 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.443     ; 76.492     ;
; -76.448 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.443     ; 76.492     ;
; -76.448 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.519      ; 77.454     ;
; -76.427 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.042     ; 77.372     ;
; -76.373 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.048     ; 77.312     ;
; -76.361 ; processor:cpu1|control_unit:CU1|AMUX[2]                ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.521      ; 77.369     ;
; -76.251 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4]  ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.414     ; 76.324     ;
; -76.199 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4]  ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.440     ; 76.246     ;
; -76.175 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4]  ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.440     ; 76.222     ;
; -76.094 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.053     ; 77.028     ;
; -76.029 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4]  ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.440     ; 76.076     ;
; -76.029 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4]  ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.440     ; 76.076     ;
; -76.007 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.051     ; 76.943     ;
; -75.923 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.053     ; 76.857     ;
; -75.917 ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; -0.009     ; 76.895     ;
; -75.887 ; processor:cpu1|control_unit:CU1|PASS_AC                ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.759      ; 77.133     ;
; -75.846 ; processor:cpu1|control_unit:CU1|ALU_OP[2]              ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.759      ; 77.092     ;
; -75.836 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0]  ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.051     ; 76.772     ;
; -75.793 ; processor:cpu1|control_unit:CU1|ALU_OP[1]              ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.159      ; 76.939     ;
+---------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.117 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_RAMportB_Address[9]  ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.223      ; 0.444      ;
; 0.117 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_RAMportB_Address[12] ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.223      ; 0.444      ;
; 0.136 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_RAMportB_Address[6]  ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.223      ; 0.463      ;
; 0.137 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_RAMportB_Address[5]  ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a74~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.222      ; 0.463      ;
; 0.173 ; processor:cpu1|control_unit:CU1|INC_PC                                                ; processor:cpu1|control_unit:CU1|INC_PC                                                                                 ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; processor:cpu1|control_unit:CU1|state[2]                                              ; processor:cpu1|control_unit:CU1|state[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.175 ; memory_unit:mu1|CacheTop:CacheModule|FSMControl:FSMControl|Cache_RAMportB_Address[3]  ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.223      ; 0.502      ;
; 0.179 ; processor:cpu1|control_unit:CU1|d_ready_reg_read                                      ; processor:cpu1|control_unit:CU1|d_ready_reg_read                                                                       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; processor:cpu1|control_unit:CU1|d_ready_reg_write                                     ; processor:cpu1|control_unit:CU1|d_ready_reg_write                                                                      ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; processor:cpu1|control_unit:CU1|CLR_PC                                                ; processor:cpu1|control_unit:CU1|CLR_PC                                                                                 ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; processor:cpu1|control_unit:CU1|LD_IR_PC                                              ; processor:cpu1|control_unit:CU1|LD_IR_PC                                                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[35]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[35]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[43]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[43]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[183]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[183]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[163]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[163]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[167]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[167]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[179]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[179]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[187]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[187]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[191]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[191]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[175]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[175]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[171]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[171]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[141]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[141]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[133]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[133]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[129]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[129]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[157]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[157]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[149]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[149]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[107]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[107]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[112]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[112]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[64]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[64]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[80]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[80]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[96]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[96]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[72]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[72]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[120]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[120]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[92]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[92]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[76]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[76]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[124]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[124]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[116]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[116]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[100]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[100]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[68]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[68]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[84]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[84]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[85]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[85]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[117]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[117]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[101]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[101]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[69]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[69]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[77]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[77]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[93]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[93]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[125]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[125]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[119]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[119]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[118]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[118]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[79]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[79]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[71]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[71]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[103]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[103]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[78]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[78]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[102]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[102]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[70]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[70]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[2]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[2]                                                ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[10]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[10]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[3]               ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[3]                                                ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[11]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[11]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[50]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[50]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[58]              ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[58]                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[240]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[240]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[208]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[208]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[209]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[209]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[241]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[241]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[244]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[244]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[212]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[212]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[213]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[213]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[245]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[245]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[229]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[229]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[228]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[228]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[196]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[196]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[197]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[197]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[224]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[224]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[193]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[193]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[192]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[192]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[225]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[225]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[253]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[253]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[252]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[252]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[254]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[254]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[248]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[248]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[250]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[250]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[251]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[251]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[249]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[249]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[220]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[220]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[221]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[221]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[218]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[218]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[219]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[219]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[216]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[216]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[217]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[217]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[206]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[206]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[238]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[238]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[237]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[237]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[204]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[204]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[205]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[205]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[236]             ; memory_unit:mu1|CacheTop:CacheModule|Validcache:Validcache|ValidBits[236]                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[2]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[2]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[3]                              ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[3]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                         ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_END1     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_END2     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_END3     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX1      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX2      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX3      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_START1   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_START2   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_TX1      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|imgo_cnt_sel              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[10]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[11]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[12]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[13]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[14]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[15]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[16]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[17]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[18]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[19]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[20]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[21]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[22]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[23]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[11]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[13]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[14]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[15]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[16]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[17]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[18]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[19]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[20]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[21]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[22]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[23]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|led_rx                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|led_tx                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[11]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[13]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[14]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[15]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[16]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[17]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[18]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[19]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[20]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[21]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[22]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[23]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|mode.CMD_DEC              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|next_state.STATE_CHECK_RX ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|next_state.STATE_RX1      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|next_state.STATE_RX2      ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 1.458 ; 2.336 ; Rise       ; clk             ;
; rx        ; clk        ; 2.581 ; 3.360 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -0.720 ; -1.556 ; Rise       ; clk             ;
; rx        ; clk        ; -1.207 ; -2.116 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led_rx    ; clk        ; 4.786 ; 5.032 ; Rise       ; clk             ;
; led_tx    ; clk        ; 4.458 ; 4.650 ; Rise       ; clk             ;
; tx        ; clk        ; 8.045 ; 7.930 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led_rx    ; clk        ; 4.617 ; 4.853 ; Rise       ; clk             ;
; led_tx    ; clk        ; 4.303 ; 4.487 ; Rise       ; clk             ;
; tx        ; clk        ; 7.797 ; 7.698 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+------------------+-------------+-------+----------+---------+---------------------+
; Clock            ; Setup       ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -156.669    ; 0.117 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -156.669    ; 0.117 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -155506.379 ; 0.0   ; 0.0      ; 0.0     ; -18755.844          ;
;  clk             ; -155506.379 ; 0.000 ; N/A      ; N/A     ; -18755.844          ;
+------------------+-------------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 3.148 ; 3.622 ; Rise       ; clk             ;
; rx        ; clk        ; 5.279 ; 5.716 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -0.720 ; -1.556 ; Rise       ; clk             ;
; rx        ; clk        ; -1.207 ; -2.116 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; led_rx    ; clk        ; 9.271  ; 9.325  ; Rise       ; clk             ;
; led_tx    ; clk        ; 8.592  ; 8.663  ; Rise       ; clk             ;
; tx        ; clk        ; 14.009 ; 14.500 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led_rx    ; clk        ; 4.617 ; 4.853 ; Rise       ; clk             ;
; led_tx    ; clk        ; 4.303 ; 4.487 ; Rise       ; clk             ;
; tx        ; clk        ; 7.797 ; 7.698 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_rx        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_tx        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rx                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; led_rx        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_tx        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; led_rx        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_tx        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; led_rx        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_tx        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------+
; Setup Transfers                                                                   ;
+------------+----------+--------------+--------------+--------------+--------------+
; From Clock ; To Clock ; RR Paths     ; FR Paths     ; RF Paths     ; FF Paths     ;
+------------+----------+--------------+--------------+--------------+--------------+
; clk        ; clk      ; > 2147483647 ; > 2147483647 ; > 2147483647 ; > 2147483647 ;
+------------+----------+--------------+--------------+--------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------+
; Hold Transfers                                                                    ;
+------------+----------+--------------+--------------+--------------+--------------+
; From Clock ; To Clock ; RR Paths     ; FR Paths     ; RF Paths     ; FF Paths     ;
+------------+----------+--------------+--------------+--------------+--------------+
; clk        ; clk      ; > 2147483647 ; > 2147483647 ; > 2147483647 ; > 2147483647 ;
+------------+----------+--------------+--------------+--------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 34    ; 34   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sun Jul 30 10:50:46 2017
Info: Command: quartus_sta processor -c processor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|AC|data_out[18]~42|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux0~1|dataa"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux0~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~36|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~36|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[18]~42|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~36|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~36|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~36|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~36|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~2|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~2|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[18]~42|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~34|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~34|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~0|datad"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux1~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~34|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~34|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~2|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~2|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[17]~43|dataa"
    Warning (332126): Node "cpu1|DP1|AC|data_out[17]~43|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux1~2|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~32|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~32|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~0|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~1|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~34|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~34|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[17]~43|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~34|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~34|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~3|datad"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add1~32|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~32|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[16]~44|dataa"
    Warning (332126): Node "cpu1|DP1|AC|data_out[16]~44|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux2~2|datab"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux2~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~32|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~32|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~2|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[16]~44|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~32|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~32|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~30|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~30|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~0|datad"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add1~30|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~30|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~0|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[15]~39|datad"
    Warning (332126): Node "cpu1|DP1|AC|data_out[15]~39|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[15]~41|datad"
    Warning (332126): Node "cpu1|DP1|AC|data_out[15]~41|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux3~2|datac"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux3~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~30|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~30|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~2|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~2|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[15]~39|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~30|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~30|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~28|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~28|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~1|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~2|datac"
Warning (332125): Found combinational loop of 21 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add1~28|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~28|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~0|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~0|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[14]~36|datac"
    Warning (332126): Node "cpu1|DP1|AC|data_out[14]~36|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux4~3|dataa"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux4~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~28|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~28|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~2|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[14]~36|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~28|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~28|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~26|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~26|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~1|datab"
Warning (332125): Found combinational loop of 19 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add1~26|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~26|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~1|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~1|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[13]~34|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[13]~34|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux5~4|datac"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux5~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~24|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~24|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~4|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[13]~34|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~26|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~26|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~26|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~26|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~4|datac"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add1~24|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~24|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~5|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~5|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[12]~38|datad"
    Warning (332126): Node "cpu1|DP1|AC|data_out[12]~38|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux6~5|datab"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux6~5|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~24|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~24|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~5|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~22|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~22|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~2|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~24|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~24|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~5|datab"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add1~22|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~22|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~5|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~5|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[11]~33|datad"
    Warning (332126): Node "cpu1|DP1|AC|data_out[11]~33|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~22|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~22|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~2|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~5|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~20|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~20|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~2|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~22|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~22|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~5|dataa"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add1~20|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~20|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~5|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~5|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[10]~32|datac"
    Warning (332126): Node "cpu1|DP1|AC|data_out[10]~32|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux8~2|datab"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux8~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~20|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~20|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~5|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~18|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~18|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~2|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~20|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~20|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~5|datac"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add1~18|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~18|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~6|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~6|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[9]~31|dataa"
    Warning (332126): Node "cpu1|DP1|AC|data_out[9]~31|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~1|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~16|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~16|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~5|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~5|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~6|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~18|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~18|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~18|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~18|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~6|dataa"
Warning (332125): Found combinational loop of 25 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add1~16|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~16|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~8|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~8|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[8]~30|datac"
    Warning (332126): Node "cpu1|DP1|AC|data_out[8]~30|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~2|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~16|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~16|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~8|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~14|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~14|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~6|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~6|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~7|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~7|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~8|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~16|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~16|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~5|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~5|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~6|dataa"
Warning (332125): Found combinational loop of 25 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add1~14|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~14|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~8|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~8|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[7]~29|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[7]~29|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux11~3|dataa"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux11~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~14|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~14|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~7|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~7|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~8|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~14|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~14|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~5|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~5|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~6|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~6|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[7]~29|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~12|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~12|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~6|datad"
Warning (332125): Found combinational loop of 25 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add1~12|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~12|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~8|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~8|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[6]~28|datac"
    Warning (332126): Node "cpu1|DP1|AC|data_out[6]~28|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux12~3|dataa"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux12~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~12|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~12|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~7|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~7|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~8|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~12|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~12|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~5|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~5|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~6|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~6|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[6]~28|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~10|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~10|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~4|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~6|datab"
Warning (332125): Found combinational loop of 25 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add1~10|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~10|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~8|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~8|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[5]~27|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[5]~27|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux13~3|datab"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux13~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~10|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~10|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~5|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~5|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~6|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~6|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[5]~27|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~8|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~8|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~6|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~10|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~10|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~7|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~7|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~8|datab"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add1~8|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~8|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~4|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[4]~26|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[4]~26|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux14~3|dataa"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux14~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~8|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~8|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~2|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~2|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[4]~26|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~8|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~8|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~6|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~6|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~1|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~2|dataa"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add1~6|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~6|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~4|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[3]~25|dataa"
    Warning (332126): Node "cpu1|DP1|AC|data_out[3]~25|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~6|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~6|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~4|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~6|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~6|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~2|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[3]~25|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~2|datab"
Warning (332125): Found combinational loop of 27 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add1~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~4|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[2]~24|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[2]~24|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux16~4|dataa"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux16~4|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux16~5|datab"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux16~5|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux16~6|dataa"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux16~6|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~2|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~2|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[2]~24|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~2|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~1|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~4|dataa"
Warning (332125): Found combinational loop of 24 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add1~2|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~5|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~5|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[1]~23|dataa"
    Warning (332126): Node "cpu1|DP1|AC|data_out[1]~23|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~5|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~5|datad"
Warning (332125): Found combinational loop of 20 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add1~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~2|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~2|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[0]~21|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[0]~21|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux18~4|datab"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux18~4|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux18~5|dataa"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux18~5|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux18~6|dataa"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux18~6|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~1|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~0|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[0]~21|dataa"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -156.669
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -156.669   -155506.379 clk 
Info (332146): Worst-case hold slack is 0.302
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.302         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000    -18755.844 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -144.177
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -144.177   -142584.213 clk 
Info (332146): Worst-case hold slack is 0.315
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.315         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000    -18687.512 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -78.595
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -78.595    -72475.745 clk 
Info (332146): Worst-case hold slack is 0.117
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.117         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000    -17118.291 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 465 warnings
    Info: Peak virtual memory: 746 megabytes
    Info: Processing ended: Sun Jul 30 10:51:05 2017
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:18


