#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Apr 13 18:06:23 2017
# Process ID: 4140
# Current directory: E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/system_axi_ethernetlite_0_0_synth_1
# Command line: vivado.exe -log system_axi_ethernetlite_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_ethernetlite_0_0.tcl
# Log file: E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/system_axi_ethernetlite_0_0_synth_1/system_axi_ethernetlite_0_0.vds
# Journal file: E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/system_axi_ethernetlite_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_axi_ethernetlite_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 297.742 ; gain = 88.316
INFO: [Synth 8-638] synthesizing module 'system_axi_ethernetlite_0_0' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/synth/system_axi_ethernetlite_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'axi_ethernetlite' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:13331]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (3#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (3#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (4#1) [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'xemac' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:10813]
INFO: [Synth 8-638] synthesizing module 'FDR' [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-256] done synthesizing module 'FDR' (5#1) [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-638] synthesizing module 'axi_ethernetlite_v3_0_9_emac' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:10274]
INFO: [Synth 8-638] synthesizing module 'receive' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:8564]
INFO: [Synth 8-638] synthesizing module 'rx_statemachine' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4290]
INFO: [Synth 8-638] synthesizing module 'FDS' [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'FDS' (6#1) [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'rx_statemachine' (7#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4290]
INFO: [Synth 8-638] synthesizing module 'rx_intrfce' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:5305]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (27#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'rx_intrfce' (28#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:5305]
INFO: [Synth 8-638] synthesizing module 'crcgenrx' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6893]
INFO: [Synth 8-256] done synthesizing module 'crcgenrx' (29#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6893]
INFO: [Synth 8-256] done synthesizing module 'receive' (30#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:8564]
INFO: [Synth 8-638] synthesizing module 'transmit' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:7691]
INFO: [Synth 8-638] synthesizing module 'crcgentx' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6547]
INFO: [Synth 8-638] synthesizing module 'crcnibshiftreg' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:1918]
INFO: [Synth 8-256] done synthesizing module 'crcnibshiftreg' (31#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:1918]
INFO: [Synth 8-256] done synthesizing module 'crcgentx' (32#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6547]
INFO: [Synth 8-638] synthesizing module 'tx_intrfce' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:3931]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (32#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'tx_intrfce' (33#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:3931]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:503]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (34#1) [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (35#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:503]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'MULT_AND' [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21257]
INFO: [Synth 8-256] done synthesizing module 'MULT_AND' (36#1) [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21257]
INFO: [Synth 8-638] synthesizing module 'XORCY' [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (37#1) [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg' (38#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'tx_statemachine' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2440]
INFO: [Synth 8-638] synthesizing module 'cntr5bit' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2119]
INFO: [Synth 8-256] done synthesizing module 'cntr5bit' (39#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2119]
INFO: [Synth 8-256] done synthesizing module 'tx_statemachine' (40#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2440]
INFO: [Synth 8-638] synthesizing module 'deferral' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6249]
INFO: [Synth 8-638] synthesizing module 'defer_state' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:1651]
INFO: [Synth 8-256] done synthesizing module 'defer_state' (41#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:1651]
INFO: [Synth 8-256] done synthesizing module 'deferral' (42#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6249]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized0' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized0' (42#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized1' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'FDSE' [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4100]
INFO: [Synth 8-256] done synthesizing module 'FDSE' (43#1) [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4100]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized1' (43#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (43#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (43#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'transmit' (44#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:7691]
INFO: [Synth 8-638] synthesizing module 'MacAddrRAM' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:8882]
INFO: [Synth 8-638] synthesizing module 'ram16x4' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:5612]
INFO: [Synth 8-638] synthesizing module 'RAM16X1S' [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:36599]
INFO: [Synth 8-256] done synthesizing module 'RAM16X1S' (45#1) [D:/xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:36599]
INFO: [Synth 8-256] done synthesizing module 'ram16x4' (46#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:5612]
INFO: [Synth 8-256] done synthesizing module 'MacAddrRAM' (47#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:8882]
INFO: [Synth 8-256] done synthesizing module 'axi_ethernetlite_v3_0_9_emac' (48#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:10274]
INFO: [Synth 8-638] synthesizing module 'emac_dpram' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:9672]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_tdpram' [D:/xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7263]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [D:/xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (49#1) [D:/xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_tdpram' (50#1) [D:/xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7263]
INFO: [Synth 8-256] done synthesizing module 'emac_dpram' (51#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:9672]
INFO: [Synth 8-638] synthesizing module 'mdio_if' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:9101]
INFO: [Synth 8-256] done synthesizing module 'mdio_if' (52#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:9101]
INFO: [Synth 8-256] done synthesizing module 'xemac' (53#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:10813]
INFO: [Synth 8-638] synthesizing module 'axi_interface' [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:12303]
INFO: [Synth 8-256] done synthesizing module 'axi_interface' (54#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:12303]
INFO: [Synth 8-256] done synthesizing module 'axi_ethernetlite' (55#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ipshared/f627/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:13331]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ethernetlite_0_0' (56#1) [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/synth/system_axi_ethernetlite_0_0.vhd:95]
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 438.602 ; gain = 229.176
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 438.602 ; gain = 229.176
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 649.504 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 649.504 ; gain = 440.078
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 649.504 ; gain = 440.078
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 649.504 ; gain = 440.078
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 649.504 ; gain = 440.078
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:02 . Memory (MB): peak = 649.504 ; gain = 440.078
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base | gen_wr_b.gen_word_wide.mem_reg | 4 K x 4(READ_FIRST)    | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base | gen_wr_b.gen_word_wide.mem_reg | 4 K x 4(READ_FIRST)    | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base | gen_wr_b.gen_word_wide.mem_reg | 4 K x 4(READ_FIRST)    | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base | gen_wr_b.gen_word_wide.mem_reg | 4 K x 4(READ_FIRST)    | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+----------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name      | RTL Object                                                                                                                                                                       | Inference      | Size (Depth x Width) | Primitives   | 
+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|axi_ethernetlite | XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 6               | RAM32M x 1   | 
|axi_ethernetlite | XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 6               | RAM32M x 1   | 
+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:18 . Memory (MB): peak = 649.504 ; gain = 440.078
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 649.504 ; gain = 440.078
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 649.504 ; gain = 440.078
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:20 . Memory (MB): peak = 649.504 ; gain = 440.078
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:20 . Memory (MB): peak = 649.504 ; gain = 440.078
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 649.504 ; gain = 440.078
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 649.504 ; gain = 440.078
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 649.504 ; gain = 440.078
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 649.504 ; gain = 440.078

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |     9|
|3     |LUT1     |    42|
|4     |LUT2     |   118|
|5     |LUT3     |    81|
|6     |LUT4     |   161|
|7     |LUT5     |   103|
|8     |LUT6     |   204|
|9     |MULT_AND |    17|
|10    |MUXCY    |    25|
|11    |MUXF7    |     1|
|12    |RAM16X1S |     4|
|13    |RAM32M   |     2|
|14    |RAMB36E1 |     4|
|15    |XORCY    |    20|
|16    |FDCE     |   110|
|17    |FDPE     |    44|
|18    |FDR      |    79|
|19    |FDRE     |   373|
|20    |FDS      |     2|
|21    |FDSE     |    48|
|22    |IBUF     |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 649.504 ; gain = 440.078
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:21 . Memory (MB): peak = 1054.781 ; gain = 840.664
