module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  id_4 id_5 (
      .id_1(1),
      .id_3((id_1))
  );
  logic [id_2 : id_5] id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  output id_5;
  input id_4;
  output id_3;
  input id_2;
  input id_1;
  logic id_7;
endmodule
