//File packet_data/pci_sim_data created Fri Mar 14 17:36:50 2014
//
//This is a data file intended to be read in by a Verilog simulation.
//
// WRITE:  Address: 0x8 Data: 0x0
00000002 // WRITE
00000008 // Address 
00000000 // Data (0x0)
00000000 // Mask (0x0)
// WRITE:  Address: 0x40 Data: 0x0
00000002 // WRITE
00000040 // Address 
00000000 // Data (0x0)
00000000 // Mask (0x0)
00000005 // DELAY 
00000000 // Delay (MSB) 1000 ns
000003e8 // Delay (LSB) 1000 ns
00000004 // BARRIER
00000000 // Number of expected pkts received via DMA port 1
00000000 // Number of expected pkts received via DMA port 2
00000000 // Number of expected pkts received via DMA port 3
00000000 // Number of expected pkts received via DMA port 4
00000004 // BARRIER
00000078 // Number of expected pkts received via DMA port 1
00000000 // Number of expected pkts received via DMA port 2
00000000 // Number of expected pkts received via DMA port 3
00000000 // Number of expected pkts received via DMA port 4
