In this respository, we acquired an understanding of the fundamental hierarchical module concepts, basic conversion and Verilog constructs. 
In this repository, we take a closed look at modules and ports from the Verilog language point of view and find the desire solutions.
