# verilator verilog/systemverilog simulator example hello

## direction struction
├── doc //document
│   └── readme.md
├── dut //dut source code
├── sim //testbench source code
│   ├── flash.in
│   ├── sim_main.cpp
│   └── tb.sv
└── work //run simulation direction
    └── makefile

## reference 
	verilator simulation document
	https://www.veripool.org/projects/verilator/wiki/Intro
