#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 11 17:59:31 2021
# Process ID: 1836
# Current directory: C:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.runs/singen_bd_singen_1_0_synth_1
# Command line: vivado.exe -log singen_bd_singen_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source singen_bd_singen_1_0.tcl
# Log file: C:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.runs/singen_bd_singen_1_0_synth_1/singen_bd_singen_1_0.vds
# Journal file: C:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.runs/singen_bd_singen_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source singen_bd_singen_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.runs/singen_bd_singen_1_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.cache/ip 
Command: synth_design -top singen_bd_singen_1_0 -part xc7z030sbg485-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Device 21-403] Loading part xc7z030sbg485-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13432
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.551 ; gain = 56.383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'singen_bd_singen_1_0' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/synth/singen_bd_singen_1_0.vhd:71]
INFO: [Synth 8-3491] module 'singen' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen.vhd:298' bound to instance 'U0' of component 'singen' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/synth/singen_bd_singen_1_0.vhd:114]
INFO: [Synth 8-638] synthesizing module 'singen' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen.vhd:309]
INFO: [Synth 8-638] synthesizing module 'singen_default_clock_driver' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen.vhd:266]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (1#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (2#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (3#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver__parameterized0' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 125 - type: integer 
	Parameter log_2_period bound to: 7 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/xlclockdriver_rd.vhd:236]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_w_init.vhd:31' bound to instance 'ce_reg' of component 'synth_reg_w_init' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/xlclockdriver_rd.vhd:262]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_w_init.vhd:31' bound to instance 'ce_reg' of component 'synth_reg_w_init' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/xlclockdriver_rd.vhd:262]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_w_init.vhd:31' bound to instance 'ce_reg' of component 'synth_reg_w_init' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/xlclockdriver_rd.vhd:262]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_w_init.vhd:31' bound to instance 'ce_reg' of component 'synth_reg_w_init' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/xlclockdriver_rd.vhd:262]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_w_init.vhd:31' bound to instance 'ce_reg' of component 'synth_reg_w_init' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/xlclockdriver_rd.vhd:262]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_w_init.vhd:31' bound to instance 'ce_logic_reg' of component 'synth_reg_w_init' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/xlclockdriver_rd.vhd:291]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_w_init.vhd:31' bound to instance 'ce_logic_reg' of component 'synth_reg_w_init' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/xlclockdriver_rd.vhd:291]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_w_init.vhd:31' bound to instance 'ce_logic_reg' of component 'synth_reg_w_init' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/xlclockdriver_rd.vhd:291]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_w_init.vhd:31' bound to instance 'ce_logic_reg' of component 'synth_reg_w_init' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/xlclockdriver_rd.vhd:291]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_w_init.vhd:31' bound to instance 'ce_logic_reg' of component 'synth_reg_w_init' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/xlclockdriver_rd.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver__parameterized0' (3#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'singen_default_clock_driver' (4#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen.vhd:266]
INFO: [Synth 8-638] synthesizing module 'singen_struct' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen.vhd:19]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_86cbe218d5' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_86cbe218d5' (5#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:50]
INFO: [Synth 8-638] synthesizing module 'singen_xlconvert' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:144]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 31 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 20 - type: integer 
	Parameter dout_bin_pt bound to: 20 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 31 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 20 - type: integer 
	Parameter dout_bin_pt bound to: 20 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_singen_xlconvert' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:88' bound to instance 'convert' of component 'convert_func_call_singen_xlconvert' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:196]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_singen_xlconvert' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:103]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 31 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 20 - type: integer 
	Parameter dout_bin_pt bound to: 20 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_singen_xlconvert' (6#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:103]
	Parameter width bound to: 20 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:212]
INFO: [Synth 8-638] synthesizing module 'synth_reg' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg.vhd:30]
	Parameter width bound to: 20 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 20 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:31]
	Parameter width bound to: 20 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e' (7#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg' (8#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'singen_xlconvert' (9#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:144]
INFO: [Synth 8-638] synthesizing module 'singen_xlconvert__parameterized0' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:144]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 30 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 15 - type: integer 
	Parameter dout_bin_pt bound to: 13 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 30 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 15 - type: integer 
	Parameter dout_bin_pt bound to: 13 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_singen_xlconvert' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:88' bound to instance 'convert' of component 'convert_func_call_singen_xlconvert' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:196]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_singen_xlconvert__parameterized1' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:103]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 30 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 15 - type: integer 
	Parameter dout_bin_pt bound to: 13 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_singen_xlconvert__parameterized1' (9#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:103]
	Parameter width bound to: 15 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:212]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized1' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg.vhd:30]
	Parameter width bound to: 15 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 15 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized1' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:31]
	Parameter width bound to: 15 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized1' (9#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized1' (9#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'singen_xlconvert__parameterized0' (9#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:144]
INFO: [Synth 8-638] synthesizing module 'xldds_compiler_de8b50cd6c61ba2877c51505250e1dac' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:705]
INFO: [Synth 8-3491] module 'singen_dds_compiler_v6_0_i0' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/singen_dds_compiler_v6_0_i0/synth/singen_dds_compiler_v6_0_i0.vhd:59' bound to instance 'singen_dds_compiler_v6_0_i0_instance' of component 'singen_dds_compiler_v6_0_i0' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:724]
INFO: [Synth 8-638] synthesizing module 'singen_dds_compiler_v6_0_i0' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/singen_dds_compiler_v6_0_i0/synth/singen_dds_compiler_v6_0_i0.vhd:71]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/singen_dds_compiler_v6_0_i0/synth/singen_dds_compiler_v6_0_i0.vhd:74]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/singen_dds_compiler_v6_0_i0/synth/singen_dds_compiler_v6_0_i0.vhd:74]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/singen_dds_compiler_v6_0_i0/synth/singen_dds_compiler_v6_0_i0.vhd:74]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/singen_dds_compiler_v6_0_i0/synth/singen_dds_compiler_v6_0_i0.vhd:74]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/singen_dds_compiler_v6_0_i0/synth/singen_dds_compiler_v6_0_i0.vhd:74]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/singen_dds_compiler_v6_0_i0/synth/singen_dds_compiler_v6_0_i0.vhd:74]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/singen_dds_compiler_v6_0_i0/synth/singen_dds_compiler_v6_0_i0.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_MODE_OF_OPERATION bound to: 0 - type: integer 
	Parameter C_MODULUS bound to: 9 - type: integer 
	Parameter C_ACCUMULATOR_WIDTH bound to: 20 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_HAS_PHASE_OUT bound to: 0 - type: integer 
	Parameter C_HAS_PHASEGEN bound to: 1 - type: integer 
	Parameter C_HAS_SINCOS bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 9 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_NEGATIVE_COSINE bound to: 0 - type: integer 
	Parameter C_NEGATIVE_SINE bound to: 0 - type: integer 
	Parameter C_NOISE_SHAPING bound to: 1 - type: integer 
	Parameter C_OUTPUTS_REQUIRED bound to: 0 - type: integer 
	Parameter C_OUTPUT_FORM bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 14 - type: integer 
	Parameter C_PHASE_ANGLE_WIDTH bound to: 12 - type: integer 
	Parameter C_PHASE_INCREMENT bound to: 3 - type: integer 
	Parameter C_PHASE_INCREMENT_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_RESYNC bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_OPTIMISE_GOAL bound to: 0 - type: integer 
	Parameter C_USE_DSP48 bound to: 1 - type: integer 
	Parameter C_POR_MODE bound to: 0 - type: integer 
	Parameter C_AMPLITUDE bound to: 1 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_S_PHASE bound to: 1 - type: integer 
	Parameter C_S_PHASE_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_CONFIG bound to: 0 - type: integer 
	Parameter C_S_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_S_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_DATA bound to: 1 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_PHASE bound to: 0 - type: integer 
	Parameter C_M_PHASE_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_M_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_CHAN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_20' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/singen_dds_compiler_v6_0_i0/hdl/dds_compiler_v6_0_vh_rfs.vhd:47308' bound to instance 'U0' of component 'dds_compiler_v6_0_20' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/singen_dds_compiler_v6_0_i0/synth/singen_dds_compiler_v6_0_i0.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'singen_dds_compiler_v6_0_i0' (19#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/singen_dds_compiler_v6_0_i0/synth/singen_dds_compiler_v6_0_i0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'xldds_compiler_de8b50cd6c61ba2877c51505250e1dac' (20#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:705]
INFO: [Synth 8-638] synthesizing module 'singen_xldsamp' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:300]
	Parameter d_width bound to: 32 - type: integer 
	Parameter d_bin_pt bound to: 30 - type: integer 
	Parameter d_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32 - type: integer 
	Parameter q_bin_pt bound to: 30 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter ds_ratio bound to: 125 - type: integer 
	Parameter phase bound to: 124 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_reg' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_reg.vhd:18' bound to instance 'latency_pipe' of component 'synth_reg_reg' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:424]
INFO: [Synth 8-638] synthesizing module 'synth_reg_reg' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_reg.vhd:28]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synth_reg_reg' (21#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_reg.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'singen_xldsamp' (22#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:300]
INFO: [Synth 8-638] synthesizing module 'singen_xldsamp__parameterized0' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:300]
	Parameter d_width bound to: 32 - type: integer 
	Parameter d_bin_pt bound to: 31 - type: integer 
	Parameter d_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32 - type: integer 
	Parameter q_bin_pt bound to: 31 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter ds_ratio bound to: 125 - type: integer 
	Parameter phase bound to: 124 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_reg' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_reg.vhd:18' bound to instance 'latency_pipe' of component 'synth_reg_reg' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'singen_xldsamp__parameterized0' (22#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:300]
INFO: [Synth 8-638] synthesizing module 'singen_xldsamp__parameterized1' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:300]
	Parameter d_width bound to: 1 - type: integer 
	Parameter d_bin_pt bound to: 0 - type: integer 
	Parameter d_arith bound to: 1 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
	Parameter q_bin_pt bound to: 0 - type: integer 
	Parameter q_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter ds_ratio bound to: 125 - type: integer 
	Parameter phase bound to: 124 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_reg' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_reg.vhd:18' bound to instance 'latency_pipe' of component 'synth_reg_reg' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:424]
INFO: [Synth 8-638] synthesizing module 'synth_reg_reg__parameterized2' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_reg.vhd:28]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synth_reg_reg__parameterized2' (22#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg_reg.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'singen_xldsamp__parameterized1' (22#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:300]
INFO: [Synth 8-638] synthesizing module 'singen_xlmult' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:826]
	Parameter core_name0 bound to: singen_mult_gen_v12_0_i0 - type: string 
	Parameter a_width bound to: 15 - type: integer 
	Parameter a_bin_pt bound to: 13 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 14 - type: integer 
	Parameter b_bin_pt bound to: 12 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 32 - type: integer 
	Parameter p_bin_pt bound to: 31 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter extra_registers bound to: 1 - type: integer 
	Parameter c_a_width bound to: 15 - type: integer 
	Parameter c_b_width bound to: 14 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 0 - type: integer 
	Parameter c_pipelined bound to: 1 - type: integer 
	Parameter c_baat bound to: 15 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter c_output_width bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'singen_mult_gen_v12_0_i0' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/singen_mult_gen_v12_0_i0/synth/singen_mult_gen_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'singen_mult_gen_v12_0_i0' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:888]
INFO: [Synth 8-638] synthesizing module 'singen_mult_gen_v12_0_i0' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/singen_mult_gen_v12_0_i0/synth/singen_mult_gen_v12_0_i0.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/singen_mult_gen_v12_0_i0/synth/singen_mult_gen_v12_0_i0.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/singen_mult_gen_v12_0_i0/synth/singen_mult_gen_v12_0_i0.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_A_WIDTH bound to: 15 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 14 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 28 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 1 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/singen_mult_gen_v12_0_i0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/singen_mult_gen_v12_0_i0/synth/singen_mult_gen_v12_0_i0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'singen_mult_gen_v12_0_i0' (28#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/singen_mult_gen_v12_0_i0/synth/singen_mult_gen_v12_0_i0.vhd:70]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:900]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized3' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized3' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized3' (28#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized3' (28#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'singen_xlmult' (29#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:826]
INFO: [Synth 8-638] synthesizing module 'singen_xlusamp' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:507]
	Parameter d_width bound to: 32 - type: integer 
	Parameter d_bin_pt bound to: 31 - type: integer 
	Parameter d_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32 - type: integer 
	Parameter q_bin_pt bound to: 31 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter sampling_ratio bound to: 2 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter copy_samples bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'sel_gen' to cell 'FDSE' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:550]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/synth_reg.vhd:20' bound to instance 'sampled_d_reg2' of component 'synth_reg' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'singen_xlusamp' (30#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:507]
INFO: [Synth 8-638] synthesizing module 'singen_xlceprobe' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:668]
	Parameter d_width bound to: 32 - type: integer 
	Parameter q_width bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'buf_comp' to cell 'BUF' [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:678]
INFO: [Synth 8-256] done synthesizing module 'singen_xlceprobe' (31#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen_entity_declarations.vhd:668]
INFO: [Synth 8-256] done synthesizing module 'singen_struct' (32#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'singen' (33#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ipshared/ef22/hdl/singen.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'singen_bd_singen_1_0' (34#1) [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/synth/singen_bd_singen_1_0.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1357.793 ; gain = 217.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1357.793 ; gain = 217.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1357.793 ; gain = 217.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1357.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/constrs/singen.xdc] for cell 'U0'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/constrs/singen.xdc:4]
Finished Parsing XDC File [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/constrs/singen.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.gen/sources_1/bd/singen_bd/ip/singen_bd_singen_1_0/constrs/singen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/singen_bd_singen_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/singen_bd_singen_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.runs/singen_bd_singen_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.runs/singen_bd_singen_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1386.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 102 instances were transformed.
  BUF => LUT1: 1 instance 
  DSP48E => DSP48E1: 2 instances
  FDE => FDRE: 99 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1387.992 ; gain = 1.199
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1387.992 ; gain = 247.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030sbg485-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1387.992 ; gain = 247.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.runs/singen_bd_singen_1_0_synth_1/dont_touch.xdc, line 15).
Applied set_property KEEP_HIERARCHY = SOFT for U0/singen_struct/mult/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/singen_struct/dds_compiler_6_0/singen_dds_compiler_v6_0_i0_instance. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1387.992 ; gain = 247.824
---------------------------------------------------------------------------------
WARNING: [Synth 8-6040] Register i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1387.992 ; gain = 247.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1387.992 ; gain = 247.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1404.227 ; gain = 264.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1404.488 ; gain = 264.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.605 ; gain = 283.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1433.691 ; gain = 293.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1433.691 ; gain = 293.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1433.691 ; gain = 293.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1433.691 ; gain = 293.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1433.691 ; gain = 293.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1433.691 ; gain = 293.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |DSP48E_bbox |     2|
|3     |BUF         |     1|
|4     |DSP48E1     |     1|
|5     |LUT1        |     3|
|6     |LUT2        |    69|
|7     |LUT3        |    17|
|8     |LUT4        |    10|
|9     |LUT5        |    32|
|10    |LUT6        |    15|
|11    |RAMB18E1    |     1|
|12    |FDE         |    98|
|13    |FDRE        |   174|
|14    |FDSE        |     1|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1433.691 ; gain = 293.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 1433.691 ; gain = 263.324
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1433.691 ; gain = 293.523
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1433.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1452.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  DSP48E => DSP48E1: 2 instances
  FDE => FDRE: 98 instances

INFO: [Common 17-83] Releasing license: Synthesis
180 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1452.387 ; gain = 312.219
INFO: [Common 17-1381] The checkpoint 'C:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.runs/singen_bd_singen_1_0_synth_1/singen_bd_singen_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP singen_bd_singen_1_0, cache-ID = 4b9d2d1240ab1c5e
INFO: [Coretcl 2-1174] Renamed 65 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/home/valerix/MaxIV/year2021/xilinxworks/singen/netlist/ip_catalog/singen.runs/singen_bd_singen_1_0_synth_1/singen_bd_singen_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file singen_bd_singen_1_0_utilization_synth.rpt -pb singen_bd_singen_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 11 18:00:27 2021...
