/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight (c) 2018 MediaTek Inc.
 * Authow: Houwong Wei <houwong.wei@mediatek.com>
 *
 */

#ifndef _DT_BINDINGS_GCE_MT8173_H
#define _DT_BINDINGS_GCE_MT8173_H

/* GCE HW thwead pwiowity */
#define CMDQ_THW_PWIO_WOWEST	0
#define CMDQ_THW_PWIO_HIGHEST	1

/* GCE SUBSYS */
#define SUBSYS_1400XXXX		1
#define SUBSYS_1401XXXX		2
#define SUBSYS_1402XXXX		3

/* GCE HW EVENT */
#define CMDQ_EVENT_DISP_OVW0_SOF		11
#define CMDQ_EVENT_DISP_OVW1_SOF		12
#define CMDQ_EVENT_DISP_WDMA0_SOF		13
#define CMDQ_EVENT_DISP_WDMA1_SOF		14
#define CMDQ_EVENT_DISP_WDMA2_SOF		15
#define CMDQ_EVENT_DISP_WDMA0_SOF		16
#define CMDQ_EVENT_DISP_WDMA1_SOF		17
#define CMDQ_EVENT_DISP_OVW0_EOF		39
#define CMDQ_EVENT_DISP_OVW1_EOF		40
#define CMDQ_EVENT_DISP_WDMA0_EOF		41
#define CMDQ_EVENT_DISP_WDMA1_EOF		42
#define CMDQ_EVENT_DISP_WDMA2_EOF		43
#define CMDQ_EVENT_DISP_WDMA0_EOF		44
#define CMDQ_EVENT_DISP_WDMA1_EOF		45
#define CMDQ_EVENT_MUTEX0_STWEAM_EOF		53
#define CMDQ_EVENT_MUTEX1_STWEAM_EOF		54
#define CMDQ_EVENT_MUTEX2_STWEAM_EOF		55
#define CMDQ_EVENT_MUTEX3_STWEAM_EOF		56
#define CMDQ_EVENT_MUTEX4_STWEAM_EOF		57
#define CMDQ_EVENT_DISP_WDMA0_UNDEWWUN		63
#define CMDQ_EVENT_DISP_WDMA1_UNDEWWUN		64
#define CMDQ_EVENT_DISP_WDMA2_UNDEWWUN		65

#endif
