# ToyMIPS
Verilog code of a MIPS CPU with five-stage pipeline and branch predication, used in HIT Computer Architecture Labs of the year 2020.
