

================================================================
== Vivado HLS Report for 'fe_sub'
================================================================
* Date:           Fri Jun  2 12:27:15 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 1.34ns
ST_1: g_0_read_1 (30)  [1/1] 0.00ns
:9  %g_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_0_read)

ST_1: f_0_read_1 (40)  [1/1] 0.00ns
:19  %f_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_0_read)

ST_1: h0 (48)  [1/1] 1.34ns  loc: ed25519/src/fe.cpp:1459
:27  %h0 = sub nsw i32 %f_0_read_1, %g_0_read_1


 <State 2>: 1.34ns
ST_2: g_1_read_1 (29)  [1/1] 0.00ns
:8  %g_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_1_read)

ST_2: f_1_read_1 (39)  [1/1] 0.00ns
:18  %f_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_1_read)

ST_2: h1 (49)  [1/1] 1.34ns  loc: ed25519/src/fe.cpp:1460
:28  %h1 = sub nsw i32 %f_1_read_1, %g_1_read_1


 <State 3>: 1.34ns
ST_3: g_2_read_1 (28)  [1/1] 0.00ns
:7  %g_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_2_read)

ST_3: f_2_read_1 (38)  [1/1] 0.00ns
:17  %f_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_2_read)

ST_3: h2 (50)  [1/1] 1.34ns  loc: ed25519/src/fe.cpp:1461
:29  %h2 = sub nsw i32 %f_2_read_1, %g_2_read_1


 <State 4>: 1.34ns
ST_4: g_3_read_1 (27)  [1/1] 0.00ns
:6  %g_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_3_read)

ST_4: f_3_read_1 (37)  [1/1] 0.00ns
:16  %f_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_3_read)

ST_4: h3 (51)  [1/1] 1.34ns  loc: ed25519/src/fe.cpp:1462
:30  %h3 = sub nsw i32 %f_3_read_1, %g_3_read_1


 <State 5>: 1.34ns
ST_5: g_4_read_1 (26)  [1/1] 0.00ns
:5  %g_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_4_read)

ST_5: f_4_read_1 (36)  [1/1] 0.00ns
:15  %f_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_4_read)

ST_5: h4 (52)  [1/1] 1.34ns  loc: ed25519/src/fe.cpp:1463
:31  %h4 = sub nsw i32 %f_4_read_1, %g_4_read_1


 <State 6>: 1.34ns
ST_6: g_5_read_1 (25)  [1/1] 0.00ns
:4  %g_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_5_read)

ST_6: f_5_read_1 (35)  [1/1] 0.00ns
:14  %f_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_5_read)

ST_6: h5 (53)  [1/1] 1.34ns  loc: ed25519/src/fe.cpp:1464
:32  %h5 = sub nsw i32 %f_5_read_1, %g_5_read_1


 <State 7>: 1.34ns
ST_7: g_6_read_1 (24)  [1/1] 0.00ns
:3  %g_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_6_read)

ST_7: f_6_read_1 (34)  [1/1] 0.00ns
:13  %f_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_6_read)

ST_7: h6 (54)  [1/1] 1.34ns  loc: ed25519/src/fe.cpp:1465
:33  %h6 = sub nsw i32 %f_6_read_1, %g_6_read_1


 <State 8>: 1.34ns
ST_8: g_7_read_1 (23)  [1/1] 0.00ns
:2  %g_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_7_read)

ST_8: f_7_read_1 (33)  [1/1] 0.00ns
:12  %f_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_7_read)

ST_8: h7 (55)  [1/1] 1.34ns  loc: ed25519/src/fe.cpp:1466
:34  %h7 = sub nsw i32 %f_7_read_1, %g_7_read_1


 <State 9>: 1.34ns
ST_9: g_8_read_1 (22)  [1/1] 0.00ns
:1  %g_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_8_read)

ST_9: f_8_read_1 (32)  [1/1] 0.00ns
:11  %f_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_8_read)

ST_9: h8 (56)  [1/1] 1.34ns  loc: ed25519/src/fe.cpp:1467
:35  %h8 = sub nsw i32 %f_8_read_1, %g_8_read_1


 <State 10>: 1.34ns
ST_10: g_9_read_1 (21)  [1/1] 0.00ns
:0  %g_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_9_read)

ST_10: f_9_read_1 (31)  [1/1] 0.00ns
:10  %f_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_9_read)

ST_10: StgValue_40 (41)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:1432
:20  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str3, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

ST_10: StgValue_41 (42)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:1433
:21  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str25, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

ST_10: StgValue_42 (43)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:1434
:22  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str36, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

ST_10: StgValue_43 (44)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:1435
:23  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str4, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

ST_10: StgValue_44 (45)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:1436
:24  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str5, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

ST_10: StgValue_45 (46)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:1437
:25  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str6, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

ST_10: StgValue_46 (47)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:1438
:26  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str7, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

ST_10: h9 (57)  [1/1] 1.34ns  loc: ed25519/src/fe.cpp:1468
:36  %h9 = sub nsw i32 %f_9_read_1, %g_9_read_1

ST_10: mrv (58)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:1480
:37  %mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %h0, 0

ST_10: mrv_1 (59)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:1480
:38  %mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %h1, 1

ST_10: mrv_2 (60)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:1480
:39  %mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %h2, 2

ST_10: mrv_3 (61)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:1480
:40  %mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %h3, 3

ST_10: mrv_4 (62)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:1480
:41  %mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %h4, 4

ST_10: mrv_5 (63)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:1480
:42  %mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %h5, 5

ST_10: mrv_6 (64)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:1480
:43  %mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %h6, 6

ST_10: mrv_7 (65)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:1480
:44  %mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %h7, 7

ST_10: mrv_8 (66)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:1480
:45  %mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %h8, 8

ST_10: mrv_9 (67)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:1480
:46  %mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %h9, 9

ST_10: StgValue_58 (68)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:1480
:47  ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.34ns
The critical path consists of the following:
	wire read on port 'g_0_read' [30]  (0 ns)
	'sub' operation ('h0', ed25519/src/fe.cpp:1459) [48]  (1.34 ns)

 <State 2>: 1.34ns
The critical path consists of the following:
	wire read on port 'g_1_read' [29]  (0 ns)
	'sub' operation ('h1', ed25519/src/fe.cpp:1460) [49]  (1.34 ns)

 <State 3>: 1.34ns
The critical path consists of the following:
	wire read on port 'g_2_read' [28]  (0 ns)
	'sub' operation ('h2', ed25519/src/fe.cpp:1461) [50]  (1.34 ns)

 <State 4>: 1.34ns
The critical path consists of the following:
	wire read on port 'g_3_read' [27]  (0 ns)
	'sub' operation ('h3', ed25519/src/fe.cpp:1462) [51]  (1.34 ns)

 <State 5>: 1.34ns
The critical path consists of the following:
	wire read on port 'g_4_read' [26]  (0 ns)
	'sub' operation ('h4', ed25519/src/fe.cpp:1463) [52]  (1.34 ns)

 <State 6>: 1.34ns
The critical path consists of the following:
	wire read on port 'g_5_read' [25]  (0 ns)
	'sub' operation ('h5', ed25519/src/fe.cpp:1464) [53]  (1.34 ns)

 <State 7>: 1.34ns
The critical path consists of the following:
	wire read on port 'g_6_read' [24]  (0 ns)
	'sub' operation ('h6', ed25519/src/fe.cpp:1465) [54]  (1.34 ns)

 <State 8>: 1.34ns
The critical path consists of the following:
	wire read on port 'g_7_read' [23]  (0 ns)
	'sub' operation ('h7', ed25519/src/fe.cpp:1466) [55]  (1.34 ns)

 <State 9>: 1.34ns
The critical path consists of the following:
	wire read on port 'g_8_read' [22]  (0 ns)
	'sub' operation ('h8', ed25519/src/fe.cpp:1467) [56]  (1.34 ns)

 <State 10>: 1.34ns
The critical path consists of the following:
	wire read on port 'g_9_read' [21]  (0 ns)
	'sub' operation ('h9', ed25519/src/fe.cpp:1468) [57]  (1.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
