QuestaSim-64 qrun 2024.3_1 Utility 2024.10 Oct 17 2024
Start time: 03:43:22 on Mar 04,2025
qrun -batch -access=rw+/. -timescale 1ns/1ns -mfcu design.sv testbench.sv -voptargs="+acc=npr" -do " run -all; exit" 
Creating library 'qrun.out/work'.
QuestaSim-64 vlog 2024.3_1 Compiler 2024.10 Oct 17 2024
Start time: 03:43:22 on Mar 04,2025
vlog -timescale 1ns/1ns -mfcu design.sv testbench.sv -work qrun.out/work -statslog qrun.out/stats_log -writesessionid "+qrun.out/top_dus" -csession=incr 
-- Compiling module SHIFTER2D
-- Compiling module Shifter_basico_tb

Top level modules:
	Shifter_basico_tb
End time: 03:43:22 on Mar 04,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vopt 2024.3_1 Compiler 2024.10 Oct 17 2024
** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
Start time: 03:43:23 on Mar 04,2025
vopt -access=rw+/. -timescale 1ns/1ns -mfcu "+acc=npr" -findtoplevels qrun.out/work+1+ -work qrun.out/work -statslog qrun.out/stats_log -csession=incr -o qrun_opt -csessionid=2 

Top level modules:
	Shifter_basico_tb

Analyzing design...
-- Loading module Shifter_basico_tb
-- Loading module SHIFTER2D
Optimizing 2 design-units (inlining 0/2 module instances):
-- Optimizing module Shifter_basico_tb(fast)
-- Optimizing module SHIFTER2D(fast)
Optimized design name is qrun_opt
End time: 03:43:23 on Mar 04,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
# vsim -batch -lib qrun.out/work -do " run -all; exit" -statslog qrun.out/stats_log qrun_opt -appendlog -l qrun.log 
# Start time: 03:43:23 on Mar 04,2025
# //  Questa Sim-64
# //  Version 2024.3_1 linux_x86_64 Oct 17 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.Shifter_basico_tb(fast)
# Loading work.SHIFTER2D(fast)
# 
# run -all
# ** Warning: SIMULANDO!!!
#    Time: 0 ps  Scope: Shifter_basico_tb File: testbench.sv Line: 41
# ** Warning: VERIFICACION 1 desplazamiento de un UNO
#    Time: 250 ns  Scope: Shifter_basico_tb File: testbench.sv Line: 47
# ** Warning: VERIFICACION 2 desplazamiento de otros valores
#    Time: 875 ns  Scope: Shifter_basico_tb File: testbench.sv Line: 50
# ** Note: $stop    : testbench.sv(52)
#    Time: 1725 ns  Iteration: 0  Instance: /Shifter_basico_tb
# Break in Module Shifter_basico_tb at testbench.sv line 52
# Stopped at testbench.sv line 52
# exit
# End time: 03:43:25 on Mar 04,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 3
End time: 03:43:25 on Mar 04,2025, Elapsed time: 0:00:03
*** Summary *********************************************
    qrun: Errors:   0, Warnings:   0
    vlog: Errors:   0, Warnings:   0
    vopt: Errors:   0, Warnings:   1
    vsim: Errors:   0, Warnings:   3
  Totals: Errors:   0, Warnings:   4
