{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720392823869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720392823869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  7 19:53:43 2024 " "Processing started: Sun Jul  7 19:53:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720392823869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392823869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off custom-riscv -c custom-riscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off custom-riscv -c custom-riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392823869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720392824574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720392824574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_processador_ciclo_unico.vhd 0 0 " "Found 0 design units, including 0 entities, in source file tb_processador_ciclo_unico.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_controle_ciclo_unico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_de_controle_ciclo_unico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_de_controle_ciclo_unico-behavior " "Found design unit 1: unidade_de_controle_ciclo_unico-behavior" {  } { { "unidade_de_controle_ciclo_unico.vhd" "" { Text "D:/custom-riscv/unidade_de_controle_ciclo_unico.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838550 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_de_controle_ciclo_unico " "Found entity 1: unidade_de_controle_ciclo_unico" {  } { { "unidade_de_controle_ciclo_unico.vhd" "" { Text "D:/custom-riscv/unidade_de_controle_ciclo_unico.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_ciclo_unico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_ciclo_unico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_ciclo_unico-comportamento " "Found design unit 1: processador_ciclo_unico-comportamento" {  } { { "processador_ciclo_unico.vhd" "" { Text "D:/custom-riscv/processador_ciclo_unico.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838553 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_ciclo_unico " "Found entity 1: processador_ciclo_unico" {  } { { "processador_ciclo_unico.vhd" "" { Text "D:/custom-riscv/processador_ciclo_unico.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_imm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_imm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_imm_gen-behavior " "Found design unit 1: tb_imm_gen-behavior" {  } { { "tb_imm_gen.vhd" "" { Text "D:/custom-riscv/tb_imm_gen.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838574 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_imm_gen " "Found entity 1: tb_imm_gen" {  } { { "tb_imm_gen.vhd" "" { Text "D:/custom-riscv/tb_imm_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_gen-comportamental " "Found design unit 1: imm_gen-comportamental" {  } { { "imm_gen.vhd" "" { Text "D:/custom-riscv/imm_gen.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838588 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.vhd" "" { Text "D:/custom-riscv/imm_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-dataflow " "Found design unit 1: mux21-dataflow" {  } { { "mux21.vhd" "" { Text "D:/custom-riscv/mux21.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838606 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "D:/custom-riscv/mux21.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "via_de_dados_ciclo_unico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file via_de_dados_ciclo_unico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 via_de_dados_ciclo_unico-comportamento " "Found design unit 1: via_de_dados_ciclo_unico-comportamento" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838629 ""} { "Info" "ISGN_ENTITY_NAME" "1 via_de_dados_ciclo_unico " "Found entity 1: via_de_dados_ciclo_unico" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-comportamental " "Found design unit 1: ula-comportamental" {  } { { "ula.vhd" "" { Text "D:/custom-riscv/ula.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838644 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "D:/custom-riscv/ula.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-dataflow " "Found design unit 1: somador-dataflow" {  } { { "somador.vhd" "" { Text "D:/custom-riscv/somador.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838647 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "D:/custom-riscv/somador.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-comportamental " "Found design unit 1: pc-comportamental" {  } { { "pc.vhd" "" { Text "D:/custom-riscv/pc.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838661 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "D:/custom-riscv/pc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memi-comportamental " "Found design unit 1: memi-comportamental" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838674 ""} { "Info" "ISGN_ENTITY_NAME" "1 memi " "Found entity 1: memi" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memd-comportamental " "Found design unit 1: memd-comportamental" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838676 ""} { "Info" "ISGN_ENTITY_NAME" "1 memd " "Found entity 1: memd" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores-comportamental " "Found design unit 1: banco_registradores-comportamental" {  } { { "banco_registradores.vhd" "" { Text "D:/custom-riscv/banco_registradores.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838696 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "banco_registradores.vhd" "" { Text "D:/custom-riscv/banco_registradores.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_somador-tb_architecture " "Found design unit 1: tb_somador-tb_architecture" {  } { { "tb_somador.vhd" "" { Text "D:/custom-riscv/tb_somador.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838708 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_somador " "Found entity 1: tb_somador" {  } { { "tb_somador.vhd" "" { Text "D:/custom-riscv/tb_somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_mux21-testbench " "Found design unit 1: tb_mux21-testbench" {  } { { "tb_mux21.vhd" "" { Text "D:/custom-riscv/tb_mux21.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838731 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_mux21 " "Found entity 1: tb_mux21" {  } { { "tb_mux21.vhd" "" { Text "D:/custom-riscv/tb_mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_banco_registradores-testbench " "Found design unit 1: tb_banco_registradores-testbench" {  } { { "tb_banco_registradores.vhd" "" { Text "D:/custom-riscv/tb_banco_registradores.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838759 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_banco_registradores " "Found entity 1: tb_banco_registradores" {  } { { "tb_banco_registradores.vhd" "" { Text "D:/custom-riscv/tb_banco_registradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ula-sim " "Found design unit 1: tb_ula-sim" {  } { { "tb_ula.vhd" "" { Text "D:/custom-riscv/tb_ula.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838770 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ula " "Found entity 1: tb_ula" {  } { { "tb_ula.vhd" "" { Text "D:/custom-riscv/tb_ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pc-behavior " "Found design unit 1: tb_pc-behavior" {  } { { "tb_pc.vhd" "" { Text "D:/custom-riscv/tb_pc.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838781 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_pc " "Found entity 1: tb_pc" {  } { { "tb_pc.vhd" "" { Text "D:/custom-riscv/tb_pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_memd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_memd-behavior " "Found design unit 1: tb_memd-behavior" {  } { { "tb_memd.vhd" "" { Text "D:/custom-riscv/tb_memd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838784 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_memd " "Found entity 1: tb_memd" {  } { { "tb_memd.vhd" "" { Text "D:/custom-riscv/tb_memd.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_memi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_memi-tb_arch " "Found design unit 1: tb_memi-tb_arch" {  } { { "tb_memi.vhd" "" { Text "D:/custom-riscv/tb_memi.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838794 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_memi " "Found entity 1: tb_memi" {  } { { "tb_memi.vhd" "" { Text "D:/custom-riscv/tb_memi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_unidade_de_controle_ciclo_unico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_unidade_de_controle_ciclo_unico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_unidade_de_controle_ciclo_unico-behavior " "Found design unit 1: tb_unidade_de_controle_ciclo_unico-behavior" {  } { { "tb_unidade_de_controle_ciclo_unico.vhd" "" { Text "D:/custom-riscv/tb_unidade_de_controle_ciclo_unico.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838804 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_unidade_de_controle_ciclo_unico " "Found entity 1: tb_unidade_de_controle_ciclo_unico" {  } { { "tb_unidade_de_controle_ciclo_unico.vhd" "" { Text "D:/custom-riscv/tb_unidade_de_controle_ciclo_unico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720392838804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392838804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador_ciclo_unico " "Elaborating entity \"processador_ciclo_unico\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720392838853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "via_de_dados_ciclo_unico via_de_dados_ciclo_unico:via_dados " "Elaborating entity \"via_de_dados_ciclo_unico\" for hierarchy \"via_de_dados_ciclo_unico:via_dados\"" {  } { { "processador_ciclo_unico.vhd" "via_dados" { Text "D:/custom-riscv/processador_ciclo_unico.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720392838876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc via_de_dados_ciclo_unico:via_dados\|pc:instancia_pc " "Elaborating entity \"pc\" for hierarchy \"via_de_dados_ciclo_unico:via_dados\|pc:instancia_pc\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_pc" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720392838921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador via_de_dados_ciclo_unico:via_dados\|somador:instancia_somador1 " "Elaborating entity \"somador\" for hierarchy \"via_de_dados_ciclo_unico:via_dados\|somador:instancia_somador1\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_somador1" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720392838938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 via_de_dados_ciclo_unico:via_dados\|mux21:instancia_mux_sum " "Elaborating entity \"mux21\" for hierarchy \"via_de_dados_ciclo_unico:via_dados\|mux21:instancia_mux_sum\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_mux_sum" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720392838961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memi via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao " "Elaborating entity \"memi\" for hierarchy \"via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_mem_instrucao" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720392838975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registradores via_de_dados_ciclo_unico:via_dados\|banco_registradores:instancia_banco_registradores " "Elaborating entity \"banco_registradores\" for hierarchy \"via_de_dados_ciclo_unico:via_dados\|banco_registradores:instancia_banco_registradores\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_banco_registradores" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720392840501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen via_de_dados_ciclo_unico:via_dados\|imm_gen:instancia_extensor " "Elaborating entity \"imm_gen\" for hierarchy \"via_de_dados_ciclo_unico:via_dados\|imm_gen:instancia_extensor\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_extensor" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720392840567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 via_de_dados_ciclo_unico:via_dados\|mux21:instancia_mux_ula " "Elaborating entity \"mux21\" for hierarchy \"via_de_dados_ciclo_unico:via_dados\|mux21:instancia_mux_ula\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_mux_ula" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720392840582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula via_de_dados_ciclo_unico:via_dados\|ula:instancia_ula " "Elaborating entity \"ula\" for hierarchy \"via_de_dados_ciclo_unico:via_dados\|ula:instancia_ula\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_ula" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720392840599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memd via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados " "Elaborating entity \"memd\" for hierarchy \"via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_mem_dados" { Text "D:/custom-riscv/via_de_dados_ciclo_unico.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720392840625 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[0\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[0\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840749 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[1\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[1\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840749 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[2\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[2\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840749 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[3\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[3\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840750 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[4\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[4\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840750 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[5\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[5\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840750 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[6\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[6\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840750 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[7\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[7\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840750 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[8\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[8\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840750 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[9\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[9\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840750 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[10\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[10\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840750 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[11\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[11\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840750 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[12\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[12\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840750 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[13\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[13\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840750 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[14\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[14\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840750 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[15\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[15\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840750 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[16\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[16\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840750 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[17\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[17\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840750 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[18\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[18\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840750 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[19\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[19\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840750 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[20\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[20\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840751 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[21\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[21\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840751 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[22\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[22\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840751 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[23\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[23\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840751 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[24\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[24\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840751 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[25\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[25\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840751 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[26\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[26\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840751 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[27\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[27\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840751 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[28\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[28\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840751 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[29\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[29\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840751 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[30\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[30\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840751 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_mem\[31\] memd.vhd(39) " "Inferred latch for \"read_data_mem\[31\]\" at memd.vhd(39)" {  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720392840751 "|processador_ciclo_unico|via_de_dados_ciclo_unico:via_dados|memd:instancia_mem_dados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_de_controle_ciclo_unico unidade_de_controle_ciclo_unico:controle " "Elaborating entity \"unidade_de_controle_ciclo_unico\" for hierarchy \"unidade_de_controle_ciclo_unico:controle\"" {  } { { "processador_ciclo_unico.vhd" "controle" { Text "D:/custom-riscv/processador_ciclo_unico.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720392840815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[0\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002438 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[1\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002438 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[2\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002439 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[3\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002439 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[4\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002439 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[5\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002439 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[6\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002439 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[7\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002439 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[8\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002439 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[9\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002439 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[10\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002440 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[11\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002440 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[12\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002440 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[13\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002440 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[14\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002440 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[15\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002440 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[16\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002440 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[17\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002441 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[18\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002441 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[19\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002441 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[20\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002441 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[21\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002441 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[22\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002441 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[23\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002441 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[24\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002442 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[25\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002442 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[26\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002442 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[27\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002442 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[28\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002442 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[29\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002442 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[30\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002442 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[31\] " "Latch via_de_dados_ciclo_unico:via_dados\|memd:instancia_mem_dados\|read_data_mem\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal via_de_dados_ciclo_unico:via_dados\|memi:instancia_mem_instrucao\|Instrucao\[0\]" {  } { { "memi.vhd" "" { Text "D:/custom-riscv/memi.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720393002442 ""}  } { { "memd.vhd" "" { Text "D:/custom-riscv/memd.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720393002442 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "512 " "512 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720393012703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14813 " "Implemented 14813 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720393013210 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720393013210 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14779 " "Implemented 14779 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720393013210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720393013210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5310 " "Peak virtual memory: 5310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720393016589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul  7 19:56:56 2024 " "Processing ended: Sun Jul  7 19:56:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720393016589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:13 " "Elapsed time: 00:03:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720393016589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:27 " "Total CPU time (on all processors): 00:03:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720393016589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720393016589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1720393018783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720393018783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  7 19:56:58 2024 " "Processing started: Sun Jul  7 19:56:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720393018783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1720393018783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off custom-riscv -c custom-riscv " "Command: quartus_fit --read_settings_files=off --write_settings_files=off custom-riscv -c custom-riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1720393018783 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1720393018903 ""}
{ "Info" "0" "" "Project  = custom-riscv" {  } {  } 0 0 "Project  = custom-riscv" 0 0 "Fitter" 0 0 1720393018903 ""}
{ "Info" "0" "" "Revision = custom-riscv" {  } {  } 0 0 "Revision = custom-riscv" 0 0 "Fitter" 0 0 1720393018904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1720393019520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1720393019520 ""}
{ "Error" "EMPP_MPP_DEVICE_CAPABILITY_EXCEEDED_DETAILED" "Logic cell 14779 2210 " "Design requires 14779 Logic cell resources -- too many to fit in 2210 available in the selected device or any device in the device family" {  } {  } 0 119027 "Design requires %2!d! %1!s! resources -- too many to fit in %3!d! available in the selected device or any device in the device family" 0 0 "Fitter" 0 -1 1720393019602 ""}
{ "Error" "EMPP_MPP_NO_DEVICE_FOUND" "" "Cannot find device that meets Compiler settings specifications" {  } {  } 0 119003 "Cannot find device that meets Compiler settings specifications" 0 0 "Fitter" 0 -1 1720393019602 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 1  Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4972 " "Peak virtual memory: 4972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720393020188 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul  7 19:57:00 2024 " "Processing ended: Sun Jul  7 19:57:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720393020188 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720393020188 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720393020188 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1720393020188 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 66 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 66 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1720393021225 ""}
