<stg><name>kernel_mhsa_Pipeline_INPUT_COPY</name>


<trans_list>

<trans id="78" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln71_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln71

]]></Node>
<StgValue><ssdm name="sext_ln71_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln71_cast = sext i62 %sext_ln71_read

]]></Node>
<StgValue><ssdm name="sext_ln71_cast"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_54, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_55, void @empty_56, void @empty_113, i32 16, i32 16, i32 256, i32 256, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %store_ln71 = store i10 0, i10 %i_4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc23:0 %i = load i10 %i_4

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc23:1 %add_ln71 = add i10 %i, i10 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc23:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc23:3 %icmp_ln71 = icmp_eq  i10 %i, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc23:4 %br_ln71 = br i1 %icmp_ln71, void %for.inc23.split, void %LAYER_LOOP.exitStub

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="10">
<![CDATA[
for.inc23.split:1 %trunc_ln71 = trunc i10 %i

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc23.split:5 %lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc23.split:18 %switch_ln73 = switch i3 %trunc_ln71, void %arrayidx22.case.7, i3 0, void %arrayidx22.case.0, i3 1, void %arrayidx22.case.1, i3 2, void %arrayidx22.case.2, i3 3, void %arrayidx22.case.3, i3 4, void %arrayidx22.case.4, i3 5, void %arrayidx22.case.5, i3 6, void %arrayidx22.case.6

]]></Node>
<StgValue><ssdm name="switch_ln73"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx22.exit:0 %store_ln71 = store i10 %add_ln71, i10 %i_4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.exit:1 %br_ln71 = br void %for.inc23

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0">
<![CDATA[
LAYER_LOOP.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc23.split:0 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln71_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc23.split:2 %specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_113

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc23.split:3 %speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln71"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc23.split:4 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_83

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="7">
<![CDATA[
for.inc23.split:6 %zext_ln71 = zext i7 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32">
<![CDATA[
for.inc23.split:7 %muxLogicAXIMCE_to_gmem0_addr_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem0_addr_read"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc23.split:8 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
for.inc23.split:9 %bitcast_ln73 = bitcast i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln73"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23.split:10 %current_input_addr = getelementptr i32 %current_input, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="current_input_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23.split:11 %current_input_8_addr = getelementptr i32 %current_input_8, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="current_input_8_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23.split:12 %current_input_9_addr = getelementptr i32 %current_input_9, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="current_input_9_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23.split:13 %current_input_10_addr = getelementptr i32 %current_input_10, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="current_input_10_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23.split:14 %current_input_11_addr = getelementptr i32 %current_input_11, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="current_input_11_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23.split:15 %current_input_12_addr = getelementptr i32 %current_input_12, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="current_input_12_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23.split:16 %current_input_13_addr = getelementptr i32 %current_input_13, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="current_input_13_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23.split:17 %current_input_14_addr = getelementptr i32 %current_input_14, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="current_input_14_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32">
<![CDATA[
arrayidx22.case.6:0 %muxLogicRAMData_to_store_ln73 = muxlogic i32 %bitcast_ln73

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln73"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="7">
<![CDATA[
arrayidx22.case.6:1 %muxLogicRAMAddr_to_store_ln73 = muxlogic i7 %current_input_13_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln73"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx22.case.6:2 %store_ln73 = store i32 %bitcast_ln73, i7 %current_input_13_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.case.6:3 %br_ln73 = br void %arrayidx22.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32">
<![CDATA[
arrayidx22.case.5:0 %muxLogicRAMData_to_store_ln73 = muxlogic i32 %bitcast_ln73

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln73"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="7">
<![CDATA[
arrayidx22.case.5:1 %muxLogicRAMAddr_to_store_ln73 = muxlogic i7 %current_input_12_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln73"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx22.case.5:2 %store_ln73 = store i32 %bitcast_ln73, i7 %current_input_12_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.case.5:3 %br_ln73 = br void %arrayidx22.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32">
<![CDATA[
arrayidx22.case.4:0 %muxLogicRAMData_to_store_ln73 = muxlogic i32 %bitcast_ln73

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln73"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="7">
<![CDATA[
arrayidx22.case.4:1 %muxLogicRAMAddr_to_store_ln73 = muxlogic i7 %current_input_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln73"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx22.case.4:2 %store_ln73 = store i32 %bitcast_ln73, i7 %current_input_11_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.case.4:3 %br_ln73 = br void %arrayidx22.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32">
<![CDATA[
arrayidx22.case.3:0 %muxLogicRAMData_to_store_ln73 = muxlogic i32 %bitcast_ln73

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln73"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="7">
<![CDATA[
arrayidx22.case.3:1 %muxLogicRAMAddr_to_store_ln73 = muxlogic i7 %current_input_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln73"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx22.case.3:2 %store_ln73 = store i32 %bitcast_ln73, i7 %current_input_10_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.case.3:3 %br_ln73 = br void %arrayidx22.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32">
<![CDATA[
arrayidx22.case.2:0 %muxLogicRAMData_to_store_ln73 = muxlogic i32 %bitcast_ln73

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln73"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="7">
<![CDATA[
arrayidx22.case.2:1 %muxLogicRAMAddr_to_store_ln73 = muxlogic i7 %current_input_9_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln73"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx22.case.2:2 %store_ln73 = store i32 %bitcast_ln73, i7 %current_input_9_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.case.2:3 %br_ln73 = br void %arrayidx22.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32">
<![CDATA[
arrayidx22.case.1:0 %muxLogicRAMData_to_store_ln73 = muxlogic i32 %bitcast_ln73

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln73"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="7">
<![CDATA[
arrayidx22.case.1:1 %muxLogicRAMAddr_to_store_ln73 = muxlogic i7 %current_input_8_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln73"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx22.case.1:2 %store_ln73 = store i32 %bitcast_ln73, i7 %current_input_8_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.case.1:3 %br_ln73 = br void %arrayidx22.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32">
<![CDATA[
arrayidx22.case.0:0 %muxLogicRAMData_to_store_ln73 = muxlogic i32 %bitcast_ln73

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln73"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="7">
<![CDATA[
arrayidx22.case.0:1 %muxLogicRAMAddr_to_store_ln73 = muxlogic i7 %current_input_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln73"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx22.case.0:2 %store_ln73 = store i32 %bitcast_ln73, i7 %current_input_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.case.0:3 %br_ln73 = br void %arrayidx22.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32">
<![CDATA[
arrayidx22.case.7:0 %muxLogicRAMData_to_store_ln73 = muxlogic i32 %bitcast_ln73

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln73"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="7">
<![CDATA[
arrayidx22.case.7:1 %muxLogicRAMAddr_to_store_ln73 = muxlogic i7 %current_input_14_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln73"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx22.case.7:2 %store_ln73 = store i32 %bitcast_ln73, i7 %current_input_14_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln71" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.case.7:3 %br_ln73 = br void %arrayidx22.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
