Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Dec  7 20:26:50 2024
| Host         : DESKTOP-SK26SJD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file audio_top_timing_summary_routed.rpt -pb audio_top_timing_summary_routed.pb -rpx audio_top_timing_summary_routed.rpx -warn_on_violation
| Design       : audio_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.037        0.000                      0                  135        0.259        0.000                      0                  135        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.037        0.000                      0                  135        0.259        0.000                      0                  135        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_out_reg[7]_i_2/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.828ns (15.095%)  route 4.657ns (84.905%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.558     5.066    clk_IBUF_BUFG
    SLICE_X48Y55         FDRE                                         r  sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  sample_counter_reg[4]/Q
                         net (fo=2, routed)           1.220     6.741    tone/tone440hz/phase_reg[1]_0[4]
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.865 r  tone/tone440hz/sample_counter[15]_i_4/O
                         net (fo=1, routed)           0.405     7.271    tone/tone440hz/sample_counter[15]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.395 r  tone/tone440hz/sample_counter[15]_i_1/O
                         net (fo=54, routed)          2.691    10.086    sel
    SLICE_X49Y67         LUT2 (Prop_lut2_I1_O)        0.124    10.210 r  tone_out[7]_i_4/O
                         net (fo=2, routed)           0.341    10.551    tone_out[7]_i_4_n_0
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.466    14.795    clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/CLKARDCLK
                         clock pessimism              0.271    15.066    
                         clock uncertainty           -0.035    15.031    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.588    tone_out_reg[7]_i_2
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_out_reg[7]_i_3/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.828ns (15.095%)  route 4.657ns (84.905%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.558     5.066    clk_IBUF_BUFG
    SLICE_X48Y55         FDRE                                         r  sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  sample_counter_reg[4]/Q
                         net (fo=2, routed)           1.220     6.741    tone/tone440hz/phase_reg[1]_0[4]
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.865 r  tone/tone440hz/sample_counter[15]_i_4/O
                         net (fo=1, routed)           0.405     7.271    tone/tone440hz/sample_counter[15]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.395 r  tone/tone440hz/sample_counter[15]_i_1/O
                         net (fo=54, routed)          2.691    10.086    sel
    SLICE_X49Y67         LUT2 (Prop_lut2_I1_O)        0.124    10.210 r  tone_out[7]_i_4/O
                         net (fo=2, routed)           0.341    10.551    tone_out[7]_i_4_n_0
    RAMB18_X1Y27         RAMB18E1                                     r  tone_out_reg[7]_i_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.466    14.795    clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  tone_out_reg[7]_i_3/CLKARDCLK
                         clock pessimism              0.271    15.066    
                         clock uncertainty           -0.035    15.031    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.588    tone_out_reg[7]_i_3
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 tone/tone440hz/phase_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_out_reg[7]_i_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 2.212ns (48.605%)  route 2.339ns (51.395%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.556     5.064    tone/tone440hz/CLK
    SLICE_X49Y59         FDRE                                         r  tone/tone440hz/phase_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  tone/tone440hz/phase_reg[3]/Q
                         net (fo=2, routed)           0.766     6.285    tone/tone440hz/phase_reg[3]
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.810 r  tone/tone440hz/tone_out_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000     6.810    tone/tone440hz/tone_out_reg[7]_i_39_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  tone/tone440hz/tone_out_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.924    tone/tone440hz/tone_out_reg[7]_i_34_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  tone/tone440hz/tone_out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.038    tone/tone440hz/tone_out_reg[7]_i_30_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  tone/tone440hz/tone_out_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.152    tone/tone440hz/tone_out_reg[7]_i_28_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  tone/tone440hz/tone_out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.266    tone/tone440hz/tone_out_reg[7]_i_25_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  tone/tone440hz/tone_out_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.380    tone/tone440hz/tone_out_reg[7]_i_22_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  tone/tone440hz/tone_out_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.494    tone/tone440hz/tone_out_reg[7]_i_19_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.716 r  tone/tone440hz/tone_out_reg[7]_i_18/O[0]
                         net (fo=1, routed)           0.974     8.690    tone_n_12
    SLICE_X50Y65         LUT2 (Prop_lut2_I0_O)        0.325     9.015 r  tone_out[7]_i_8/O
                         net (fo=1, routed)           0.600     9.615    tone_out[7]_i_8_n_0
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.466    14.795    clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/CLKARDCLK
                         clock pessimism              0.271    15.066    
                         clock uncertainty           -0.035    15.031    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.770    14.261    tone_out_reg[7]_i_2
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 tone/tone440hz/phase_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_out_reg[7]_i_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 2.331ns (51.430%)  route 2.201ns (48.570%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.556     5.064    tone/tone440hz/CLK
    SLICE_X49Y59         FDRE                                         r  tone/tone440hz/phase_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  tone/tone440hz/phase_reg[3]/Q
                         net (fo=2, routed)           0.766     6.285    tone/tone440hz/phase_reg[3]
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.810 r  tone/tone440hz/tone_out_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000     6.810    tone/tone440hz/tone_out_reg[7]_i_39_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  tone/tone440hz/tone_out_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.924    tone/tone440hz/tone_out_reg[7]_i_34_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  tone/tone440hz/tone_out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.038    tone/tone440hz/tone_out_reg[7]_i_30_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  tone/tone440hz/tone_out_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.152    tone/tone440hz/tone_out_reg[7]_i_28_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  tone/tone440hz/tone_out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.266    tone/tone440hz/tone_out_reg[7]_i_25_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  tone/tone440hz/tone_out_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.380    tone/tone440hz/tone_out_reg[7]_i_22_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  tone/tone440hz/tone_out_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.494    tone/tone440hz/tone_out_reg[7]_i_19_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.828 r  tone/tone440hz/tone_out_reg[7]_i_18/O[1]
                         net (fo=1, routed)           0.690     8.518    tone_n_11
    SLICE_X50Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.850 r  tone_out[7]_i_7/O
                         net (fo=1, routed)           0.746     9.596    tone_out[7]_i_7_n_0
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.466    14.795    clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/CLKARDCLK
                         clock pessimism              0.271    15.066    
                         clock uncertainty           -0.035    15.031    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.773    14.258    tone_out_reg[7]_i_2
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 tone/tone440hz/phase_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_out_reg[7]_i_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 2.196ns (51.856%)  route 2.039ns (48.144%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.556     5.064    tone/tone440hz/CLK
    SLICE_X49Y59         FDRE                                         r  tone/tone440hz/phase_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  tone/tone440hz/phase_reg[3]/Q
                         net (fo=2, routed)           0.766     6.285    tone/tone440hz/phase_reg[3]
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.810 r  tone/tone440hz/tone_out_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000     6.810    tone/tone440hz/tone_out_reg[7]_i_39_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  tone/tone440hz/tone_out_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.924    tone/tone440hz/tone_out_reg[7]_i_34_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  tone/tone440hz/tone_out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.038    tone/tone440hz/tone_out_reg[7]_i_30_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  tone/tone440hz/tone_out_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.152    tone/tone440hz/tone_out_reg[7]_i_28_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  tone/tone440hz/tone_out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.266    tone/tone440hz/tone_out_reg[7]_i_25_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  tone/tone440hz/tone_out_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.380    tone/tone440hz/tone_out_reg[7]_i_22_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.693 r  tone/tone440hz/tone_out_reg[7]_i_19/O[3]
                         net (fo=1, routed)           0.673     8.367    tone_n_6
    SLICE_X50Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.699 r  tone_out[7]_i_9/O
                         net (fo=1, routed)           0.600     9.299    tone_out[7]_i_9_n_0
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.466    14.795    clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/CLKARDCLK
                         clock pessimism              0.271    15.066    
                         clock uncertainty           -0.035    15.031    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.790    14.241    tone_out_reg[7]_i_2
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone/tone750hz/phase_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.704ns (14.934%)  route 4.010ns (85.066%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.558     5.066    clk_IBUF_BUFG
    SLICE_X48Y55         FDRE                                         r  sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  sample_counter_reg[4]/Q
                         net (fo=2, routed)           1.220     6.741    tone/tone440hz/phase_reg[1]_0[4]
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.865 r  tone/tone440hz/sample_counter[15]_i_4/O
                         net (fo=1, routed)           0.405     7.271    tone/tone440hz/sample_counter[15]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.395 r  tone/tone440hz/sample_counter[15]_i_1/O
                         net (fo=54, routed)          2.385     9.780    tone/tone750hz/phase_reg[31]_0
    SLICE_X53Y67         FDRE                                         r  tone/tone750hz/phase_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.434    14.763    tone/tone750hz/CLK
    SLICE_X53Y67         FDRE                                         r  tone/tone750hz/phase_reg[30]/C
                         clock pessimism              0.257    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X53Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.779    tone/tone750hz/phase_reg[30]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone/tone750hz/phase_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.704ns (14.934%)  route 4.010ns (85.066%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.558     5.066    clk_IBUF_BUFG
    SLICE_X48Y55         FDRE                                         r  sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  sample_counter_reg[4]/Q
                         net (fo=2, routed)           1.220     6.741    tone/tone440hz/phase_reg[1]_0[4]
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.865 r  tone/tone440hz/sample_counter[15]_i_4/O
                         net (fo=1, routed)           0.405     7.271    tone/tone440hz/sample_counter[15]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.395 r  tone/tone440hz/sample_counter[15]_i_1/O
                         net (fo=54, routed)          2.385     9.780    tone/tone750hz/phase_reg[31]_0
    SLICE_X53Y67         FDRE                                         r  tone/tone750hz/phase_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.434    14.763    tone/tone750hz/CLK
    SLICE_X53Y67         FDRE                                         r  tone/tone750hz/phase_reg[31]/C
                         clock pessimism              0.257    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X53Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.779    tone/tone750hz/phase_reg[31]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 tone/tone440hz/phase_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_out_reg[7]_i_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 2.232ns (54.786%)  route 1.842ns (45.214%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.556     5.064    tone/tone440hz/CLK
    SLICE_X49Y59         FDRE                                         r  tone/tone440hz/phase_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  tone/tone440hz/phase_reg[3]/Q
                         net (fo=2, routed)           0.766     6.285    tone/tone440hz/phase_reg[3]
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.810 r  tone/tone440hz/tone_out_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000     6.810    tone/tone440hz/tone_out_reg[7]_i_39_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  tone/tone440hz/tone_out_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.924    tone/tone440hz/tone_out_reg[7]_i_34_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  tone/tone440hz/tone_out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.038    tone/tone440hz/tone_out_reg[7]_i_30_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  tone/tone440hz/tone_out_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.152    tone/tone440hz/tone_out_reg[7]_i_28_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  tone/tone440hz/tone_out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.266    tone/tone440hz/tone_out_reg[7]_i_25_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  tone/tone440hz/tone_out_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.380    tone/tone440hz/tone_out_reg[7]_i_22_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  tone/tone440hz/tone_out_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.494    tone/tone440hz/tone_out_reg[7]_i_19_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.733 r  tone/tone440hz/tone_out_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.639     8.372    tone_n_10
    SLICE_X49Y67         LUT2 (Prop_lut2_I0_O)        0.328     8.700 r  tone_out[7]_i_6/O
                         net (fo=1, routed)           0.438     9.138    tone_out[7]_i_6_n_0
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.466    14.795    clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/CLKARDCLK
                         clock pessimism              0.271    15.066    
                         clock uncertainty           -0.035    15.031    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.768    14.263    tone_out_reg[7]_i_2
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone/tone750hz/phase_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.704ns (15.394%)  route 3.869ns (84.606%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.558     5.066    clk_IBUF_BUFG
    SLICE_X48Y55         FDRE                                         r  sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  sample_counter_reg[4]/Q
                         net (fo=2, routed)           1.220     6.741    tone/tone440hz/phase_reg[1]_0[4]
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.865 r  tone/tone440hz/sample_counter[15]_i_4/O
                         net (fo=1, routed)           0.405     7.271    tone/tone440hz/sample_counter[15]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.395 r  tone/tone440hz/sample_counter[15]_i_1/O
                         net (fo=54, routed)          2.244     9.639    tone/tone750hz/phase_reg[31]_0
    SLICE_X53Y66         FDRE                                         r  tone/tone750hz/phase_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.435    14.764    tone/tone750hz/CLK
    SLICE_X53Y66         FDRE                                         r  tone/tone750hz/phase_reg[26]/C
                         clock pessimism              0.257    15.021    
                         clock uncertainty           -0.035    14.985    
    SLICE_X53Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.780    tone/tone750hz/phase_reg[26]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone/tone750hz/phase_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.704ns (15.394%)  route 3.869ns (84.606%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.558     5.066    clk_IBUF_BUFG
    SLICE_X48Y55         FDRE                                         r  sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  sample_counter_reg[4]/Q
                         net (fo=2, routed)           1.220     6.741    tone/tone440hz/phase_reg[1]_0[4]
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.865 r  tone/tone440hz/sample_counter[15]_i_4/O
                         net (fo=1, routed)           0.405     7.271    tone/tone440hz/sample_counter[15]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.395 r  tone/tone440hz/sample_counter[15]_i_1/O
                         net (fo=54, routed)          2.244     9.639    tone/tone750hz/phase_reg[31]_0
    SLICE_X53Y66         FDRE                                         r  tone/tone750hz/phase_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.435    14.764    tone/tone750hz/CLK
    SLICE_X53Y66         FDRE                                         r  tone/tone750hz/phase_reg[27]/C
                         clock pessimism              0.257    15.021    
                         clock uncertainty           -0.035    14.985    
    SLICE_X53Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.780    tone/tone750hz/phase_reg[27]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  5.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 nolabel_line33/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.192ns (52.454%)  route 0.174ns (47.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.557     1.425    nolabel_line33/CLK
    SLICE_X48Y68         FDRE                                         r  nolabel_line33/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     1.566 r  nolabel_line33/counter_reg[6]/Q
                         net (fo=4, routed)           0.174     1.740    nolabel_line33/counter_reg[6]
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.051     1.791 r  nolabel_line33/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.791    nolabel_line33/p_0_in__0[7]
    SLICE_X48Y68         FDRE                                         r  nolabel_line33/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.824     1.938    nolabel_line33/CLK
    SLICE_X48Y68         FDRE                                         r  nolabel_line33/counter_reg[7]/C
                         clock pessimism             -0.513     1.425    
    SLICE_X48Y68         FDRE (Hold_fdre_C_D)         0.107     1.532    nolabel_line33/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tone/tone440hz/phase_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone/tone440hz/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.560     1.428    tone/tone440hz/CLK
    SLICE_X49Y65         FDRE                                         r  tone/tone440hz/phase_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  tone/tone440hz/phase_reg[28]/Q
                         net (fo=2, routed)           0.120     1.690    tone/tone440hz/phase_reg[28]
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  tone/tone440hz/phase_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    tone/tone440hz/phase_reg[25]_i_1_n_4
    SLICE_X49Y65         FDRE                                         r  tone/tone440hz/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.827     1.941    tone/tone440hz/CLK
    SLICE_X49Y65         FDRE                                         r  tone/tone440hz/phase_reg[28]/C
                         clock pessimism             -0.513     1.428    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.105     1.533    tone/tone440hz/phase_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tone/tone750hz/phase_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone/tone750hz/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.559     1.427    tone/tone750hz/CLK
    SLICE_X53Y66         FDRE                                         r  tone/tone750hz/phase_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  tone/tone750hz/phase_reg[29]/Q
                         net (fo=2, routed)           0.120     1.689    tone/tone750hz/phase_reg[29]
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  tone/tone750hz/phase_reg[26]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    tone/tone750hz/phase_reg[26]_i_1_n_4
    SLICE_X53Y66         FDRE                                         r  tone/tone750hz/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.827     1.941    tone/tone750hz/CLK
    SLICE_X53Y66         FDRE                                         r  tone/tone750hz/phase_reg[29]/C
                         clock pessimism             -0.514     1.427    
    SLICE_X53Y66         FDRE (Hold_fdre_C_D)         0.105     1.532    tone/tone750hz/phase_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tone/tone440hz/phase_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone/tone440hz/phase_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.563     1.431    tone/tone440hz/CLK
    SLICE_X49Y59         FDRE                                         r  tone/tone440hz/phase_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  tone/tone440hz/phase_reg[4]/Q
                         net (fo=2, routed)           0.120     1.693    tone/tone440hz/phase_reg[4]
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  tone/tone440hz/phase_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    tone/tone440hz/phase_reg[1]_i_1_n_4
    SLICE_X49Y59         FDRE                                         r  tone/tone440hz/phase_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.832     1.946    tone/tone440hz/CLK
    SLICE_X49Y59         FDRE                                         r  tone/tone440hz/phase_reg[4]/C
                         clock pessimism             -0.515     1.431    
    SLICE_X49Y59         FDRE (Hold_fdre_C_D)         0.105     1.536    tone/tone440hz/phase_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tone/tone440hz/phase_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone/tone440hz/phase_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.561     1.429    tone/tone440hz/CLK
    SLICE_X49Y62         FDRE                                         r  tone/tone440hz/phase_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  tone/tone440hz/phase_reg[16]/Q
                         net (fo=2, routed)           0.120     1.691    tone/tone440hz/phase_reg[16]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  tone/tone440hz/phase_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    tone/tone440hz/phase_reg[13]_i_1_n_4
    SLICE_X49Y62         FDRE                                         r  tone/tone440hz/phase_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.829     1.943    tone/tone440hz/CLK
    SLICE_X49Y62         FDRE                                         r  tone/tone440hz/phase_reg[16]/C
                         clock pessimism             -0.514     1.429    
    SLICE_X49Y62         FDRE (Hold_fdre_C_D)         0.105     1.534    tone/tone440hz/phase_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tone/tone440hz/phase_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone/tone440hz/phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.560     1.428    tone/tone440hz/CLK
    SLICE_X49Y64         FDRE                                         r  tone/tone440hz/phase_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  tone/tone440hz/phase_reg[24]/Q
                         net (fo=2, routed)           0.120     1.690    tone/tone440hz/phase_reg[24]
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  tone/tone440hz/phase_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    tone/tone440hz/phase_reg[21]_i_1_n_4
    SLICE_X49Y64         FDRE                                         r  tone/tone440hz/phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.828     1.942    tone/tone440hz/CLK
    SLICE_X49Y64         FDRE                                         r  tone/tone440hz/phase_reg[24]/C
                         clock pessimism             -0.514     1.428    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.105     1.533    tone/tone440hz/phase_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 tone/tone440hz/phase_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone/tone440hz/phase_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.560     1.428    tone/tone440hz/CLK
    SLICE_X49Y63         FDRE                                         r  tone/tone440hz/phase_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  tone/tone440hz/phase_reg[17]/Q
                         net (fo=2, routed)           0.114     1.683    tone/tone440hz/phase_reg[17]
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.798 r  tone/tone440hz/phase_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.798    tone/tone440hz/phase_reg[17]_i_1_n_7
    SLICE_X49Y63         FDRE                                         r  tone/tone440hz/phase_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.828     1.942    tone/tone440hz/CLK
    SLICE_X49Y63         FDRE                                         r  tone/tone440hz/phase_reg[17]/C
                         clock pessimism             -0.514     1.428    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.105     1.533    tone/tone440hz/phase_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 tone/tone440hz/phase_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone/tone440hz/phase_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.560     1.428    tone/tone440hz/CLK
    SLICE_X49Y64         FDRE                                         r  tone/tone440hz/phase_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  tone/tone440hz/phase_reg[21]/Q
                         net (fo=2, routed)           0.114     1.683    tone/tone440hz/phase_reg[21]
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.798 r  tone/tone440hz/phase_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.798    tone/tone440hz/phase_reg[21]_i_1_n_7
    SLICE_X49Y64         FDRE                                         r  tone/tone440hz/phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.828     1.942    tone/tone440hz/CLK
    SLICE_X49Y64         FDRE                                         r  tone/tone440hz/phase_reg[21]/C
                         clock pessimism             -0.514     1.428    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.105     1.533    tone/tone440hz/phase_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 tone/tone440hz/phase_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone/tone440hz/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.559     1.427    tone/tone440hz/CLK
    SLICE_X49Y66         FDRE                                         r  tone/tone440hz/phase_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  tone/tone440hz/phase_reg[29]/Q
                         net (fo=2, routed)           0.114     1.682    tone/tone440hz/phase_reg[29]
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.797 r  tone/tone440hz/phase_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.797    tone/tone440hz/phase_reg[29]_i_1_n_7
    SLICE_X49Y66         FDRE                                         r  tone/tone440hz/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.826     1.940    tone/tone440hz/CLK
    SLICE_X49Y66         FDRE                                         r  tone/tone440hz/phase_reg[29]/C
                         clock pessimism             -0.513     1.427    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.105     1.532    tone/tone440hz/phase_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 tone/tone750hz/phase_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone/tone750hz/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.558     1.426    tone/tone750hz/CLK
    SLICE_X53Y67         FDRE                                         r  tone/tone750hz/phase_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  tone/tone750hz/phase_reg[30]/Q
                         net (fo=2, routed)           0.114     1.681    tone/tone750hz/phase_reg[30]
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.796 r  tone/tone750hz/phase_reg[30]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.796    tone/tone750hz/phase_reg[30]_i_1_n_7
    SLICE_X53Y67         FDRE                                         r  tone/tone750hz/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.826     1.940    tone/tone750hz/CLK
    SLICE_X53Y67         FDRE                                         r  tone/tone750hz/phase_reg[30]/C
                         clock pessimism             -0.514     1.426    
    SLICE_X53Y67         FDRE (Hold_fdre_C_D)         0.105     1.531    tone/tone750hz/phase_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26   tone_out_reg[7]_i_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y27   tone_out_reg[7]_i_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y55   sample_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y57   sample_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y57   sample_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y57   sample_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y58   sample_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y58   sample_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y58   sample_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y55   sample_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y55   sample_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y57   sample_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y57   sample_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y57   sample_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y57   sample_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y57   sample_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y57   sample_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y58   sample_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y58   sample_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y55   sample_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y55   sample_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y57   sample_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y57   sample_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y57   sample_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y57   sample_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y57   sample_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y57   sample_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y58   sample_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y58   sample_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.012ns  (logic 4.845ns (48.391%)  route 5.167ns (51.609%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           5.167     6.492    led_OBUF[0]
    C13                  OBUF (Prop_obuf_I_O)         3.519    10.012 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.012    led[0]
    C13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.602ns  (logic 4.841ns (50.411%)  route 4.762ns (49.589%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           4.762     6.089    led_OBUF[1]
    C14                  OBUF (Prop_obuf_I_O)         3.514     9.602 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.602    led[1]
    C14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.525ns  (logic 4.860ns (51.018%)  route 4.666ns (48.982%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           4.666     6.005    led_OBUF[15]
    G17                  OBUF (Prop_obuf_I_O)         3.520     9.525 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.525    led[15]
    G17                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.515ns  (logic 4.868ns (51.166%)  route 4.646ns (48.834%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    B7                   IBUF (Prop_ibuf_I_O)         1.345     1.345 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           4.646     5.992    led_OBUF[14]
    E18                  OBUF (Prop_obuf_I_O)         3.523     9.515 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.515    led[14]
    E18                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.465ns  (logic 4.845ns (51.190%)  route 4.620ns (48.810%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           4.620     5.948    led_OBUF[2]
    D14                  OBUF (Prop_obuf_I_O)         3.517     9.465 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.465    led[2]
    D14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.388ns  (logic 4.862ns (51.793%)  route 4.526ns (48.207%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    C7                   IBUF (Prop_ibuf_I_O)         1.333     1.333 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           4.526     5.858    led_OBUF[12]
    C18                  OBUF (Prop_obuf_I_O)         3.530     9.388 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.388    led[12]
    C18                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.294ns  (logic 4.864ns (52.332%)  route 4.430ns (47.668%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           4.430     5.770    led_OBUF[13]
    D18                  OBUF (Prop_obuf_I_O)         3.524     9.294 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.294    led[13]
    D18                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.239ns  (logic 4.875ns (52.763%)  route 4.364ns (47.237%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           4.364     5.715    led_OBUF[3]
    D15                  OBUF (Prop_obuf_I_O)         3.525     9.239 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.239    led[3]
    D15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.091ns  (logic 4.857ns (53.428%)  route 4.234ns (46.572%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           4.234     5.559    led_OBUF[6]
    E17                  OBUF (Prop_obuf_I_O)         3.532     9.091 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.091    led[6]
    E17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.083ns  (logic 4.872ns (53.639%)  route 4.211ns (46.361%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           4.211     5.536    led_OBUF[4]
    D16                  OBUF (Prop_obuf_I_O)         3.548     9.083 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.083    led[4]
    D16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.046ns  (logic 1.649ns (54.147%)  route 1.397ns (45.853%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           1.397     1.823    led_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         1.223     3.046 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.046    led[5]
    F18                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.108ns  (logic 1.668ns (53.665%)  route 1.440ns (46.335%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           1.440     1.860    led_OBUF[11]
    B17                  OBUF (Prop_obuf_I_O)         1.247     3.108 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.108    led[11]
    B17                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.136ns  (logic 1.669ns (53.229%)  route 1.467ns (46.771%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           1.467     1.891    led_OBUF[9]
    B18                  OBUF (Prop_obuf_I_O)         1.245     3.136 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.136    led[9]
    B18                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.138ns  (logic 1.660ns (52.894%)  route 1.478ns (47.106%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           1.478     1.891    led_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         1.247     3.138 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.138    led[7]
    D17                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.142ns  (logic 1.662ns (52.911%)  route 1.479ns (47.089%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           1.479     1.895    led_OBUF[8]
    C17                  OBUF (Prop_obuf_I_O)         1.247     3.142 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.142    led[8]
    C17                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.151ns  (logic 1.673ns (53.089%)  route 1.478ns (46.911%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           1.478     1.903    led_OBUF[10]
    A17                  OBUF (Prop_obuf_I_O)         1.248     3.151 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.151    led[10]
    A17                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.190ns  (logic 1.650ns (51.720%)  route 1.540ns (48.280%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           1.540     1.942    led_OBUF[4]
    D16                  OBUF (Prop_obuf_I_O)         1.248     3.190 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.190    led[4]
    D16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.217ns  (logic 1.635ns (50.825%)  route 1.582ns (49.175%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           1.582     1.984    led_OBUF[6]
    E17                  OBUF (Prop_obuf_I_O)         1.232     3.217 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.217    led[6]
    E17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.263ns  (logic 1.642ns (50.310%)  route 1.621ns (49.690%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    A7                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           1.621     2.038    led_OBUF[13]
    D18                  OBUF (Prop_obuf_I_O)         1.225     3.263 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.263    led[13]
    D18                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.311ns  (logic 1.640ns (49.539%)  route 1.671ns (50.461%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           1.671     2.080    led_OBUF[12]
    C18                  OBUF (Prop_obuf_I_O)         1.230     3.311 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.311    led[12]
    C18                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line33/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.824ns  (logic 4.814ns (48.999%)  route 5.010ns (51.001%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.547     5.055    nolabel_line33/CLK
    SLICE_X48Y68         FDRE                                         r  nolabel_line33/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.419     5.474 r  nolabel_line33/counter_reg[3]/Q
                         net (fo=6, routed)           0.995     6.469    nolabel_line33/Q[3]
    SLICE_X48Y70         LUT4 (Prop_lut4_I0_O)        0.296     6.765 r  nolabel_line33/pwm_out_carry_i_7/O
                         net (fo=1, routed)           0.000     6.765    nolabel_line33/pwm_out_carry_i_7_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.315 r  nolabel_line33/pwm_out_carry/CO[3]
                         net (fo=1, routed)           4.015    11.330    aud_out_OBUF
    B14                  OBUF (Prop_obuf_I_O)         3.549    14.879 r  aud_out_OBUF_inst/O
                         net (fo=0)                   0.000    14.879    aud_out
    B14                                                               r  aud_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tone/tone_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.102ns  (logic 1.559ns (50.250%)  route 1.543ns (49.750%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.556     1.424    tone/CLK
    SLICE_X48Y69         FDRE                                         r  tone/tone_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  tone/tone_out_reg[4]/Q
                         net (fo=2, routed)           0.154     1.719    tone/Q[2]
    SLICE_X48Y70         LUT4 (Prop_lut4_I2_O)        0.049     1.768 r  tone/pwm_out_carry_i_3/O
                         net (fo=1, routed)           0.000     1.768    nolabel_line33/DI[1]
    SLICE_X48Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.887 r  nolabel_line33/pwm_out_carry/CO[3]
                         net (fo=1, routed)           1.389     3.276    aud_out_OBUF
    B14                  OBUF (Prop_obuf_I_O)         1.250     4.526 r  aud_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.526    aud_out
    B14                                                               r  aud_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            tone_out_reg[7]_i_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.645ns  (logic 1.440ns (31.011%)  route 3.205ns (68.989%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  btnd_IBUF_inst/O
                         net (fo=59, routed)          2.465     3.781    btnd_IBUF
    SLICE_X50Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.905 r  tone_out[7]_i_10/O
                         net (fo=1, routed)           0.740     4.645    tone_out[7]_i_10_n_0
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.466     4.795    clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/CLKARDCLK

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            tone_out_reg[7]_i_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.590ns  (logic 1.468ns (31.994%)  route 3.121ns (68.006%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  btnd_IBUF_inst/O
                         net (fo=59, routed)          2.684     4.000    btnd_IBUF
    SLICE_X49Y67         LUT2 (Prop_lut2_I1_O)        0.152     4.152 r  tone_out[7]_i_6/O
                         net (fo=1, routed)           0.438     4.590    tone_out[7]_i_6_n_0
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.466     4.795    clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/CLKARDCLK

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            tone_out_reg[7]_i_2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.534ns  (logic 1.440ns (31.773%)  route 3.093ns (68.227%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  btnd_IBUF_inst/O
                         net (fo=59, routed)          2.457     3.773    btnd_IBUF
    SLICE_X50Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.897 r  tone_out[7]_i_11/O
                         net (fo=1, routed)           0.636     4.534    tone_out[7]_i_11_n_0
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.466     4.795    clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/CLKARDCLK

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            tone_out_reg[7]_i_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.527ns  (logic 1.462ns (32.305%)  route 3.065ns (67.695%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  btnd_IBUF_inst/O
                         net (fo=59, routed)          2.465     3.781    btnd_IBUF
    SLICE_X50Y65         LUT2 (Prop_lut2_I1_O)        0.146     3.927 r  tone_out[7]_i_8/O
                         net (fo=1, routed)           0.600     4.527    tone_out[7]_i_8_n_0
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.466     4.795    clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/CLKARDCLK

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            tone_out_reg[7]_i_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.525ns  (logic 1.468ns (32.450%)  route 3.057ns (67.550%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  btnd_IBUF_inst/O
                         net (fo=59, routed)          2.457     3.773    btnd_IBUF
    SLICE_X50Y65         LUT2 (Prop_lut2_I1_O)        0.152     3.925 r  tone_out[7]_i_9/O
                         net (fo=1, routed)           0.600     4.525    tone_out[7]_i_9_n_0
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.466     4.795    clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/CLKARDCLK

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            tone_out_reg[7]_i_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 1.469ns (32.849%)  route 3.004ns (67.151%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  btnd_IBUF_inst/O
                         net (fo=59, routed)          2.258     3.574    btnd_IBUF
    SLICE_X50Y65         LUT2 (Prop_lut2_I1_O)        0.153     3.727 r  tone_out[7]_i_7/O
                         net (fo=1, routed)           0.746     4.473    tone_out[7]_i_7_n_0
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.466     4.795    clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/CLKARDCLK

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            tone_out_reg[7]_i_2/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.440ns (32.259%)  route 3.025ns (67.741%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  btnd_IBUF_inst/O
                         net (fo=59, routed)          2.684     4.000    btnd_IBUF
    SLICE_X49Y67         LUT2 (Prop_lut2_I0_O)        0.124     4.124 r  tone_out[7]_i_4/O
                         net (fo=2, routed)           0.341     4.465    tone_out[7]_i_4_n_0
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.466     4.795    clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/CLKARDCLK

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            tone_out_reg[7]_i_3/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.440ns (32.259%)  route 3.025ns (67.741%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  btnd_IBUF_inst/O
                         net (fo=59, routed)          2.684     4.000    btnd_IBUF
    SLICE_X49Y67         LUT2 (Prop_lut2_I0_O)        0.124     4.124 r  tone_out[7]_i_4/O
                         net (fo=2, routed)           0.341     4.465    tone_out[7]_i_4_n_0
    RAMB18_X1Y27         RAMB18E1                                     r  tone_out_reg[7]_i_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.466     4.795    clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  tone_out_reg[7]_i_3/CLKARDCLK

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            tone_out_reg[7]_i_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.299ns  (logic 1.440ns (33.511%)  route 2.858ns (66.489%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  btnd_IBUF_inst/O
                         net (fo=59, routed)          2.258     3.574    btnd_IBUF
    SLICE_X50Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.698 r  tone_out[7]_i_5/O
                         net (fo=1, routed)           0.600     4.299    tone_out[7]_i_5_n_0
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.466     4.795    clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  tone_out_reg[7]_i_2/CLKARDCLK

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            tone_out_reg[7]_i_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.214ns  (logic 1.440ns (34.185%)  route 2.773ns (65.815%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  btnd_IBUF_inst/O
                         net (fo=59, routed)          2.131     3.448    btnd_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.572 r  tone_out[7]_i_17/O
                         net (fo=1, routed)           0.642     4.214    tone_out[7]_i_17_n_0
    RAMB18_X1Y27         RAMB18E1                                     r  tone_out_reg[7]_i_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.466     4.795    clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  tone_out_reg[7]_i_3/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            tone/tone750hz/phase_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.394ns (33.454%)  route 0.783ns (66.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btnd_IBUF_inst/O
                         net (fo=59, routed)          0.783     1.176    tone/tone750hz/btnd_IBUF
    SLICE_X53Y66         FDRE                                         r  tone/tone750hz/phase_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.827     1.941    tone/tone750hz/CLK
    SLICE_X53Y66         FDRE                                         r  tone/tone750hz/phase_reg[26]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            tone/tone750hz/phase_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.394ns (33.454%)  route 0.783ns (66.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btnd_IBUF_inst/O
                         net (fo=59, routed)          0.783     1.176    tone/tone750hz/btnd_IBUF
    SLICE_X53Y66         FDRE                                         r  tone/tone750hz/phase_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.827     1.941    tone/tone750hz/CLK
    SLICE_X53Y66         FDRE                                         r  tone/tone750hz/phase_reg[27]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            tone/tone750hz/phase_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.394ns (33.454%)  route 0.783ns (66.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btnd_IBUF_inst/O
                         net (fo=59, routed)          0.783     1.176    tone/tone750hz/btnd_IBUF
    SLICE_X53Y66         FDRE                                         r  tone/tone750hz/phase_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.827     1.941    tone/tone750hz/CLK
    SLICE_X53Y66         FDRE                                         r  tone/tone750hz/phase_reg[28]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            tone/tone750hz/phase_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.394ns (33.454%)  route 0.783ns (66.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btnd_IBUF_inst/O
                         net (fo=59, routed)          0.783     1.176    tone/tone750hz/btnd_IBUF
    SLICE_X53Y66         FDRE                                         r  tone/tone750hz/phase_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.827     1.941    tone/tone750hz/CLK
    SLICE_X53Y66         FDRE                                         r  tone/tone750hz/phase_reg[29]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            tone/tone_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.447ns (37.300%)  route 0.752ns (62.700%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.752     1.154    tone/led_OBUF[0]
    SLICE_X48Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.199 r  tone/tone_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.199    tone/tone_out[2]_i_1_n_0
    SLICE_X48Y67         FDRE                                         r  tone/tone_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.825     1.939    tone/CLK
    SLICE_X48Y67         FDRE                                         r  tone/tone_out_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            tone/tone_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.450ns (37.456%)  route 0.752ns (62.544%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.752     1.154    tone/led_OBUF[0]
    SLICE_X48Y67         LUT3 (Prop_lut3_I2_O)        0.048     1.202 r  tone/tone_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.202    tone/tone_out[3]_i_1_n_0
    SLICE_X48Y67         FDRE                                         r  tone/tone_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.825     1.939    tone/CLK
    SLICE_X48Y67         FDRE                                         r  tone/tone_out_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            tone/tone_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.282ns  (logic 0.447ns (34.907%)  route 0.834ns (65.093%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.834     1.237    tone/led_OBUF[0]
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.282 r  tone/tone_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.282    tone/tone_out[4]_i_1_n_0
    SLICE_X48Y69         FDRE                                         r  tone/tone_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.823     1.937    tone/CLK
    SLICE_X48Y69         FDRE                                         r  tone/tone_out_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            tone/tone_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.451ns (35.110%)  route 0.834ns (64.890%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.834     1.237    tone/led_OBUF[0]
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.049     1.286 r  tone/tone_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.286    tone/tone_out[5]_i_1_n_0
    SLICE_X48Y69         FDRE                                         r  tone/tone_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.823     1.937    tone/CLK
    SLICE_X48Y69         FDRE                                         r  tone/tone_out_reg[5]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            tone/tone750hz/phase_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.394ns (30.254%)  route 0.907ns (69.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btnd_IBUF_inst/O
                         net (fo=59, routed)          0.907     1.301    tone/tone750hz/btnd_IBUF
    SLICE_X53Y67         FDRE                                         r  tone/tone750hz/phase_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.826     1.940    tone/tone750hz/CLK
    SLICE_X53Y67         FDRE                                         r  tone/tone750hz/phase_reg[30]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            tone/tone750hz/phase_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.394ns (30.254%)  route 0.907ns (69.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btnd_IBUF_inst/O
                         net (fo=59, routed)          0.907     1.301    tone/tone750hz/btnd_IBUF
    SLICE_X53Y67         FDRE                                         r  tone/tone750hz/phase_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.826     1.940    tone/tone750hz/CLK
    SLICE_X53Y67         FDRE                                         r  tone/tone750hz/phase_reg[31]/C





