From 27aee2612a554eea031bac2639b6d2a835e1ddd9 Mon Sep 17 00:00:00 2001
From: Omri Itach <omrii@marvell.com>
Date: Sun, 9 Dec 2012 17:36:19 +0200
Subject: [PATCH 0383/1825] armada_370_family Alignment & cleanups (Before
 merging component from U-Boot)

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit 2b01d18354533e018b6eca3085e36fba9197603c

Change-Id: Ifff767a6821ee2f5b7b5ac4ebccc9fc2a239b694

Signed-off-by: Kosta Zertsekel <konszert@marvell.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 arch/arm/mach-armada370/config/mvSysTwsiConfig.h |    6 ++++++
 1 files changed, 6 insertions(+), 0 deletions(-)
 mode change 100644 => 100755 arch/arm/mach-armada370/config/mvSysTwsiConfig.h

diff --git a/arch/arm/mach-armada370/config/mvSysTwsiConfig.h b/arch/arm/mach-armada370/config/mvSysTwsiConfig.h
old mode 100644
new mode 100755
index b23eb22..7ba637a
--- a/arch/arm/mach-armada370/config/mvSysTwsiConfig.h
+++ b/arch/arm/mach-armada370/config/mvSysTwsiConfig.h
@@ -33,3 +33,9 @@ disclaimer.
 ** Base address for TWSI registers.
 */
 #define MV_TWSI_SLAVE_REGS_BASE(unit) 	(MV_TWSI_SLAVE_REGS_OFFSET(unit))
+
+/*
+** Specific definition for Main CPU interrupt cause register.
+** Needed for TWSI operation completion monitoring.
+*/
+#define MV_TWSI_CPU_MAIN_INT_CAUSE(chNum, cpu)	TWSI_CPU_MAIN_INT_CAUSE_REG(cpu)
-- 
1.7.5.4

