14:19:50 DEBUG : Logs will be stored at 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/IDE.log'.
14:19:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\temp_xsdb_launch_script.tcl
14:19:52 INFO  : Registering command handlers for Vitis TCF services
14:19:53 INFO  : Platform repository initialization has completed.
14:19:54 INFO  : XSCT server has started successfully.
14:19:54 INFO  : Successfully done setting XSCT server connection channel  
14:19:54 INFO  : plnx-install-location is set to ''
14:19:54 INFO  : Successfully done query RDI_DATADIR 
14:19:54 INFO  : Successfully done setting workspace for the tool. 
14:23:54 INFO  : Result from executing command 'getProjects': zynq7_lcd
14:23:54 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:28:25 INFO  : Result from executing command 'getProjects': zynq7_lcd
14:28:25 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm;zynq7_lcd|D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/zynq7_lcd.xpfm
14:29:51 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
14:30:59 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
14:31:49 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
14:32:04 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
14:32:18 INFO  : Build configuration of 'app_zynq7_lcd' is updated to 'Release'
14:32:18 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
14:33:20 INFO  : No changes in MSS file content so sources will not be generated.
14:33:30 INFO  : No changes in MSS file content so sources will not be generated.
14:33:51 INFO  : Result from executing command 'getProjects': zynq7_lcd
14:33:51 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm;zynq7_lcd|D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/zynq7_lcd.xpfm
14:33:52 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
14:33:52 INFO  : Updating application flags with new BSP settings...
14:33:52 INFO  : Successfully updated application flags for project app_zynq7_lcd.
14:34:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:23 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
14:34:23 INFO  : 'jtag frequency' command is executed.
14:34:23 INFO  : Context for 'APU' is selected.
14:34:23 INFO  : System reset is completed.
14:34:26 INFO  : 'after 3000' command is executed.
14:34:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
14:34:29 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
14:34:29 INFO  : Context for 'APU' is selected.
14:34:29 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
14:34:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:29 INFO  : Context for 'APU' is selected.
14:34:29 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
14:34:29 INFO  : 'ps7_init' command is executed.
14:34:29 INFO  : 'ps7_post_config' command is executed.
14:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:30 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:30 INFO  : 'con' command is executed.
14:34:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:34:30 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\systemdebugger_app_zynq7_lcd_system_standalone.tcl'
14:34:47 INFO  : Generated template bif file for app_zynq7_lcd_system
14:34:55 INFO  : Invoking Bootgen: bootgen -image app_zynq7_lcd_system.bif -arch zynq -o D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd_system/_ide/bootimage/BOOT.bin
14:34:57 INFO  : Bootgen command execution is done.
14:36:04 INFO  : Disconnected from the channel tcfchan#7.
12:04:02 DEBUG : Logs will be stored at 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/IDE.log'.
12:04:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\temp_xsdb_launch_script.tcl
12:04:06 INFO  : Registering command handlers for Vitis TCF services
12:04:07 INFO  : Platform repository initialization has completed.
12:04:07 INFO  : XSCT server has started successfully.
12:04:07 INFO  : Successfully done setting XSCT server connection channel  
12:04:11 INFO  : plnx-install-location is set to ''
12:04:11 INFO  : Successfully done setting workspace for the tool. 
12:04:11 INFO  : Successfully done query RDI_DATADIR 
12:04:23 INFO  : Hardware specification for platform project 'zynq7_lcd' is updated.
12:04:36 INFO  : Result from executing command 'getProjects': zynq7_lcd
12:04:36 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm;zynq7_lcd|D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/zynq7_lcd.xpfm
12:04:37 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:04:53 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
12:04:53 INFO  : Build configuration of system project is automatically updated to 'Debug'.
12:04:53 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:05:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:12 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
12:05:12 INFO  : 'jtag frequency' command is executed.
12:05:12 INFO  : Context for 'APU' is selected.
12:05:12 INFO  : System reset is completed.
12:05:15 INFO  : 'after 3000' command is executed.
12:05:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
12:05:18 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
12:05:18 INFO  : Context for 'APU' is selected.
12:05:18 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
12:05:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:18 INFO  : Context for 'APU' is selected.
12:05:18 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
12:05:18 INFO  : 'ps7_init' command is executed.
12:05:18 INFO  : 'ps7_post_config' command is executed.
12:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:19 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:19 INFO  : 'con' command is executed.
12:05:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:05:19 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
12:05:33 INFO  : Disconnected from the channel tcfchan#2.
12:05:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:34 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
12:05:34 INFO  : 'jtag frequency' command is executed.
12:05:36 INFO  : Context for 'APU' is selected.
12:05:36 INFO  : System reset is completed.
12:05:39 INFO  : 'after 3000' command is executed.
12:05:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
12:05:42 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
12:05:42 INFO  : Context for 'APU' is selected.
12:05:42 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
12:05:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:42 INFO  : Context for 'APU' is selected.
12:05:42 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
12:05:42 INFO  : 'ps7_init' command is executed.
12:05:42 INFO  : 'ps7_post_config' command is executed.
12:05:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:42 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:43 INFO  : 'con' command is executed.
12:05:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:05:43 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
12:06:47 INFO  : Successfully removed platform .
12:06:48 INFO  : Platform 'zynq7_lcd' is added to custom repositories.
12:08:47 INFO  : Hardware specification for platform project 'zynq7_lcd' is updated.
12:08:55 INFO  : Result from executing command 'removePlatformRepo': 
12:09:01 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
12:09:01 INFO  : Build configuration of system project is automatically updated to 'Release'.
12:09:21 INFO  : Result from executing command 'getProjects': zynq7_lcd
12:09:21 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
12:09:22 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:09:34 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
12:09:34 INFO  : Build configuration of system project is automatically updated to 'Debug'.
12:09:34 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:09:51 INFO  : Disconnected from the channel tcfchan#3.
12:09:52 INFO  : The hardware specification used by project 'app_zynq7_lcd' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
12:09:52 INFO  : The file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd\_ide\bitstream\zynq_7_wrapper_new.bit' stored in project is removed.
12:09:52 INFO  : The updated bitstream files are copied from platform to folder 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd\_ide\bitstream' in project 'app_zynq7_lcd'.
12:09:52 INFO  : The file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd\_ide\psinit\ps7_init.tcl' stored in project is removed.
12:09:56 INFO  : The updated ps init files are copied from platform to folder 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd\_ide\psinit' in project 'app_zynq7_lcd'.
12:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:56 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
12:09:56 INFO  : 'jtag frequency' command is executed.
12:09:56 INFO  : Context for 'APU' is selected.
12:09:56 INFO  : System reset is completed.
12:09:59 INFO  : 'after 3000' command is executed.
12:09:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
12:10:02 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
12:10:02 INFO  : Context for 'APU' is selected.
12:10:02 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
12:10:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:02 INFO  : Context for 'APU' is selected.
12:10:02 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
12:10:02 INFO  : 'ps7_init' command is executed.
12:10:02 INFO  : 'ps7_post_config' command is executed.
12:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:02 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:03 INFO  : 'con' command is executed.
12:10:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:10:03 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
12:10:26 INFO  : Disconnected from the channel tcfchan#6.
12:10:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:27 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
12:10:27 ERROR : port closed
12:10:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:10:27 ERROR : port closed
12:10:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:34 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
12:10:34 INFO  : 'jtag frequency' command is executed.
12:10:34 INFO  : Context for 'APU' is selected.
12:10:34 INFO  : System reset is completed.
12:10:37 INFO  : 'after 3000' command is executed.
12:10:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
12:10:39 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
12:10:40 INFO  : Context for 'APU' is selected.
12:10:40 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
12:10:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:40 INFO  : Context for 'APU' is selected.
12:10:40 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
12:10:40 INFO  : 'ps7_init' command is executed.
12:10:40 INFO  : 'ps7_post_config' command is executed.
12:10:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:40 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:40 INFO  : 'con' command is executed.
12:10:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:10:40 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
12:14:40 INFO  : Hardware specification for platform project 'zynq7_lcd' is updated.
12:14:50 INFO  : Result from executing command 'removePlatformRepo': 
12:15:09 INFO  : Result from executing command 'getProjects': zynq7_lcd
12:15:09 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
12:15:09 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:15:13 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:15:19 INFO  : Disconnected from the channel tcfchan#7.
12:15:20 INFO  : The hardware specification used by project 'app_zynq7_lcd' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
12:15:20 INFO  : The file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd\_ide\bitstream\zynq_7_wrapper_new.bit' stored in project is removed.
12:15:20 INFO  : The updated bitstream files are copied from platform to folder 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd\_ide\bitstream' in project 'app_zynq7_lcd'.
12:15:20 INFO  : The file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd\_ide\psinit\ps7_init.tcl' stored in project is removed.
12:15:23 INFO  : The updated ps init files are copied from platform to folder 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd\_ide\psinit' in project 'app_zynq7_lcd'.
12:15:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:24 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
12:15:24 INFO  : 'jtag frequency' command is executed.
12:15:24 INFO  : Context for 'APU' is selected.
12:15:24 INFO  : System reset is completed.
12:15:27 INFO  : 'after 3000' command is executed.
12:15:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
12:15:29 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
12:15:29 INFO  : Context for 'APU' is selected.
12:15:29 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
12:15:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:15:29 INFO  : Context for 'APU' is selected.
12:15:29 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
12:15:30 INFO  : 'ps7_init' command is executed.
12:15:30 INFO  : 'ps7_post_config' command is executed.
12:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:30 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:15:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:15:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

12:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:30 INFO  : 'con' command is executed.
12:15:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:15:30 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
12:15:38 INFO  : Disconnected from the channel tcfchan#10.
18:02:02 DEBUG : Logs will be stored at 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/IDE.log'.
18:02:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\temp_xsdb_launch_script.tcl
18:02:04 INFO  : XSCT server has started successfully.
18:02:04 INFO  : plnx-install-location is set to ''
18:02:04 INFO  : Successfully done setting XSCT server connection channel  
18:02:05 INFO  : Successfully done setting workspace for the tool. 
18:02:05 INFO  : Successfully done query RDI_DATADIR 
18:02:05 INFO  : Registering command handlers for Vitis TCF services
18:02:05 INFO  : Platform repository initialization has completed.
18:41:18 INFO  : Result from executing command 'removePlatformRepo': 
18:41:24 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
18:41:24 INFO  : Hardware specification for platform project 'zynq7_lcd' is updated.
18:41:43 INFO  : Hardware specification for platform project 'zynq7_lcd' is updated.
18:42:04 INFO  : Result from executing command 'getProjects': zynq7_lcd
18:42:04 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:42:09 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
18:42:18 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
18:42:20 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
18:42:23 INFO  : The hardware specification used by project 'app_zynq7_lcd' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:42:24 INFO  : The file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd\_ide\bitstream\zynq_7_wrapper_new.bit' stored in project is removed.
18:42:24 INFO  : The updated bitstream files are copied from platform to folder 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd\_ide\bitstream' in project 'app_zynq7_lcd'.
18:42:24 INFO  : The file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:42:27 INFO  : The updated ps init files are copied from platform to folder 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd\_ide\psinit' in project 'app_zynq7_lcd'.
18:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:30 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
18:42:30 INFO  : 'jtag frequency' command is executed.
18:42:30 INFO  : Context for 'APU' is selected.
18:42:30 INFO  : System reset is completed.
18:42:33 INFO  : 'after 3000' command is executed.
18:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
18:42:36 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
18:42:36 INFO  : Context for 'APU' is selected.
18:42:36 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
18:42:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:36 INFO  : Context for 'APU' is selected.
18:42:36 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
18:42:36 INFO  : 'ps7_init' command is executed.
18:42:36 INFO  : 'ps7_post_config' command is executed.
18:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:36 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:37 INFO  : 'con' command is executed.
18:42:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:42:37 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
22:25:59 INFO  : Result from executing command 'removePlatformRepo': 
22:26:05 INFO  : Hardware specification for platform project 'zynq7_lcd' is updated.
22:26:25 INFO  : Result from executing command 'getProjects': zynq7_lcd
22:26:25 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
22:26:35 INFO  : Result from executing command 'removePlatformRepo': 
22:26:46 INFO  : Result from executing command 'getProjects': zynq7_lcd
22:26:46 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
22:26:46 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
22:26:49 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
22:26:50 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
22:26:50 INFO  : Build configuration of system project is automatically updated to 'Release'.
22:26:51 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
22:26:58 INFO  : Disconnected from the channel tcfchan#4.
22:26:59 INFO  : The hardware specification used by project 'app_zynq7_lcd' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:26:59 INFO  : The file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd\_ide\bitstream\zynq_7_wrapper_new.bit' stored in project is removed.
22:26:59 INFO  : The updated bitstream files are copied from platform to folder 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd\_ide\bitstream' in project 'app_zynq7_lcd'.
22:26:59 INFO  : The file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:27:02 INFO  : The updated ps init files are copied from platform to folder 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd\_ide\psinit' in project 'app_zynq7_lcd'.
22:27:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:03 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
22:27:03 INFO  : 'jtag frequency' command is executed.
22:27:03 INFO  : Context for 'APU' is selected.
22:27:03 INFO  : System reset is completed.
22:27:06 INFO  : 'after 3000' command is executed.
22:27:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
22:27:08 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
22:27:08 INFO  : Context for 'APU' is selected.
22:27:08 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
22:27:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:08 INFO  : Context for 'APU' is selected.
22:27:08 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
22:27:08 INFO  : 'ps7_init' command is executed.
22:27:08 INFO  : 'ps7_post_config' command is executed.
22:27:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:09 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:09 INFO  : 'con' command is executed.
22:27:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:27:09 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default_1.tcl'
23:55:09 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
23:55:09 INFO  : Build configuration of system project is automatically updated to 'Debug'.
23:55:09 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
11:54:44 INFO  : Result from executing command 'removePlatformRepo': 
11:54:56 INFO  : Result from executing command 'getProjects': zynq7_lcd
11:54:56 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:54:57 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:02:39 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:04:45 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:05:07 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:05:15 INFO  : Disconnected from the channel tcfchan#9.
12:05:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:16 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
12:05:16 INFO  : 'jtag frequency' command is executed.
12:05:18 INFO  : Context for 'APU' is selected.
12:05:18 INFO  : System reset is completed.
12:05:21 INFO  : 'after 3000' command is executed.
12:05:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
12:05:24 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
12:05:24 INFO  : Context for 'APU' is selected.
12:05:24 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
12:05:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:24 INFO  : Context for 'APU' is selected.
12:05:24 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
12:05:24 INFO  : 'ps7_init' command is executed.
12:05:24 INFO  : 'ps7_post_config' command is executed.
12:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:24 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:24 INFO  : 'con' command is executed.
12:05:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:05:24 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
12:07:36 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:07:39 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
12:07:39 INFO  : Build configuration of system project is automatically updated to 'Release'.
12:07:39 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:07:45 INFO  : Disconnected from the channel tcfchan#12.
12:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:46 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
12:07:46 INFO  : 'jtag frequency' command is executed.
12:07:46 INFO  : Context for 'APU' is selected.
12:07:46 INFO  : System reset is completed.
12:07:49 INFO  : 'after 3000' command is executed.
12:07:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
12:07:51 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
12:07:51 INFO  : Context for 'APU' is selected.
12:07:51 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
12:07:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:51 INFO  : Context for 'APU' is selected.
12:07:51 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
12:07:51 INFO  : 'ps7_init' command is executed.
12:07:51 INFO  : 'ps7_post_config' command is executed.
12:07:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:52 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:52 INFO  : 'con' command is executed.
12:07:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:07:52 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default_1.tcl'
12:12:10 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
12:12:10 INFO  : Build configuration of system project is automatically updated to 'Debug'.
12:12:10 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:13:06 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:13:12 INFO  : Disconnected from the channel tcfchan#13.
12:13:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:13 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
12:13:13 INFO  : 'jtag frequency' command is executed.
12:13:15 INFO  : Context for 'APU' is selected.
12:13:15 INFO  : System reset is completed.
12:13:18 INFO  : 'after 3000' command is executed.
12:13:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
12:13:20 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
12:13:21 INFO  : Context for 'APU' is selected.
12:13:21 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
12:13:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:21 INFO  : Context for 'APU' is selected.
12:13:21 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
12:13:21 INFO  : 'ps7_init' command is executed.
12:13:21 INFO  : 'ps7_post_config' command is executed.
12:13:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:21 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:21 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:21 INFO  : 'con' command is executed.
12:13:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:13:21 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
12:17:05 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:18:22 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:18:34 INFO  : Disconnected from the channel tcfchan#14.
12:18:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:36 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
12:18:36 INFO  : 'jtag frequency' command is executed.
12:18:36 INFO  : Context for 'APU' is selected.
12:18:36 INFO  : System reset is completed.
12:18:39 INFO  : 'after 3000' command is executed.
12:18:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
12:18:41 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
12:18:41 INFO  : Context for 'APU' is selected.
12:18:41 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
12:18:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:41 INFO  : Context for 'APU' is selected.
12:18:41 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
12:18:41 INFO  : 'ps7_init' command is executed.
12:18:41 INFO  : 'ps7_post_config' command is executed.
12:18:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:42 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:42 INFO  : 'con' command is executed.
12:18:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:18:42 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
12:19:48 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:19:55 INFO  : Disconnected from the channel tcfchan#15.
12:19:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:56 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
12:19:56 INFO  : 'jtag frequency' command is executed.
12:19:57 INFO  : Context for 'APU' is selected.
12:19:57 INFO  : System reset is completed.
12:20:00 INFO  : 'after 3000' command is executed.
12:20:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
12:20:02 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
12:20:02 INFO  : Context for 'APU' is selected.
12:20:02 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
12:20:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:02 INFO  : Context for 'APU' is selected.
12:20:02 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
12:20:02 INFO  : 'ps7_init' command is executed.
12:20:02 INFO  : 'ps7_post_config' command is executed.
12:20:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:03 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:20:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:03 INFO  : 'con' command is executed.
12:20:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:20:03 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
12:24:19 INFO  : Invoking Bootgen: bootgen -image app_zynq7_lcd_system.bif -arch zynq -o D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd_system/_ide/bootimage/BOOT.bin -w on
12:24:21 INFO  : Bootgen command execution is done.
12:25:32 INFO  : Disconnected from the channel tcfchan#16.
12:29:33 DEBUG : Logs will be stored at 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/IDE.log'.
12:29:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\temp_xsdb_launch_script.tcl
12:29:36 INFO  : XSCT server has started successfully.
12:29:36 INFO  : plnx-install-location is set to ''
12:29:36 INFO  : Successfully done setting XSCT server connection channel  
12:29:36 INFO  : Successfully done setting workspace for the tool. 
12:29:37 INFO  : Registering command handlers for Vitis TCF services
12:29:37 INFO  : Platform repository initialization has completed.
12:29:42 INFO  : Successfully done query RDI_DATADIR 
12:29:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:45 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
12:29:45 INFO  : 'jtag frequency' command is executed.
12:29:45 INFO  : Context for 'APU' is selected.
12:29:45 INFO  : System reset is completed.
12:29:49 INFO  : 'after 3000' command is executed.
12:29:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
12:29:51 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
12:29:51 INFO  : Context for 'APU' is selected.
12:29:51 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
12:29:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:51 INFO  : Context for 'APU' is selected.
12:29:51 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
12:29:52 INFO  : 'ps7_init' command is executed.
12:29:52 INFO  : 'ps7_post_config' command is executed.
12:29:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:52 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:52 INFO  : 'con' command is executed.
12:29:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:29:52 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
12:30:08 INFO  : Disconnected from the channel tcfchan#1.
12:30:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:09 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
12:30:09 INFO  : 'jtag frequency' command is executed.
12:30:09 INFO  : Context for 'APU' is selected.
12:30:09 INFO  : System reset is completed.
12:30:12 INFO  : 'after 3000' command is executed.
12:30:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
12:30:14 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
12:30:14 INFO  : Context for 'APU' is selected.
12:30:15 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
12:30:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:15 INFO  : Context for 'APU' is selected.
12:30:15 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
12:30:16 INFO  : 'ps7_init' command is executed.
12:30:16 INFO  : 'ps7_post_config' command is executed.
12:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:16 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:16 INFO  : 'con' command is executed.
12:30:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:30:16 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
12:30:46 INFO  : Result from executing command 'removePlatformRepo': 
12:31:10 INFO  : Result from executing command 'getProjects': zynq7_lcd
12:31:10 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
12:31:11 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:31:22 INFO  : Disconnected from the channel tcfchan#2.
12:31:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:23 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
12:31:23 INFO  : 'jtag frequency' command is executed.
12:31:23 INFO  : Context for 'APU' is selected.
12:31:23 INFO  : System reset is completed.
12:31:26 INFO  : 'after 3000' command is executed.
12:31:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
12:31:28 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
12:31:29 INFO  : Context for 'APU' is selected.
12:31:30 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
12:31:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:30 INFO  : Context for 'APU' is selected.
12:31:30 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
12:31:30 INFO  : 'ps7_init' command is executed.
12:31:30 INFO  : 'ps7_post_config' command is executed.
12:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:30 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:30 INFO  : 'con' command is executed.
12:31:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:31:30 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
12:31:37 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
12:31:37 INFO  : Build configuration of system project is automatically updated to 'Release'.
12:31:38 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
12:31:38 INFO  : Build configuration of system project is automatically updated to 'Debug'.
12:32:52 INFO  : Hardware specification for platform project 'zynq7_lcd' is updated.
12:33:11 INFO  : Result from executing command 'getProjects': zynq7_lcd
12:33:11 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
12:33:15 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:33:20 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
12:33:20 INFO  : Build configuration of system project is automatically updated to 'Release'.
12:33:21 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:33:25 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
12:33:25 INFO  : Build configuration of system project is automatically updated to 'Debug'.
12:33:27 INFO  : Disconnected from the channel tcfchan#5.
12:33:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:28 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
12:33:28 INFO  : 'jtag frequency' command is executed.
12:33:28 INFO  : Context for 'APU' is selected.
12:33:28 INFO  : System reset is completed.
12:33:31 INFO  : 'after 3000' command is executed.
12:33:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
12:33:33 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
12:33:33 INFO  : Context for 'APU' is selected.
12:33:33 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
12:33:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:33 INFO  : Context for 'APU' is selected.
12:33:33 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
12:33:33 INFO  : 'ps7_init' command is executed.
12:33:33 INFO  : 'ps7_post_config' command is executed.
12:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:34 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:34 INFO  : 'con' command is executed.
12:33:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:33:34 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
12:33:54 INFO  : Disconnected from the channel tcfchan#7.
12:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:55 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
12:33:55 INFO  : 'jtag frequency' command is executed.
12:33:55 INFO  : Context for 'APU' is selected.
12:33:55 INFO  : System reset is completed.
12:33:58 INFO  : 'after 3000' command is executed.
12:33:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
12:34:00 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
12:34:00 INFO  : Context for 'APU' is selected.
12:34:00 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
12:34:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:00 INFO  : Context for 'APU' is selected.
12:34:00 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
12:34:00 INFO  : 'ps7_init' command is executed.
12:34:00 INFO  : 'ps7_post_config' command is executed.
12:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:01 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:01 INFO  : 'con' command is executed.
12:34:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:34:01 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
12:34:08 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
12:34:08 INFO  : Build configuration of system project is automatically updated to 'Release'.
12:34:09 INFO  : Disconnected from the channel tcfchan#8.
12:34:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:10 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
12:34:10 INFO  : 'jtag frequency' command is executed.
12:34:10 INFO  : Context for 'APU' is selected.
12:34:10 INFO  : System reset is completed.
12:34:13 INFO  : 'after 3000' command is executed.
12:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
12:34:15 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
12:34:16 INFO  : Context for 'APU' is selected.
12:34:16 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
12:34:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:16 INFO  : Context for 'APU' is selected.
12:34:16 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
12:34:16 INFO  : 'ps7_init' command is executed.
12:34:16 INFO  : 'ps7_post_config' command is executed.
12:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:16 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:16 INFO  : 'con' command is executed.
12:34:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:34:16 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default_1.tcl'
12:34:32 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
12:34:32 INFO  : Build configuration of system project is automatically updated to 'Debug'.
12:34:33 INFO  : Disconnected from the channel tcfchan#9.
12:34:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:34 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
12:34:34 INFO  : 'jtag frequency' command is executed.
12:34:34 INFO  : Context for 'APU' is selected.
12:34:34 INFO  : System reset is completed.
12:34:37 INFO  : 'after 3000' command is executed.
12:34:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
12:34:40 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
12:34:40 INFO  : Context for 'APU' is selected.
12:34:40 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
12:34:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:40 INFO  : Context for 'APU' is selected.
12:34:40 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
12:34:40 INFO  : 'ps7_init' command is executed.
12:34:40 INFO  : 'ps7_post_config' command is executed.
12:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:40 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:40 INFO  : 'con' command is executed.
12:34:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:34:40 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
12:34:48 INFO  : Disconnected from the channel tcfchan#10.
12:34:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:49 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
12:34:49 INFO  : 'jtag frequency' command is executed.
12:34:49 INFO  : Context for 'APU' is selected.
12:34:49 INFO  : System reset is completed.
12:34:52 INFO  : 'after 3000' command is executed.
12:34:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
12:34:55 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
12:34:55 INFO  : Context for 'APU' is selected.
12:34:55 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
12:34:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:55 INFO  : Context for 'APU' is selected.
12:34:55 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
12:34:55 INFO  : 'ps7_init' command is executed.
12:34:55 INFO  : 'ps7_post_config' command is executed.
12:34:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:55 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:56 INFO  : 'con' command is executed.
12:34:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:34:56 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
12:35:14 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
12:35:40 INFO  : Invoking Bootgen: bootgen -image app_zynq7_lcd_system.bif -arch zynq -o D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd_system/_ide/bootimage/BOOT.bin -w on
12:35:41 INFO  : Bootgen command execution is done.
13:12:25 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
13:12:25 INFO  : Build configuration of system project is automatically updated to 'Release'.
13:12:27 INFO  : Disconnected from the channel tcfchan#11.
13:12:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:28 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
13:12:28 INFO  : 'jtag frequency' command is executed.
13:12:30 INFO  : Context for 'APU' is selected.
13:12:30 INFO  : System reset is completed.
13:12:33 INFO  : 'after 3000' command is executed.
13:12:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
13:12:35 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
13:12:35 INFO  : Context for 'APU' is selected.
13:12:35 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
13:12:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:35 INFO  : Context for 'APU' is selected.
13:12:35 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
13:12:36 INFO  : 'ps7_init' command is executed.
13:12:36 INFO  : 'ps7_post_config' command is executed.
13:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:36 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:36 INFO  : 'con' command is executed.
13:12:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:12:36 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default_1.tcl'
13:18:50 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
13:18:50 INFO  : Build configuration of system project is automatically updated to 'Debug'.
13:18:50 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
13:18:52 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
13:18:52 INFO  : Build configuration of system project is automatically updated to 'Release'.
13:18:52 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
13:18:56 INFO  : Disconnected from the channel tcfchan#12.
13:18:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:57 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
13:18:57 INFO  : 'jtag frequency' command is executed.
13:18:57 INFO  : Context for 'APU' is selected.
13:18:57 INFO  : System reset is completed.
13:19:00 INFO  : 'after 3000' command is executed.
13:19:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
13:19:03 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
13:19:03 INFO  : Context for 'APU' is selected.
13:19:03 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
13:19:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:03 INFO  : Context for 'APU' is selected.
13:19:03 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
13:19:03 INFO  : 'ps7_init' command is executed.
13:19:03 INFO  : 'ps7_post_config' command is executed.
13:19:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:03 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:03 INFO  : 'con' command is executed.
13:19:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:19:03 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default_1.tcl'
13:24:20 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
13:24:20 INFO  : Build configuration of system project is automatically updated to 'Debug'.
13:24:20 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
13:24:22 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
13:24:22 INFO  : Build configuration of system project is automatically updated to 'Release'.
13:24:22 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
13:24:27 INFO  : Disconnected from the channel tcfchan#13.
13:24:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:28 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
13:24:28 INFO  : 'jtag frequency' command is executed.
13:24:28 INFO  : Context for 'APU' is selected.
13:24:28 INFO  : System reset is completed.
13:24:31 INFO  : 'after 3000' command is executed.
13:24:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
13:24:33 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
13:24:33 INFO  : Context for 'APU' is selected.
13:24:33 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
13:24:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:33 INFO  : Context for 'APU' is selected.
13:24:33 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
13:24:34 INFO  : 'ps7_init' command is executed.
13:24:34 INFO  : 'ps7_post_config' command is executed.
13:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:34 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:34 INFO  : 'con' command is executed.
13:24:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:24:34 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default_1.tcl'
13:25:14 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
13:25:20 INFO  : Disconnected from the channel tcfchan#14.
13:25:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:21 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
13:25:21 INFO  : 'jtag frequency' command is executed.
13:25:21 INFO  : Context for 'APU' is selected.
13:25:21 INFO  : System reset is completed.
13:25:24 INFO  : 'after 3000' command is executed.
13:25:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
13:25:27 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
13:25:27 INFO  : Context for 'APU' is selected.
13:25:27 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
13:25:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:27 INFO  : Context for 'APU' is selected.
13:25:27 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
13:25:27 INFO  : 'ps7_init' command is executed.
13:25:27 INFO  : 'ps7_post_config' command is executed.
13:25:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:27 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:27 INFO  : 'con' command is executed.
13:25:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:25:27 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default_1.tcl'
13:25:35 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
13:25:35 INFO  : Build configuration of system project is automatically updated to 'Debug'.
13:25:35 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
13:25:40 INFO  : Disconnected from the channel tcfchan#15.
13:25:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:41 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
13:25:41 INFO  : 'jtag frequency' command is executed.
13:25:43 INFO  : Context for 'APU' is selected.
13:25:43 INFO  : System reset is completed.
13:25:46 INFO  : 'after 3000' command is executed.
13:25:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
13:25:49 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
13:25:49 INFO  : Context for 'APU' is selected.
13:25:49 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
13:25:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:49 INFO  : Context for 'APU' is selected.
13:25:49 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
13:25:49 INFO  : 'ps7_init' command is executed.
13:25:49 INFO  : 'ps7_post_config' command is executed.
13:25:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:49 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:49 INFO  : 'con' command is executed.
13:25:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:25:49 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
13:30:31 INFO  : Result from executing command 'removePlatformRepo': 
13:30:33 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
13:30:33 INFO  : Build configuration of system project is automatically updated to 'Release'.
13:30:35 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
13:30:35 INFO  : Build configuration of system project is automatically updated to 'Debug'.
13:30:50 INFO  : Result from executing command 'getProjects': zynq7_lcd
13:30:50 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:30:51 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
13:30:53 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
13:30:53 INFO  : Build configuration of system project is automatically updated to 'Release'.
13:30:53 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
13:31:00 INFO  : Result from executing command 'removePlatformRepo': 
13:31:10 INFO  : Result from executing command 'getProjects': zynq7_lcd
13:31:10 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:31:14 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
13:31:14 INFO  : Build configuration of system project is automatically updated to 'Debug'.
13:31:16 INFO  : Disconnected from the channel tcfchan#16.
13:31:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:17 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
13:31:17 INFO  : 'jtag frequency' command is executed.
13:31:17 INFO  : Context for 'APU' is selected.
13:31:17 INFO  : System reset is completed.
13:31:20 INFO  : 'after 3000' command is executed.
13:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
13:31:22 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
13:31:22 INFO  : Context for 'APU' is selected.
13:31:22 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
13:31:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:22 INFO  : Context for 'APU' is selected.
13:31:22 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
13:31:22 INFO  : 'ps7_init' command is executed.
13:31:22 INFO  : 'ps7_post_config' command is executed.
13:31:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:23 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:23 INFO  : 'con' command is executed.
13:31:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:31:23 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
13:38:05 INFO  : Result from executing command 'getProjects': zynq7_lcd
13:38:05 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:38:05 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
13:38:08 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
13:38:08 INFO  : Build configuration of system project is automatically updated to 'Release'.
13:38:08 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
13:38:14 INFO  : Disconnected from the channel tcfchan#21.
13:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:15 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
13:38:15 INFO  : 'jtag frequency' command is executed.
13:38:15 INFO  : Context for 'APU' is selected.
13:38:15 INFO  : System reset is completed.
13:38:18 INFO  : 'after 3000' command is executed.
13:38:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
13:38:20 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
13:38:20 INFO  : Context for 'APU' is selected.
13:38:20 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
13:38:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:20 INFO  : Context for 'APU' is selected.
13:38:20 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
13:38:21 INFO  : 'ps7_init' command is executed.
13:38:21 INFO  : 'ps7_post_config' command is executed.
13:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:21 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:21 INFO  : 'con' command is executed.
13:38:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:38:21 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default_1.tcl'
13:38:39 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
13:38:39 INFO  : Build configuration of system project is automatically updated to 'Debug'.
13:38:42 INFO  : Disconnected from the channel tcfchan#23.
13:38:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:43 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
13:38:43 INFO  : 'jtag frequency' command is executed.
13:38:43 INFO  : Context for 'APU' is selected.
13:38:43 INFO  : System reset is completed.
13:38:46 INFO  : 'after 3000' command is executed.
13:38:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
13:38:48 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
13:38:48 INFO  : Context for 'APU' is selected.
13:38:48 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
13:38:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:48 INFO  : Context for 'APU' is selected.
13:38:48 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
13:38:48 INFO  : 'ps7_init' command is executed.
13:38:48 INFO  : 'ps7_post_config' command is executed.
13:38:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:49 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:49 INFO  : 'con' command is executed.
13:38:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:38:49 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
13:39:02 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
13:39:02 INFO  : Build configuration of system project is automatically updated to 'Release'.
13:39:06 INFO  : Result from executing command 'removePlatformRepo': 
13:39:16 INFO  : Result from executing command 'getProjects': zynq7_lcd
13:39:16 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:39:22 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
13:39:22 INFO  : Build configuration of system project is automatically updated to 'Debug'.
13:39:22 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
13:39:27 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
13:39:27 INFO  : Build configuration of system project is automatically updated to 'Release'.
13:39:27 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
13:39:29 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
13:39:29 INFO  : Build configuration of system project is automatically updated to 'Debug'.
13:39:31 INFO  : Disconnected from the channel tcfchan#24.
13:39:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:32 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
13:39:32 INFO  : 'jtag frequency' command is executed.
13:39:32 INFO  : Context for 'APU' is selected.
13:39:32 INFO  : System reset is completed.
13:39:35 INFO  : 'after 3000' command is executed.
13:39:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
13:39:37 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
13:39:38 INFO  : Context for 'APU' is selected.
13:39:38 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
13:39:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:38 INFO  : Context for 'APU' is selected.
13:39:38 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
13:39:38 INFO  : 'ps7_init' command is executed.
13:39:38 INFO  : 'ps7_post_config' command is executed.
13:39:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:38 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:38 INFO  : 'con' command is executed.
13:39:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:39:38 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
13:52:08 INFO  : Disconnected from the channel tcfchan#27.
13:52:21 DEBUG : Logs will be stored at 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/IDE.log'.
13:52:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\temp_xsdb_launch_script.tcl
13:52:23 INFO  : XSCT server has started successfully.
13:52:23 INFO  : Successfully done setting XSCT server connection channel  
13:52:23 INFO  : plnx-install-location is set to ''
13:52:23 INFO  : Successfully done setting workspace for the tool. 
13:52:24 INFO  : Successfully done query RDI_DATADIR 
13:52:24 INFO  : Registering command handlers for Vitis TCF services
13:52:25 INFO  : Platform repository initialization has completed.
13:52:34 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
13:52:34 INFO  : Build configuration of system project is automatically updated to 'Release'.
13:52:36 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
13:52:36 INFO  : Build configuration of system project is automatically updated to 'Debug'.
13:52:36 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
13:52:40 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
13:52:40 INFO  : Build configuration of system project is automatically updated to 'Release'.
13:52:41 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
13:52:46 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
13:52:46 INFO  : Build configuration of system project is automatically updated to 'Debug'.
13:52:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:49 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
13:52:49 INFO  : 'jtag frequency' command is executed.
13:52:49 INFO  : Context for 'APU' is selected.
13:52:49 INFO  : System reset is completed.
13:52:52 INFO  : 'after 3000' command is executed.
13:52:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
13:52:55 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
13:52:55 INFO  : Context for 'APU' is selected.
13:52:55 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
13:52:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:55 INFO  : Context for 'APU' is selected.
13:52:55 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
13:52:55 INFO  : 'ps7_init' command is executed.
13:52:55 INFO  : 'ps7_post_config' command is executed.
13:52:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:55 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:55 INFO  : 'con' command is executed.
13:52:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:52:55 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
13:59:04 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
13:59:04 INFO  : Build configuration of system project is automatically updated to 'Release'.
13:59:15 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
13:59:15 INFO  : Build configuration of system project is automatically updated to 'Debug'.
13:59:15 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
14:00:03 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
14:00:22 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
14:00:27 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
14:00:27 INFO  : Build configuration of system project is automatically updated to 'Release'.
14:00:27 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
14:00:33 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
14:00:33 INFO  : Build configuration of system project is automatically updated to 'Debug'.
14:00:34 INFO  : Disconnected from the channel tcfchan#1.
14:00:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:36 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
14:00:36 INFO  : 'jtag frequency' command is executed.
14:00:38 INFO  : Context for 'APU' is selected.
14:00:38 INFO  : System reset is completed.
14:00:41 INFO  : 'after 3000' command is executed.
14:00:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
14:00:43 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
14:00:43 INFO  : Context for 'APU' is selected.
14:00:44 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
14:00:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:44 INFO  : Context for 'APU' is selected.
14:00:44 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
14:00:44 INFO  : 'ps7_init' command is executed.
14:00:44 INFO  : 'ps7_post_config' command is executed.
14:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:45 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:45 INFO  : 'con' command is executed.
14:00:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:00:45 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
14:00:55 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
14:00:55 INFO  : Build configuration of system project is automatically updated to 'Release'.
14:00:57 INFO  : Disconnected from the channel tcfchan#2.
14:00:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:58 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
14:00:58 INFO  : 'jtag frequency' command is executed.
14:00:58 INFO  : Context for 'APU' is selected.
14:00:58 INFO  : System reset is completed.
14:01:01 INFO  : 'after 3000' command is executed.
14:01:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
14:01:03 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
14:01:03 INFO  : Context for 'APU' is selected.
14:01:04 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
14:01:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:04 INFO  : Context for 'APU' is selected.
14:01:04 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
14:01:05 INFO  : 'ps7_init' command is executed.
14:01:05 INFO  : 'ps7_post_config' command is executed.
14:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:05 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:05 INFO  : 'con' command is executed.
14:01:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:01:05 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default_1.tcl'
14:01:19 INFO  : Result from executing command 'removePlatformRepo': 
14:01:36 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
14:01:36 INFO  : Build configuration of system project is automatically updated to 'Debug'.
14:01:48 INFO  : Result from executing command 'getProjects': zynq7_lcd
14:01:48 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:01:49 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
14:01:54 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
14:01:54 INFO  : Build configuration of system project is automatically updated to 'Release'.
14:01:54 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
14:01:57 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
14:01:57 INFO  : Build configuration of system project is automatically updated to 'Debug'.
14:01:59 INFO  : Disconnected from the channel tcfchan#3.
14:02:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:00 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
14:02:00 INFO  : 'jtag frequency' command is executed.
14:02:00 INFO  : Context for 'APU' is selected.
14:02:00 INFO  : System reset is completed.
14:02:03 INFO  : 'after 3000' command is executed.
14:02:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
14:02:05 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
14:02:05 INFO  : Context for 'APU' is selected.
14:02:06 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
14:02:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:06 INFO  : Context for 'APU' is selected.
14:02:06 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
14:02:07 INFO  : 'ps7_init' command is executed.
14:02:07 INFO  : 'ps7_post_config' command is executed.
14:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:07 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:07 INFO  : 'con' command is executed.
14:02:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:02:07 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
14:02:12 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
14:02:12 INFO  : Build configuration of system project is automatically updated to 'Release'.
14:02:15 INFO  : Disconnected from the channel tcfchan#6.
14:02:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:16 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
14:02:16 INFO  : 'jtag frequency' command is executed.
14:02:16 INFO  : Context for 'APU' is selected.
14:02:16 INFO  : System reset is completed.
14:02:19 INFO  : 'after 3000' command is executed.
14:02:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
14:02:21 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
14:02:21 INFO  : Context for 'APU' is selected.
14:02:21 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
14:02:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:21 INFO  : Context for 'APU' is selected.
14:02:21 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
14:02:21 INFO  : 'ps7_init' command is executed.
14:02:21 INFO  : 'ps7_post_config' command is executed.
14:02:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:22 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:22 INFO  : 'con' command is executed.
14:02:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:02:22 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default_1.tcl'
14:02:50 INFO  : Invoking Bootgen: bootgen -image app_zynq7_lcd_system.bif -arch zynq -o D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd_system/_ide/bootimage/BOOT.bin -w on
14:02:52 INFO  : Bootgen command execution is done.
14:05:17 INFO  : Disconnected from the channel tcfchan#7.
17:34:32 DEBUG : Logs will be stored at 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/IDE.log'.
17:34:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\temp_xsdb_launch_script.tcl
17:34:35 INFO  : Registering command handlers for Vitis TCF services
17:34:36 INFO  : Platform repository initialization has completed.
17:34:36 INFO  : XSCT server has started successfully.
17:34:36 INFO  : Successfully done setting XSCT server connection channel  
17:34:40 INFO  : plnx-install-location is set to ''
17:34:40 INFO  : Successfully done setting workspace for the tool. 
17:34:40 INFO  : Successfully done query RDI_DATADIR 
17:36:04 DEBUG : Logs will be stored at 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/IDE.log'.
17:36:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\temp_xsdb_launch_script.tcl
17:36:07 INFO  : XSCT server has started successfully.
17:36:07 INFO  : Successfully done setting XSCT server connection channel  
17:36:07 INFO  : plnx-install-location is set to ''
17:36:07 INFO  : Successfully done setting workspace for the tool. 
17:36:07 INFO  : Successfully done query RDI_DATADIR 
17:36:07 INFO  : Registering command handlers for Vitis TCF services
17:36:08 INFO  : Platform repository initialization has completed.
17:36:43 INFO  : Result from executing command 'removePlatformRepo': 
17:36:45 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
17:36:45 INFO  : Build configuration of system project is automatically updated to 'Debug'.
17:37:07 INFO  : Hardware specification for platform project 'zynq7_lcd' is updated.
17:37:29 INFO  : Result from executing command 'getProjects': zynq7_lcd
17:37:29 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:37:30 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
17:37:36 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
17:37:37 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
17:37:37 INFO  : Build configuration of system project is automatically updated to 'Release'.
17:37:38 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
17:37:46 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
17:37:46 INFO  : Build configuration of system project is automatically updated to 'Debug'.
17:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:49 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
17:37:49 INFO  : 'jtag frequency' command is executed.
17:37:49 INFO  : Context for 'APU' is selected.
17:37:49 INFO  : System reset is completed.
17:37:52 INFO  : 'after 3000' command is executed.
17:37:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
17:37:55 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
17:37:55 INFO  : Context for 'APU' is selected.
17:37:55 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
17:37:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:55 INFO  : Context for 'APU' is selected.
17:37:55 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
17:37:55 INFO  : 'ps7_init' command is executed.
17:37:55 INFO  : 'ps7_post_config' command is executed.
17:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:56 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:56 INFO  : 'con' command is executed.
17:37:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:37:56 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
17:38:55 INFO  : Result from executing command 'removePlatformRepo': 
17:39:06 INFO  : Result from executing command 'getProjects': zynq7_lcd
17:39:06 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/AMD/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:39:14 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
17:39:14 INFO  : Build configuration of system project is automatically updated to 'Release'.
17:39:14 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
17:39:18 INFO  : Disconnected from the channel tcfchan#3.
17:39:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:19 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
17:39:19 INFO  : 'jtag frequency' command is executed.
17:39:22 INFO  : Context for 'APU' is selected.
17:39:22 INFO  : System reset is completed.
17:39:25 INFO  : 'after 3000' command is executed.
17:39:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
17:39:27 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
17:39:27 INFO  : Context for 'APU' is selected.
17:39:27 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
17:39:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:27 INFO  : Context for 'APU' is selected.
17:39:27 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
17:39:27 INFO  : 'ps7_init' command is executed.
17:39:27 INFO  : 'ps7_post_config' command is executed.
17:39:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:28 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:28 INFO  : 'con' command is executed.
17:39:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:39:28 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default_1.tcl'
17:39:48 INFO  : Disconnected from the channel tcfchan#6.
17:39:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:39:58 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:40:14 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
17:40:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:17 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
17:40:17 INFO  : 'jtag frequency' command is executed.
17:40:17 INFO  : Context for 'APU' is selected.
17:40:18 INFO  : System reset is completed.
17:40:21 INFO  : 'after 3000' command is executed.
17:40:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
17:40:23 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
17:40:23 INFO  : Context for 'APU' is selected.
17:40:23 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
17:40:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:23 INFO  : Context for 'APU' is selected.
17:40:23 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
17:40:24 INFO  : 'ps7_init' command is executed.
17:40:24 INFO  : 'ps7_post_config' command is executed.
17:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:24 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Release/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:24 INFO  : 'con' command is executed.
17:40:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:40:24 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default_1.tcl'
17:40:35 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
17:40:35 INFO  : Build configuration of system project is automatically updated to 'Debug'.
17:40:38 INFO  : Disconnected from the channel tcfchan#7.
17:40:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:39 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
17:40:39 ERROR : port closed
17:40:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:40:39 ERROR : port closed
17:40:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:44 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
17:40:44 INFO  : 'jtag frequency' command is executed.
17:40:44 INFO  : Context for 'APU' is selected.
17:40:44 INFO  : System reset is completed.
17:40:47 INFO  : 'after 3000' command is executed.
17:40:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
17:40:51 ERROR : fpga configuration failed. DONE PIN is not HIGH
17:40:51 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
17:40:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

17:40:51 ERROR : fpga configuration failed. DONE PIN is not HIGH
17:40:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:57 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
17:40:57 INFO  : 'jtag frequency' command is executed.
17:40:57 INFO  : Context for 'APU' is selected.
17:40:57 INFO  : System reset is completed.
17:41:00 INFO  : 'after 3000' command is executed.
17:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}' command is executed.
17:41:03 INFO  : Device configured successfully with "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit"
17:41:03 INFO  : Context for 'APU' is selected.
17:41:03 INFO  : Hardware design and registers information is loaded from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa'.
17:41:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:03 INFO  : Context for 'APU' is selected.
17:41:03 INFO  : Sourcing of 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl' is done.
17:41:03 INFO  : 'ps7_init' command is executed.
17:41:03 INFO  : 'ps7_post_config' command is executed.
17:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:03 INFO  : The application 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT3-210357A7D00EA-23727093-0"}
fpga -file D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/bitstream/zynq_7_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/hw/zynq_7_wrapper_new.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/app_zynq7_lcd/Debug/app_zynq7_lcd.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:03 INFO  : 'con' command is executed.
17:41:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:03 INFO  : Launch script is exported to file 'D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\app_zynq7_lcd_system\_ide\scripts\debugger_app_zynq7_lcd-default.tcl'
17:47:00 INFO  : Disconnected from the channel tcfchan#8.
17:47:52 DEBUG : Logs will be stored at 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/IDE.log'.
17:47:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\temp_xsdb_launch_script.tcl
17:47:55 INFO  : XSCT server has started successfully.
17:47:55 INFO  : plnx-install-location is set to ''
17:47:55 INFO  : Successfully done setting XSCT server connection channel  
17:47:55 INFO  : Successfully done setting workspace for the tool. 
17:47:56 INFO  : Successfully done query RDI_DATADIR 
17:47:56 INFO  : Registering command handlers for Vitis TCF services
17:47:56 INFO  : Platform repository initialization has completed.
08:51:27 DEBUG : Logs will be stored at 'D:/Projects/prj/AMD/bad_apple_7020_lcd/workspace/IDE.log'.
08:51:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Projects\prj\AMD\bad_apple_7020_lcd\workspace\temp_xsdb_launch_script.tcl
08:51:30 INFO  : XSCT server has started successfully.
08:51:30 INFO  : Successfully done setting XSCT server connection channel  
08:51:30 INFO  : plnx-install-location is set to ''
08:51:30 INFO  : Successfully done setting workspace for the tool. 
08:51:31 INFO  : Platform repository initialization has completed.
08:51:44 INFO  : Registering command handlers for Vitis TCF services
08:51:44 WARN  : Failed to identify the type of project 'RemoteSystemsTempFiles'. Skipping...
08:51:44 WARN  : The following projects could not be identified as Vitis projects and will not be managed by the tool:
	RemoteSystemsTempFiles
08:51:48 INFO  : Successfully done query RDI_DATADIR 
09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories
ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories
ERROR: [Hsi 55-1592] Current Software Design is not set
ERROR: [Hsi 55-1592] Current Software Design is not set

09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories
ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

09:33:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:33:57 ERROR : Failed to execute command 'platform read {D:\Projects\prj\AMD\bad_apple_7020_lcd\workspace\zynq7_lcd\platform.spr}'. Click on details for more information.
09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Projects/prj/AMD/bad_apple_7020_lcd/workspace/zynq7_lcd/hw/zynq_7_wrapper_new.xsa is already opened

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories
ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories
ERROR: [Hsi 55-1592] Current Software Design is not set

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

09:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories
ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories
ERROR: [Hsi 55-1592] Current Software Design is not set
ERROR: [Hsi 55-1592] Current Software Design is not set

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

09:34:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:34:03 ERROR : Failed to execute command 'platform active {zynq7_lcd}'. Click on details for more information.
09:34:42 ERROR : Failed to update hardware specification for project 'zynq7_lcd'.
Reason: Failed to execute command 'platform config -updatehw {D:/Projects/prj/AMD/bad_apple_7020_lcd/top.xsa}'. Click on details for more information.
09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories
ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories
ERROR: [Hsi 55-1592] Current Software Design is not set
ERROR: [Hsi 55-1592] Current Software Design is not set

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

09:35:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

09:35:10 ERROR : Failed to execute command 'platform read {D:\Projects\prj\AMD\bad_apple_7020_lcd\workspace\zynq7_lcd\platform.spr}'. Click on details for more information.
15:32:28 DEBUG : Logs will be stored at 'D:/Projects/prj/AMD/bad_apple_7020_lcd/workspace/IDE.log'.
15:32:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Projects\prj\AMD\bad_apple_7020_lcd\workspace\temp_xsdb_launch_script.tcl
15:32:32 INFO  : XSCT server has started successfully.
15:32:32 INFO  : plnx-install-location is set to ''
15:32:32 INFO  : Successfully done setting XSCT server connection channel  
15:32:32 INFO  : Successfully done setting workspace for the tool. 
15:32:32 INFO  : Registering command handlers for Vitis TCF services
15:32:32 INFO  : Platform repository initialization has completed.
15:32:32 INFO  : Successfully done query RDI_DATADIR 
15:32:56 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
15:32:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:32:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories
ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

15:32:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:32:57 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:32:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:32:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories
ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:32:57 INFO  : Unable to read in MSS file D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\zynq7_lcd\export\zynq7_lcd\sw\zynq7_lcd\standalone_domain\system.mss : null
15:32:57 WARN  : Failed to closesw "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss'.
Design is not opened in the current session.


15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories
ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories
ERROR: [Hsi 55-1592] Current Software Design is not set
ERROR: [Hsi 55-1592] Current Software Design is not set

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

15:42:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Projects/prj/AMD/bad_apple_7020_lcd/workspace/zynq7_lcd/hw/zynq_7_wrapper_new.xsa is already opened

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories
ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories
ERROR: [Hsi 55-1592] Current Software Design is not set
ERROR: [Hsi 55-1592] Current Software Design is not set

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories
ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories
ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

15:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

15:42:56 ERROR : Failed to execute command 'platform read {D:\Projects\prj\AMD\bad_apple_7020_lcd\workspace\zynq7_lcd\platform.spr}'. Click on details for more information.
15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories
ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories
ERROR: [Hsi 55-1592] Current Software Design is not set
ERROR: [Hsi 55-1592] Current Software Design is not set

15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1592] Current Software Design is not set

15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories

15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core gpiops of version 3.10 not found in repositories

15:42:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core standalone of version 8.0 not found in repositories
ERROR: [Hsi 55-1594] Core xilffs of version 4.8 not found in repositories

15:42:56 ERROR : Failed to execute command 'platform active {zynq7_lcd}'. Click on details for more information.
15:42:56 ERROR : Failed to read xsa path
15:43:09 ERROR : Failed to execute command 'domain active {zynq_fsbl}'. Click on details for more information.
15:43:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1448] Error: running current_hw_design.

15:43:18 WARN  : Failed to closehw "D:/Projects/prj/AMD/bad_apple_7020_lcd/workspace/zynq7_lcd/hw/zynq_7_wrapper_new.xsa"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

15:44:38 INFO  : Result from executing command 'getProjects': zynq_7020_badapple_lcd
15:44:38 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202420_1|D:/AMD/Vitis/2024.2/base_platforms/xilinx_vck190_base_202420_1/xilinx_vck190_base_202420_1.xpfm;xilinx_vck190_base_dfx_202420_1|D:/AMD/Vitis/2024.2/base_platforms/xilinx_vck190_base_dfx_202420_1/xilinx_vck190_base_dfx_202420_1.xpfm;xilinx_vek280_base_202420_1|D:/AMD/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm;xilinx_vmk180_base_202420_1|D:/AMD/Vitis/2024.2/base_platforms/xilinx_vmk180_base_202420_1/xilinx_vmk180_base_202420_1.xpfm;xilinx_zcu102_base_202420_1|D:/AMD/Vitis/2024.2/base_platforms/xilinx_zcu102_base_202420_1/xilinx_zcu102_base_202420_1.xpfm;xilinx_zcu102_base_dfx_202420_1|D:/AMD/Vitis/2024.2/base_platforms/xilinx_zcu102_base_dfx_202420_1/xilinx_zcu102_base_dfx_202420_1.xpfm;xilinx_zcu104_base_202420_1|D:/AMD/Vitis/2024.2/base_platforms/xilinx_zcu104_base_202420_1/xilinx_zcu104_base_202420_1.xpfm;zynq7_lcd|D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/zynq7_lcd.xpfm
15:46:34 ERROR : (XSDB Server)rm: lstat*.o: Invalid argument

15:46:34 ERROR : (XSDB Server)make: *** [Makefile:42: clean] Error 1

15:47:02 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
15:47:02 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:47:02 INFO  : Unable to read in MSS file D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\zynq7_lcd\export\zynq7_lcd\sw\zynq7_lcd\standalone_domain\system.mss : null
15:47:02 WARN  : Failed to closesw "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss'.
Design is not opened in the current session.


15:47:18 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
15:47:18 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:47:18 INFO  : Unable to read in MSS file D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\zynq7_lcd\export\zynq7_lcd\sw\zynq7_lcd\standalone_domain\system.mss : null
15:47:18 WARN  : Failed to closesw "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss'.
Design is not opened in the current session.


15:47:52 ERROR : Error occurred while generating bsp sources for the domain 'zynq_fsbl'.
15:47:58 INFO  : No changes in MSS file content so sources will not be generated.
15:48:09 INFO  : Result from executing command 'removePlatformRepo': 
15:48:09 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
15:48:09 INFO  : Build configuration of system project is automatically updated to 'Release'.
15:48:33 INFO  : Result from executing command 'removePlatformRepo': 
15:48:50 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
15:49:03 INFO  : Result from executing command 'removePlatformRepo': 
15:49:16 ERROR : (XSDB Server)rm: lstat*.o: Invalid argument

15:49:16 ERROR : (XSDB Server)make: *** [Makefile:42: clean] Error 1

15:49:25 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
15:49:45 INFO  : Result from executing command 'getProjects': zynq_7020_badapple_lcd
15:49:45 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202420_1|D:/AMD/Vitis/2024.2/base_platforms/xilinx_vck190_base_202420_1/xilinx_vck190_base_202420_1.xpfm;xilinx_vck190_base_dfx_202420_1|D:/AMD/Vitis/2024.2/base_platforms/xilinx_vck190_base_dfx_202420_1/xilinx_vck190_base_dfx_202420_1.xpfm;xilinx_vek280_base_202420_1|D:/AMD/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm;xilinx_vmk180_base_202420_1|D:/AMD/Vitis/2024.2/base_platforms/xilinx_vmk180_base_202420_1/xilinx_vmk180_base_202420_1.xpfm;xilinx_zcu102_base_202420_1|D:/AMD/Vitis/2024.2/base_platforms/xilinx_zcu102_base_202420_1/xilinx_zcu102_base_202420_1.xpfm;xilinx_zcu102_base_dfx_202420_1|D:/AMD/Vitis/2024.2/base_platforms/xilinx_zcu102_base_dfx_202420_1/xilinx_zcu102_base_dfx_202420_1.xpfm;xilinx_zcu104_base_202420_1|D:/AMD/Vitis/2024.2/base_platforms/xilinx_zcu104_base_202420_1/xilinx_zcu104_base_202420_1.xpfm;zynq7_lcd|D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/zynq7_lcd.xpfm
15:49:55 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
15:49:55 INFO  : Build configuration of system project is automatically updated to 'Debug'.
15:49:55 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
15:49:55 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:49:55 INFO  : Unable to read in MSS file D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\zynq7_lcd\export\zynq7_lcd\sw\zynq7_lcd\standalone_domain\system.mss : null
15:49:55 WARN  : Failed to closesw "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss'.
Design is not opened in the current session.


16:01:50 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
16:01:50 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:01:50 INFO  : Unable to read in MSS file D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\zynq7_lcd\export\zynq7_lcd\sw\zynq7_lcd\standalone_domain\system.mss : null
16:01:50 WARN  : Failed to closesw "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss'.
Design is not opened in the current session.


16:04:08 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
16:04:08 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:04:08 INFO  : Unable to read in MSS file D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\zynq7_lcd\export\zynq7_lcd\sw\zynq7_lcd\standalone_domain\system.mss : null
16:04:08 WARN  : Failed to closesw "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss'.
Design is not opened in the current session.


16:05:30 ERROR : (XSDB Server)rm: lstat*.o: Invalid argument

16:05:30 ERROR : (XSDB Server)make: *** [Makefile:42: clean] Error 1

16:05:50 INFO  : No changes in MSS file content so sources will not be generated.
16:10:47 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
16:10:47 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:10:47 INFO  : Unable to read in MSS file D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\zynq7_lcd\export\zynq7_lcd\sw\zynq7_lcd\standalone_domain\system.mss : null
16:10:47 WARN  : Failed to closesw "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss'.
Design is not opened in the current session.


16:13:23 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Release'
16:13:23 INFO  : Build configuration of system project is automatically updated to 'Release'.
16:13:23 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
16:13:23 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:13:23 INFO  : Unable to read in MSS file D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\zynq7_lcd\export\zynq7_lcd\sw\zynq7_lcd\standalone_domain\system.mss : null
16:13:23 WARN  : Failed to closesw "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss'.
Design is not opened in the current session.


16:13:44 ERROR : An unexpected exception occurred in the module 'Linker Script'
16:14:43 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
16:14:43 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:14:43 INFO  : Unable to read in MSS file D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\zynq7_lcd\export\zynq7_lcd\sw\zynq7_lcd\standalone_domain\system.mss : null
16:14:43 WARN  : Failed to closesw "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss'.
Design is not opened in the current session.


16:15:21 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
16:15:21 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:15:21 INFO  : Unable to read in MSS file D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\zynq7_lcd\export\zynq7_lcd\sw\zynq7_lcd\standalone_domain\system.mss : null
16:15:21 WARN  : Failed to closesw "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss'.
Design is not opened in the current session.


16:22:31 INFO  : Build configuration of 'app_zynq7_lcd_system' is updated to 'Debug'
16:22:31 INFO  : Build configuration of system project is automatically updated to 'Debug'.
16:22:31 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
16:22:31 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:22:31 INFO  : Unable to read in MSS file D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\zynq7_lcd\export\zynq7_lcd\sw\zynq7_lcd\standalone_domain\system.mss : null
16:22:31 WARN  : Failed to closesw "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss'.
Design is not opened in the current session.


16:29:17 INFO  : Checking for BSP changes to sync application flags for project 'app_zynq7_lcd'...
16:29:17 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:29:17 INFO  : Unable to read in MSS file D:\Projects\prj\AMD\lcd_7020\zynq_7020_lcd\workspace\zynq7_lcd\export\zynq7_lcd\sw\zynq7_lcd\standalone_domain\system.mss : null
16:29:17 WARN  : Failed to closesw "D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd/workspace/zynq7_lcd/export/zynq7_lcd/sw/zynq7_lcd/standalone_domain/system.mss'.
Design is not opened in the current session.


17:39:04 DEBUG : Logs will be stored at 'D:/Projects/prj/AMD/bad_apple_7020_lcd/workspace/IDE.log'.
17:39:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Projects\prj\AMD\bad_apple_7020_lcd\workspace\temp_xsdb_launch_script.tcl
17:39:09 INFO  : Registering command handlers for Vitis TCF services
17:39:09 INFO  : Platform repository initialization has completed.
17:39:09 INFO  : XSCT server has started successfully.
17:39:09 INFO  : Successfully done setting XSCT server connection channel  
17:39:09 INFO  : plnx-install-location is set to ''
17:39:13 INFO  : Successfully done setting workspace for the tool. 
17:39:13 INFO  : Successfully done query RDI_DATADIR 
