{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560789938500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560789938500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 13:45:38 2019 " "Processing started: Mon Jun 17 13:45:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560789938500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560789938500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560789938500 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1560789939281 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Multiplier.v(22) " "Verilog HDL information at Multiplier.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "ALU/Multiplier/Multiplier.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/ALU/Multiplier/Multiplier.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1560789939750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplier/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/multiplier/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "ALU/Multiplier/Multiplier.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/ALU/Multiplier/Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560789939750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560789939750 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerfile.v(17) " "Verilog HDL information at registerfile.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "RegisterFile/registerfile.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/RegisterFile/registerfile.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1560789939750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "RegisterFile/registerfile.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/RegisterFile/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560789939750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560789939750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/register.v 1 1 " "Found 1 design units, including 1 entities, in source file register/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register/Register.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/Register/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560789939765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560789939765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/PC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560789939765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560789939765 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux MUX/mux.v " "Entity \"mux\" obtained from \"MUX/mux.v\" instead of from Quartus II megafunction library" {  } { { "MUX/mux.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/MUX/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1560789939765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "MUX/mux.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/MUX/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560789939765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560789939765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/InstructionMemory/instructionmemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560789939781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560789939781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "Extend/extend.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/Extend/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560789939797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560789939797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "DataMemory/datamemory.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/DataMemory/datamemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560789939797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560789939797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "Control/control.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/Control/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560789939812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560789939812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/alu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560789939812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560789939812 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.v 1 1 " "Using design file cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560789939953 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1560789939953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560789939953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc1 " "Elaborating entity \"PC\" for hierarchy \"PC:pc1\"" {  } { { "cpu.v" "pc1" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789940047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmemory instructionmemory:rom1 " "Elaborating entity \"instructionmemory\" for hierarchy \"instructionmemory:rom1\"" {  } { { "cpu.v" "rom1" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789940062 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instructionmemory.v(8) " "Net \"rom.data_a\" at instructionmemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/InstructionMemory/instructionmemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1560789946174 "|cpu|instructionmemory:rom1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instructionmemory.v(8) " "Net \"rom.waddr_a\" at instructionmemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/InstructionMemory/instructionmemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1560789946174 "|cpu|instructionmemory:rom1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instructionmemory.v(8) " "Net \"rom.we_a\" at instructionmemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/InstructionMemory/instructionmemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1560789946174 "|cpu|instructionmemory:rom1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:ext1 " "Elaborating entity \"extend\" for hierarchy \"extend:ext1\"" {  } { { "cpu.v" "ext1" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789946267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctr1 " "Elaborating entity \"control\" for hierarchy \"control:ctr1\"" {  } { { "cpu.v" "ctr1" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789946283 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CODEFUNC control.v(26) " "Verilog HDL Always Construct warning at control.v(26): inferring latch(es) for variable \"CODEFUNC\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/control.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/Control/control.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1560789946314 "|cpu|control:ctr1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CODEFUNC.OR control.v(35) " "Inferred latch for \"CODEFUNC.OR\" at control.v(35)" {  } { { "Control/control.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/Control/control.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560789946314 "|cpu|control:ctr1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CODEFUNC.AND control.v(35) " "Inferred latch for \"CODEFUNC.AND\" at control.v(35)" {  } { { "Control/control.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/Control/control.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560789946314 "|cpu|control:ctr1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CODEFUNC.MULT control.v(35) " "Inferred latch for \"CODEFUNC.MULT\" at control.v(35)" {  } { { "Control/control.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/Control/control.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560789946314 "|cpu|control:ctr1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CODEFUNC.SUB control.v(35) " "Inferred latch for \"CODEFUNC.SUB\" at control.v(35)" {  } { { "Control/control.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/Control/control.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560789946314 "|cpu|control:ctr1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CODEFUNC.ADD control.v(35) " "Inferred latch for \"CODEFUNC.ADD\" at control.v(35)" {  } { { "Control/control.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/Control/control.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560789946314 "|cpu|control:ctr1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CODEFUNC.SW control.v(35) " "Inferred latch for \"CODEFUNC.SW\" at control.v(35)" {  } { { "Control/control.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/Control/control.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560789946314 "|cpu|control:ctr1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CODEFUNC.LW control.v(35) " "Inferred latch for \"CODEFUNC.LW\" at control.v(35)" {  } { { "Control/control.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/Control/control.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560789946314 "|cpu|control:ctr1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CODEFUNC.0000 control.v(35) " "Inferred latch for \"CODEFUNC.0000\" at control.v(35)" {  } { { "Control/control.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/Control/control.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560789946314 "|cpu|control:ctr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:RF1 " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:RF1\"" {  } { { "cpu.v" "RF1" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789946345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:ctrR1 " "Elaborating entity \"Register\" for hierarchy \"Register:ctrR1\"" {  } { { "cpu.v" "ctrR1" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789946502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux1 " "Elaborating entity \"mux\" for hierarchy \"mux:mux1\"" {  } { { "cpu.v" "mux1" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789946533 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxOut mux.v(7) " "Verilog HDL Always Construct warning at mux.v(7): inferring latch(es) for variable \"muxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "MUX/mux.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/MUX/mux.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1560789946533 "|cpu|mux:mux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu1\"" {  } { { "cpu.v" "alu1" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789946549 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "oldULAa alu.v(25) " "Verilog HDL warning at alu.v(25): initial value for variable oldULAa should be constant" {  } { { "ALU/alu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/ALU/alu.v" 25 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1560789946549 "|cpu|ALU:alu1"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "oldULAb alu.v(25) " "Verilog HDL warning at alu.v(25): initial value for variable oldULAb should be constant" {  } { { "ALU/alu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/ALU/alu.v" 25 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1560789946564 "|cpu|ALU:alu1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset alu.v(32) " "Verilog HDL Always Construct warning at alu.v(32): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU/alu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/ALU/alu.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1560789946564 "|cpu|ALU:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier ALU:alu1\|Multiplier:multiplier_1 " "Elaborating entity \"Multiplier\" for hierarchy \"ALU:alu1\|Multiplier:multiplier_1\"" {  } { { "ALU/alu.v" "multiplier_1" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/ALU/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789946720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory datamemory:ram1 " "Elaborating entity \"datamemory\" for hierarchy \"datamemory:ram1\"" {  } { { "cpu.v" "ram1" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789946908 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/db/cpu.ram0_datamemory_1d545f57.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/db/cpu.ram0_datamemory_1d545f57.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1560789948533 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "datamemory:ram1\|ram_rtl_0 " "Inferred RAM node \"datamemory:ram1\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1560789948533 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/db/cpu.ram0_datamemory_1d545f57.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/db/cpu.ram0_datamemory_1d545f57.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1560789948564 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instructionmemory:rom1\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instructionmemory:rom1\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cpu.ram0_instructionmemory_56655cf4.hdl.mif " "Parameter INIT_FILE set to db/cpu.ram0_instructionmemory_56655cf4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datamemory:ram1\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datamemory:ram1\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cpu.ram0_datamemory_1d545f57.hdl.mif " "Parameter INIT_FILE set to db/cpu.ram0_datamemory_1d545f57.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560789949654 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1560789949654 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1560789949654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionmemory:rom1\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"instructionmemory:rom1\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560789952550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionmemory:rom1\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"instructionmemory:rom1\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789952550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789952550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789952550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789952550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789952550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789952550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789952550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789952550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789952550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cpu.ram0_instructionmemory_56655cf4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cpu.ram0_instructionmemory_56655cf4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789952550 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560789952550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vi71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vi71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vi71 " "Found entity 1: altsyncram_vi71" {  } { { "db/altsyncram_vi71.tdf" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/db/altsyncram_vi71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560789952675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560789952675 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/db/cpu.ram0_instructionmemory_56655cf4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/db/cpu.ram0_instructionmemory_56655cf4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1560789953143 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/db/cpu.ram0_instructionmemory_56655cf4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/db/cpu.ram0_instructionmemory_56655cf4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1560789953206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datamemory:ram1\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"datamemory:ram1\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560789953503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datamemory:ram1\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"datamemory:ram1\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789953503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789953503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789953503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789953503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789953503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789953503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789953503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789953503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789953503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789953503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789953503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789953503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789953503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789953503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cpu.ram0_datamemory_1d545f57.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cpu.ram0_datamemory_1d545f57.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789953503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560789953503 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560789953503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgl1 " "Found entity 1: altsyncram_dgl1" {  } { { "db/altsyncram_dgl1.tdf" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/db/altsyncram_dgl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560789953628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560789953628 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/db/cpu.ram0_datamemory_1d545f57.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/db/cpu.ram0_datamemory_1d545f57.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1560789953643 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/db/cpu.ram0_datamemory_1d545f57.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/db/cpu.ram0_datamemory_1d545f57.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1560789953659 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1560789954483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:ctr1\|CODEFUNC.AND_192 " "Latch control:ctr1\|CODEFUNC.AND_192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR instructionmemory:rom1\|altsyncram:rom_rtl_0\|altsyncram_vi71:auto_generated\|ram_block1a26 " "Ports ENA and CLR on the latch are fed by the same signal instructionmemory:rom1\|altsyncram:rom_rtl_0\|altsyncram_vi71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_vi71.tdf" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/db/altsyncram_vi71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560789954545 ""}  } { { "Control/control.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/Control/control.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560789954545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:ctr1\|CODEFUNC.SUB_208 " "Latch control:ctr1\|CODEFUNC.SUB_208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR instructionmemory:rom1\|altsyncram:rom_rtl_0\|altsyncram_vi71:auto_generated\|ram_block1a26 " "Ports ENA and CLR on the latch are fed by the same signal instructionmemory:rom1\|altsyncram:rom_rtl_0\|altsyncram_vi71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_vi71.tdf" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/db/altsyncram_vi71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560789954545 ""}  } { { "Control/control.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/Control/control.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560789954545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:ctr1\|CODEFUNC.MULT_200 " "Latch control:ctr1\|CODEFUNC.MULT_200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR instructionmemory:rom1\|altsyncram:rom_rtl_0\|altsyncram_vi71:auto_generated\|ram_block1a26 " "Ports ENA and CLR on the latch are fed by the same signal instructionmemory:rom1\|altsyncram:rom_rtl_0\|altsyncram_vi71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_vi71.tdf" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/db/altsyncram_vi71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560789954545 ""}  } { { "Control/control.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/Control/control.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560789954545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:ctr1\|CODEFUNC.OR_184 " "Latch control:ctr1\|CODEFUNC.OR_184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR instructionmemory:rom1\|altsyncram:rom_rtl_0\|altsyncram_vi71:auto_generated\|ram_block1a26 " "Ports ENA and CLR on the latch are fed by the same signal instructionmemory:rom1\|altsyncram:rom_rtl_0\|altsyncram_vi71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_vi71.tdf" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/db/altsyncram_vi71.tdf" 554 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560789954545 ""}  } { { "Control/control.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/Control/control.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560789954545 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "readyData\[22\] GND " "Pin \"readyData\[22\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|readyData[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readyData\[23\] GND " "Pin \"readyData\[23\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|readyData[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readyData\[24\] GND " "Pin \"readyData\[24\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|readyData[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readyData\[25\] GND " "Pin \"readyData\[25\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|readyData[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readyData\[26\] GND " "Pin \"readyData\[26\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|readyData[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readyData\[27\] GND " "Pin \"readyData\[27\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|readyData[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readyData\[28\] GND " "Pin \"readyData\[28\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|readyData[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readyData\[29\] GND " "Pin \"readyData\[29\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|readyData[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readyData\[30\] GND " "Pin \"readyData\[30\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|readyData[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readyData\[31\] GND " "Pin \"readyData\[31\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|readyData[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR1Out\[22\] GND " "Pin \"regCtrR1Out\[22\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR1Out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR1Out\[23\] GND " "Pin \"regCtrR1Out\[23\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR1Out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR1Out\[24\] GND " "Pin \"regCtrR1Out\[24\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR1Out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR1Out\[25\] GND " "Pin \"regCtrR1Out\[25\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR1Out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR1Out\[26\] GND " "Pin \"regCtrR1Out\[26\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR1Out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR1Out\[27\] GND " "Pin \"regCtrR1Out\[27\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR1Out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR1Out\[28\] GND " "Pin \"regCtrR1Out\[28\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR1Out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR1Out\[29\] GND " "Pin \"regCtrR1Out\[29\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR1Out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR1Out\[30\] GND " "Pin \"regCtrR1Out\[30\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR1Out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR1Out\[31\] GND " "Pin \"regCtrR1Out\[31\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR1Out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR3Out\[22\] GND " "Pin \"regCtrR3Out\[22\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR3Out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR3Out\[23\] GND " "Pin \"regCtrR3Out\[23\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR3Out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR3Out\[24\] GND " "Pin \"regCtrR3Out\[24\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR3Out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR3Out\[25\] GND " "Pin \"regCtrR3Out\[25\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR3Out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR3Out\[26\] GND " "Pin \"regCtrR3Out\[26\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR3Out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR3Out\[27\] GND " "Pin \"regCtrR3Out\[27\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR3Out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR3Out\[28\] GND " "Pin \"regCtrR3Out\[28\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR3Out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR3Out\[29\] GND " "Pin \"regCtrR3Out\[29\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR3Out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR3Out\[30\] GND " "Pin \"regCtrR3Out\[30\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR3Out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regCtrR3Out\[31\] GND " "Pin \"regCtrR3Out\[31\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560789955061 "|cpu|regCtrR3Out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1560789955061 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.map.smsg " "Generated suppressed messages file C:/Users/isaac note/Dropbox/2019.1/ELTD15/My projects/MIPS_CPU/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1560789956467 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560789957672 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560789957672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2411 " "Implemented 2411 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560789962624 ""} { "Info" "ICUT_CUT_TM_OPINS" "288 " "Implemented 288 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560789962624 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2056 " "Implemented 2056 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560789962624 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1560789962624 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560789962624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560789962687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 13:46:02 2019 " "Processing ended: Mon Jun 17 13:46:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560789962687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560789962687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560789962687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560789962687 ""}
