{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623731457049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623731457050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 14 22:30:56 2021 " "Processing started: Mon Jun 14 22:30:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623731457050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731457050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAcontroller -c VGAcontroller " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAcontroller -c VGAcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731457051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623731457609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623731457610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a65.v 1 1 " "Found 1 design units, including 1 entities, in source file a65.v" { { "Info" "ISGN_ENTITY_NAME" "1 a65 " "Found entity 1: a65" {  } { { "a65.v" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/a65.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731468230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731468230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731468232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731468232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731468234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731468234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgbdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgbDecoder " "Found entity 1: rgbDecoder" {  } { { "rgbDecoder.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/rgbDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731468236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731468236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressgenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file addressgenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addressGenerator " "Found entity 1: addressGenerator" {  } { { "addressGenerator.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/addressGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731468237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731468237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAcontroller " "Found entity 1: VGAcontroller" {  } { { "VGAcontroller.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/VGAcontroller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731468239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731468239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file counterxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counterXY " "Found entity 1: counterXY" {  } { { "counterXY.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/counterXY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731468241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731468241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagememory/ascii65.v 1 1 " "Found 1 design units, including 1 entities, in source file imagememory/ascii65.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii65 " "Found entity 1: ascii65" {  } { { "imageMemory/ascii65.v" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/imageMemory/ascii65.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731468243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731468243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagememory/ascii66.v 1 1 " "Found 1 design units, including 1 entities, in source file imagememory/ascii66.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii66 " "Found entity 1: ascii66" {  } { { "imageMemory/ascii66.v" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/imageMemory/ascii66.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731468245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731468245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite65.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite65.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite65 " "Found entity 1: sprite65" {  } { { "sprite65.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/sprite65.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731468248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731468248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printchar.sv 1 1 " "Found 1 design units, including 1 entities, in source file printchar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 printChar " "Found entity 1: printChar" {  } { { "printChar.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/printChar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731468251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731468251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file topcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topController " "Found entity 1: topController" {  } { { "topController.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/topController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731468254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731468254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcuvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file mcuvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcuVGA " "Found entity 1: mcuVGA" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731468255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731468255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_VGA " "Found entity 1: tb_VGA" {  } { { "tb_VGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/tb_VGA.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731468257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731468257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test65.v 1 1 " "Found 1 design units, including 1 entities, in source file test65.v" { { "Info" "ISGN_ENTITY_NAME" "1 test65 " "Found entity 1: test65" {  } { { "test65.v" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/test65.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731468260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731468260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roma.v 1 1 " "Found 1 design units, including 1 entities, in source file roma.v" { { "Info" "ISGN_ENTITY_NAME" "1 roma " "Found entity 1: roma" {  } { { "roma.v" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/roma.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731468262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731468262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romas.sv 1 1 " "Found 1 design units, including 1 entities, in source file romas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROMas " "Found entity 1: ROMas" {  } { { "ROMas.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/ROMas.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731468267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731468267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_sprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sprite " "Found entity 1: tb_sprite" {  } { { "tb_sprite.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/tb_sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731468269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731468269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_counterxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_counterxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_counterXY " "Found entity 1: tb_counterXY" {  } { { "tb_counterXY.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/tb_counterXY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731468270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731468270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk tb_sprite.sv(9) " "Verilog HDL Implicit Net warning at tb_sprite.sv(9): created implicit net for \"clk\"" {  } { { "tb_sprite.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/tb_sprite.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623731468271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counterXY " "Elaborating entity \"counterXY\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623731468322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 counterXY.sv(21) " "Verilog HDL assignment warning at counterXY.sv(21): truncated value with size 32 to match size of target (13)" {  } { { "counterXY.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/counterXY.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623731468324 "|counterXY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 counterXY.sv(22) " "Verilog HDL assignment warning at counterXY.sv(22): truncated value with size 32 to match size of target (13)" {  } { { "counterXY.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/counterXY.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623731468324 "|counterXY"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623731468914 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623731469352 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623731469352 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623731469413 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623731469413 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623731469413 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623731469413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623731469434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 14 22:31:09 2021 " "Processing ended: Mon Jun 14 22:31:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623731469434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623731469434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623731469434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731469434 ""}
