module uni_shft_reg(
input clk,rst,
input [3:0]d,
output reg [3:0]q,
input [1:0]mode);
always @(posedge clk or posedge rst )
if (rst)
q<=4'b0000;
else
begin
case (mode)
2'b00:q<=q;//hold
2'b01:q<={q[2:0],q[3]};//left
2'b10:q<={q[0],q[3:1]};//right
2'b11:q<=d;//parallel load
default:q<=q;//unknown input
endcase
end
endmodule
