FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 *  Copyright (C) 2014 Alexander Shiyan <shc_work@mail.ru>
/* bench 6218.2.0 0f58c1950ba8 */
/* bench 6218.2.1 7b33cd8f3788 */
/* bench 6218.2.2 a45c05ea6650 */
/* bench 6218.2.3 a544d0623cf5 */
/* bench 6218.2.4 2162bea73c0d */
#include <asm/mach/arch.h>
#include <asm/mach/map.h>
/* bench 21707.1.0 4d43db1769d2 */
/* bench 21707.1.1 bbf994c9b61f */
/* bench 21707.1.2 d2376b05a7f1 */
/* bench 21707.1.3 d1012092cfa0 */
/* bench 21707.1.4 5af89a03e5cc */
/* bench 21707.1.5 9d30a3c630da */
/* bench 21707.1.6 0e95c9046dd7 */
/* bench 21707.1.7 c47a0cab80b8 */
/* bench 21707.1.8 307c5315ea09 */
/* bench 21707.1.9 477e04a5276a */
#include "hardware.h"

#define MX1_AVIC_ADDR	0x00223000

static void __init imx1_init_early(void)
{
	mxc_set_cpu_type(MXC_CPU_MX1);
/* bench 8097.2.0 1b8143414cb5 */
}

static const char * const imx1_dt_board_compat[] __initconst = {
/* bench 11828.1.0 cc879c8b1b82 */
/* bench 11828.1.1 7dad51b2493a */
/* bench 11828.1.2 f176eb4d1caa */
/* bench 11828.1.3 77ffb62783c5 */
/* bench 11828.1.4 cc01df309a74 */
/* bench 11828.1.5 1886ef40ce56 */
/* bench 11828.1.6 3c7f6e4c523e */
/* bench 11828.1.7 2698b3e46009 */
/* bench 11828.1.8 44d1962134e5 */
	"fsl,imx1",
	NULL
};

DT_MACHINE_START(IMX1_DT, "Freescale i.MX1 (Device Tree Support)")
	.init_early	= imx1_init_early,
	.dt_compat	= imx1_dt_board_compat,
	.restart	= mxc_restart,
MACHINE_END
