// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module corr_accel_compute (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        reg_file_0_0_address0,
        reg_file_0_0_ce0,
        reg_file_0_0_q0,
        reg_file_4_0_address0,
        reg_file_4_0_ce0,
        reg_file_4_0_we0,
        reg_file_4_0_d0,
        reg_file_4_0_address1,
        reg_file_4_0_ce1,
        reg_file_4_0_q1,
        reg_file_4_1_address0,
        reg_file_4_1_ce0,
        reg_file_4_1_we0,
        reg_file_4_1_d0,
        reg_file_4_1_address1,
        reg_file_4_1_ce1,
        reg_file_4_1_q1,
        reg_file_6_0_address0,
        reg_file_6_0_ce0,
        reg_file_6_0_q0,
        reg_file_6_1_address0,
        reg_file_6_1_ce0,
        reg_file_6_1_q0,
        reg_file_7_0_address0,
        reg_file_7_0_ce0,
        reg_file_7_0_q0,
        reg_file_7_1_address0,
        reg_file_7_1_ce0,
        reg_file_7_1_q0
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] reg_file_0_0_address0;
output   reg_file_0_0_ce0;
input  [15:0] reg_file_0_0_q0;
output  [10:0] reg_file_4_0_address0;
output   reg_file_4_0_ce0;
output   reg_file_4_0_we0;
output  [15:0] reg_file_4_0_d0;
output  [10:0] reg_file_4_0_address1;
output   reg_file_4_0_ce1;
input  [15:0] reg_file_4_0_q1;
output  [10:0] reg_file_4_1_address0;
output   reg_file_4_1_ce0;
output   reg_file_4_1_we0;
output  [15:0] reg_file_4_1_d0;
output  [10:0] reg_file_4_1_address1;
output   reg_file_4_1_ce1;
input  [15:0] reg_file_4_1_q1;
output  [10:0] reg_file_6_0_address0;
output   reg_file_6_0_ce0;
input  [15:0] reg_file_6_0_q0;
output  [10:0] reg_file_6_1_address0;
output   reg_file_6_1_ce0;
input  [15:0] reg_file_6_1_q0;
output  [10:0] reg_file_7_0_address0;
output   reg_file_7_0_ce0;
input  [15:0] reg_file_7_0_q0;
output  [10:0] reg_file_7_1_address0;
output   reg_file_7_1_ce0;
input  [15:0] reg_file_7_1_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg reg_file_0_0_ce0;
reg reg_file_7_0_ce0;
reg reg_file_7_1_ce0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] reg_file_0_0_load_reg_201;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln132_fu_142_p2;
wire   [0:0] trunc_ln136_fu_170_p1;
reg   [0:0] trunc_ln136_reg_219;
wire   [15:0] tmp_fu_179_p4;
wire    ap_CS_fsm_state4;
wire   [15:0] grp_fu_110_p2;
reg   [15:0] tmp_1_reg_229;
wire    ap_CS_fsm_state5;
wire    grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_ap_start;
wire    grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_ap_done;
wire    grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_ap_idle;
wire    grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_ap_ready;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_6_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_6_1_ce0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_6_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_6_0_ce0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_1_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_1_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_0_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_0_ce1;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_grp_fu_110_p_din0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_grp_fu_110_p_din1;
wire    grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_grp_fu_110_p_ce;
reg    grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln136_fu_164_p1;
reg   [6:0] j_fu_66;
wire   [6:0] add_ln132_fu_148_p2;
reg   [15:0] grp_fu_110_p0;
reg   [15:0] grp_fu_110_p1;
wire   [4:0] lshr_ln_fu_154_p4;
reg    grp_fu_110_ce;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_ap_start_reg = 1'b0;
end

corr_accel_compute_Pipeline_VITIS_LOOP_137_2 grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_ap_start),
    .ap_done(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_ap_done),
    .ap_idle(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_ap_idle),
    .ap_ready(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_ap_ready),
    .reg_file_6_1_address0(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_6_1_address0),
    .reg_file_6_1_ce0(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_6_1_ce0),
    .reg_file_6_1_q0(reg_file_6_1_q0),
    .reg_file_6_0_address0(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_6_0_address0),
    .reg_file_6_0_ce0(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_6_0_ce0),
    .reg_file_6_0_q0(reg_file_6_0_q0),
    .reg_file_4_1_address0(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_1_address0),
    .reg_file_4_1_ce0(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_1_ce0),
    .reg_file_4_1_we0(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_1_we0),
    .reg_file_4_1_d0(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_1_d0),
    .reg_file_4_1_address1(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_1_address1),
    .reg_file_4_1_ce1(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_1_ce1),
    .reg_file_4_1_q1(reg_file_4_1_q1),
    .reg_file_4_0_address0(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_0_address0),
    .reg_file_4_0_ce0(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_0_ce0),
    .reg_file_4_0_we0(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_0_we0),
    .reg_file_4_0_d0(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_0_d0),
    .reg_file_4_0_address1(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_0_address1),
    .reg_file_4_0_ce1(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_0_ce1),
    .reg_file_4_0_q1(reg_file_4_0_q1),
    .tmp_1(tmp_1_reg_229),
    .grp_fu_110_p_din0(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_grp_fu_110_p_din0),
    .grp_fu_110_p_din1(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_grp_fu_110_p_din1),
    .grp_fu_110_p_dout0(grp_fu_110_p2),
    .grp_fu_110_p_ce(grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_grp_fu_110_p_ce)
);

corr_accel_hmul_16ns_16ns_16_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_2_max_dsp_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_110_p0),
    .din1(grp_fu_110_p1),
    .ce(grp_fu_110_ce),
    .dout(grp_fu_110_p2)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U49(
    .din0(reg_file_7_0_q0),
    .din1(reg_file_7_1_q0),
    .din2(trunc_ln136_reg_219),
    .dout(tmp_fu_179_p4)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_ap_start_reg <= 1'b1;
        end else if ((grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_ap_ready == 1'b1)) begin
            grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_fu_66 <= 7'd0;
    end else if (((icmp_ln132_fu_142_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        j_fu_66 <= add_ln132_fu_148_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        reg_file_0_0_load_reg_201 <= reg_file_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_1_reg_229 <= grp_fu_110_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln132_fu_142_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        trunc_ln136_reg_219 <= trunc_ln136_fu_170_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((icmp_ln132_fu_142_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln132_fu_142_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_110_ce = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_grp_fu_110_p_ce;
    end else begin
        grp_fu_110_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_110_p0 = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_grp_fu_110_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_110_p0 = reg_file_0_0_load_reg_201;
    end else begin
        grp_fu_110_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_110_p1 = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_grp_fu_110_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_110_p1 = tmp_fu_179_p4;
    end else begin
        grp_fu_110_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        reg_file_0_0_ce0 = 1'b1;
    end else begin
        reg_file_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_7_0_ce0 = 1'b1;
    end else begin
        reg_file_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_7_1_ce0 = 1'b1;
    end else begin
        reg_file_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln132_fu_142_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln132_fu_148_p2 = (j_fu_66 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_ap_start = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_ap_start_reg;

assign icmp_ln132_fu_142_p2 = ((j_fu_66 == 7'd64) ? 1'b1 : 1'b0);

assign lshr_ln_fu_154_p4 = {{j_fu_66[5:1]}};

assign reg_file_0_0_address0 = 64'd0;

assign reg_file_4_0_address0 = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_0_address0;

assign reg_file_4_0_address1 = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_0_address1;

assign reg_file_4_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_0_ce0;

assign reg_file_4_0_ce1 = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_0_ce1;

assign reg_file_4_0_d0 = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_0_d0;

assign reg_file_4_0_we0 = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_0_we0;

assign reg_file_4_1_address0 = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_1_address0;

assign reg_file_4_1_address1 = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_1_address1;

assign reg_file_4_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_1_ce0;

assign reg_file_4_1_ce1 = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_1_ce1;

assign reg_file_4_1_d0 = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_1_d0;

assign reg_file_4_1_we0 = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_4_1_we0;

assign reg_file_6_0_address0 = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_6_0_address0;

assign reg_file_6_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_6_0_ce0;

assign reg_file_6_1_address0 = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_6_1_address0;

assign reg_file_6_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_137_2_fu_121_reg_file_6_1_ce0;

assign reg_file_7_0_address0 = zext_ln136_fu_164_p1;

assign reg_file_7_1_address0 = zext_ln136_fu_164_p1;

assign trunc_ln136_fu_170_p1 = j_fu_66[0:0];

assign zext_ln136_fu_164_p1 = lshr_ln_fu_154_p4;

endmodule //corr_accel_compute
