// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Tue Jan  7 14:21:16 2025
// Host        : cadmicro-inf-el8-623207 running 64-bit Rocky Linux release 8.10 (Green Obsidian)
// Command     : write_verilog -force -mode funcsim
//               /home/gme/guilherme.manske/hls/template/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a200tfbg484-3
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,kernel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "kernel,Vivado 2023.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module bd_0_hls_inst_0
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    m_axi_gmem0_AWID,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_WID,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_BID,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_ARID,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_RID,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_WID,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_BID,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RID,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    vSize);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem0:m_axi_gmem1, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWID" *) output [0:0]m_axi_gmem0_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR" *) output [63:0]m_axi_gmem0_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN" *) output [7:0]m_axi_gmem0_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE" *) output [2:0]m_axi_gmem0_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST" *) output [1:0]m_axi_gmem0_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK" *) output [1:0]m_axi_gmem0_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION" *) output [3:0]m_axi_gmem0_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE" *) output [3:0]m_axi_gmem0_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT" *) output [2:0]m_axi_gmem0_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS" *) output [3:0]m_axi_gmem0_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID" *) output m_axi_gmem0_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY" *) input m_axi_gmem0_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WID" *) output [0:0]m_axi_gmem0_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA" *) output [31:0]m_axi_gmem0_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB" *) output [3:0]m_axi_gmem0_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST" *) output m_axi_gmem0_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID" *) output m_axi_gmem0_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY" *) input m_axi_gmem0_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BID" *) input [0:0]m_axi_gmem0_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP" *) input [1:0]m_axi_gmem0_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID" *) input m_axi_gmem0_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY" *) output m_axi_gmem0_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARID" *) output [0:0]m_axi_gmem0_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR" *) output [63:0]m_axi_gmem0_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN" *) output [7:0]m_axi_gmem0_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE" *) output [2:0]m_axi_gmem0_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST" *) output [1:0]m_axi_gmem0_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK" *) output [1:0]m_axi_gmem0_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION" *) output [3:0]m_axi_gmem0_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE" *) output [3:0]m_axi_gmem0_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT" *) output [2:0]m_axi_gmem0_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS" *) output [3:0]m_axi_gmem0_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID" *) output m_axi_gmem0_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY" *) input m_axi_gmem0_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RID" *) input [0:0]m_axi_gmem0_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA" *) input [31:0]m_axi_gmem0_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP" *) input [1:0]m_axi_gmem0_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST" *) input m_axi_gmem0_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID" *) input m_axi_gmem0_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000.0, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem0_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWID" *) output [0:0]m_axi_gmem1_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR" *) output [63:0]m_axi_gmem1_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN" *) output [7:0]m_axi_gmem1_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE" *) output [2:0]m_axi_gmem1_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST" *) output [1:0]m_axi_gmem1_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK" *) output [1:0]m_axi_gmem1_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION" *) output [3:0]m_axi_gmem1_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE" *) output [3:0]m_axi_gmem1_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT" *) output [2:0]m_axi_gmem1_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS" *) output [3:0]m_axi_gmem1_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID" *) output m_axi_gmem1_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY" *) input m_axi_gmem1_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WID" *) output [0:0]m_axi_gmem1_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA" *) output [31:0]m_axi_gmem1_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB" *) output [3:0]m_axi_gmem1_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST" *) output m_axi_gmem1_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID" *) output m_axi_gmem1_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY" *) input m_axi_gmem1_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BID" *) input [0:0]m_axi_gmem1_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP" *) input [1:0]m_axi_gmem1_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID" *) input m_axi_gmem1_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY" *) output m_axi_gmem1_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARID" *) output [0:0]m_axi_gmem1_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR" *) output [63:0]m_axi_gmem1_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN" *) output [7:0]m_axi_gmem1_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE" *) output [2:0]m_axi_gmem1_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST" *) output [1:0]m_axi_gmem1_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK" *) output [1:0]m_axi_gmem1_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION" *) output [3:0]m_axi_gmem1_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE" *) output [3:0]m_axi_gmem1_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT" *) output [2:0]m_axi_gmem1_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS" *) output [3:0]m_axi_gmem1_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID" *) output m_axi_gmem1_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY" *) input m_axi_gmem1_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RID" *) input [0:0]m_axi_gmem1_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA" *) input [31:0]m_axi_gmem1_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP" *) input [1:0]m_axi_gmem1_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST" *) input m_axi_gmem1_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID" *) input m_axi_gmem1_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem1, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000.0, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem1_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 vSize DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vSize, LAYERED_METADATA undef" *) input [31:0]vSize;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_start;
  wire [63:2]\^m_axi_gmem0_ARADDR ;
  wire [3:0]\^m_axi_gmem0_ARLEN ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [63:2]\^m_axi_gmem0_AWADDR ;
  wire [3:0]\^m_axi_gmem0_AWLEN ;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BREADY;
  wire m_axi_gmem0_BVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire m_axi_gmem0_RVALID;
  wire [31:0]m_axi_gmem0_WDATA;
  wire m_axi_gmem0_WLAST;
  wire m_axi_gmem0_WREADY;
  wire [3:0]m_axi_gmem0_WSTRB;
  wire m_axi_gmem0_WVALID;
  wire [63:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]vSize;
  wire NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem0_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem0_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem0_ARADDR[63:2] = \^m_axi_gmem0_ARADDR [63:2];
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem0_ARID[0] = \<const0> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3:0] = \^m_axi_gmem0_ARLEN [3:0];
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWADDR[63:2] = \^m_axi_gmem0_AWADDR [63:2];
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem0_AWID[0] = \<const0> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5] = \<const0> ;
  assign m_axi_gmem0_AWLEN[4] = \<const0> ;
  assign m_axi_gmem0_AWLEN[3:0] = \^m_axi_gmem0_AWLEN [3:0];
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem0_WID[0] = \<const0> ;
  assign m_axi_gmem1_ARADDR[63:2] = \^m_axi_gmem1_ARADDR [63:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[63] = \<const0> ;
  assign m_axi_gmem1_AWADDR[62] = \<const0> ;
  assign m_axi_gmem1_AWADDR[61] = \<const0> ;
  assign m_axi_gmem1_AWADDR[60] = \<const0> ;
  assign m_axi_gmem1_AWADDR[59] = \<const0> ;
  assign m_axi_gmem1_AWADDR[58] = \<const0> ;
  assign m_axi_gmem1_AWADDR[57] = \<const0> ;
  assign m_axi_gmem1_AWADDR[56] = \<const0> ;
  assign m_axi_gmem1_AWADDR[55] = \<const0> ;
  assign m_axi_gmem1_AWADDR[54] = \<const0> ;
  assign m_axi_gmem1_AWADDR[53] = \<const0> ;
  assign m_axi_gmem1_AWADDR[52] = \<const0> ;
  assign m_axi_gmem1_AWADDR[51] = \<const0> ;
  assign m_axi_gmem1_AWADDR[50] = \<const0> ;
  assign m_axi_gmem1_AWADDR[49] = \<const0> ;
  assign m_axi_gmem1_AWADDR[48] = \<const0> ;
  assign m_axi_gmem1_AWADDR[47] = \<const0> ;
  assign m_axi_gmem1_AWADDR[46] = \<const0> ;
  assign m_axi_gmem1_AWADDR[45] = \<const0> ;
  assign m_axi_gmem1_AWADDR[44] = \<const0> ;
  assign m_axi_gmem1_AWADDR[43] = \<const0> ;
  assign m_axi_gmem1_AWADDR[42] = \<const0> ;
  assign m_axi_gmem1_AWADDR[41] = \<const0> ;
  assign m_axi_gmem1_AWADDR[40] = \<const0> ;
  assign m_axi_gmem1_AWADDR[39] = \<const0> ;
  assign m_axi_gmem1_AWADDR[38] = \<const0> ;
  assign m_axi_gmem1_AWADDR[37] = \<const0> ;
  assign m_axi_gmem1_AWADDR[36] = \<const0> ;
  assign m_axi_gmem1_AWADDR[35] = \<const0> ;
  assign m_axi_gmem1_AWADDR[34] = \<const0> ;
  assign m_axi_gmem1_AWADDR[33] = \<const0> ;
  assign m_axi_gmem1_AWADDR[32] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "3'b010" *) 
  (* ap_ST_fsm_state1 = "3'b001" *) 
  (* ap_ST_fsm_state19 = "3'b100" *) 
  bd_0_hls_inst_0_kernel inst
       (.ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .m_axi_gmem0_ARADDR({\^m_axi_gmem0_ARADDR ,NLW_inst_m_axi_gmem0_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem0_ARBURST(NLW_inst_m_axi_gmem0_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem0_ARCACHE(NLW_inst_m_axi_gmem0_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARID(NLW_inst_m_axi_gmem0_ARID_UNCONNECTED[0]),
        .m_axi_gmem0_ARLEN({NLW_inst_m_axi_gmem0_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem0_ARLEN }),
        .m_axi_gmem0_ARLOCK(NLW_inst_m_axi_gmem0_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem0_ARPROT(NLW_inst_m_axi_gmem0_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem0_ARQOS(NLW_inst_m_axi_gmem0_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARREGION(NLW_inst_m_axi_gmem0_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARSIZE(NLW_inst_m_axi_gmem0_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem0_ARUSER(NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_AWADDR({\^m_axi_gmem0_AWADDR ,NLW_inst_m_axi_gmem0_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem0_AWBURST(NLW_inst_m_axi_gmem0_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem0_AWCACHE(NLW_inst_m_axi_gmem0_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWID(NLW_inst_m_axi_gmem0_AWID_UNCONNECTED[0]),
        .m_axi_gmem0_AWLEN({NLW_inst_m_axi_gmem0_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem0_AWLEN }),
        .m_axi_gmem0_AWLOCK(NLW_inst_m_axi_gmem0_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem0_AWPROT(NLW_inst_m_axi_gmem0_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem0_AWQOS(NLW_inst_m_axi_gmem0_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWREGION(NLW_inst_m_axi_gmem0_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWSIZE(NLW_inst_m_axi_gmem0_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem0_AWUSER(NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_BID(1'b0),
        .m_axi_gmem0_BREADY(m_axi_gmem0_BREADY),
        .m_axi_gmem0_BRESP({1'b0,1'b0}),
        .m_axi_gmem0_BUSER(1'b0),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
        .m_axi_gmem0_RID(1'b0),
        .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP({1'b0,1'b0}),
        .m_axi_gmem0_RUSER(1'b0),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .m_axi_gmem0_WDATA(m_axi_gmem0_WDATA),
        .m_axi_gmem0_WID(NLW_inst_m_axi_gmem0_WID_UNCONNECTED[0]),
        .m_axi_gmem0_WLAST(m_axi_gmem0_WLAST),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WSTRB(m_axi_gmem0_WSTRB),
        .m_axi_gmem0_WUSER(NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED[0]),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .m_axi_gmem1_ARADDR({\^m_axi_gmem1_ARADDR ,NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem1_ARBURST(NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARCACHE(NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARID(NLW_inst_m_axi_gmem1_ARID_UNCONNECTED[0]),
        .m_axi_gmem1_ARLEN({NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem1_ARLEN }),
        .m_axi_gmem1_ARLOCK(NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARPROT(NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARQOS(NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARREGION(NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARSIZE(NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARUSER(NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_AWADDR(NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED[63:0]),
        .m_axi_gmem1_AWBURST(NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWCACHE(NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWID(NLW_inst_m_axi_gmem1_AWID_UNCONNECTED[0]),
        .m_axi_gmem1_AWLEN(NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem1_AWLOCK(NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWPROT(NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWQOS(NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWREADY(1'b0),
        .m_axi_gmem1_AWREGION(NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWSIZE(NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWUSER(NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem1_AWVALID(NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED),
        .m_axi_gmem1_BID(1'b0),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BRESP({1'b0,1'b0}),
        .m_axi_gmem1_BUSER(1'b0),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RID(1'b0),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP({1'b0,1'b0}),
        .m_axi_gmem1_RUSER(1'b0),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED[31:0]),
        .m_axi_gmem1_WID(NLW_inst_m_axi_gmem1_WID_UNCONNECTED[0]),
        .m_axi_gmem1_WLAST(NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED),
        .m_axi_gmem1_WREADY(1'b0),
        .m_axi_gmem1_WSTRB(NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED[3:0]),
        .m_axi_gmem1_WUSER(NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED[0]),
        .m_axi_gmem1_WVALID(NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .vSize(vSize));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_USER_VALUE = "0" *) (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_USER_VALUE = "0" *) (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "kernel" *) (* ap_ST_fsm_pp0_stage0 = "3'b010" *) 
(* ap_ST_fsm_state1 = "3'b001" *) (* ap_ST_fsm_state19 = "3'b100" *) (* hls_module = "yes" *) 
module bd_0_hls_inst_0_kernel
   (ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWID,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWUSER,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WID,
    m_axi_gmem0_WUSER,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARID,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARUSER,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RID,
    m_axi_gmem0_RUSER,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BID,
    m_axi_gmem0_BUSER,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWUSER,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WID,
    m_axi_gmem1_WUSER,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARUSER,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RID,
    m_axi_gmem1_RUSER,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BID,
    m_axi_gmem1_BUSER,
    vSize,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP);
  input ap_clk;
  input ap_rst_n;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  output m_axi_gmem0_AWVALID;
  input m_axi_gmem0_AWREADY;
  output [63:0]m_axi_gmem0_AWADDR;
  output [0:0]m_axi_gmem0_AWID;
  output [7:0]m_axi_gmem0_AWLEN;
  output [2:0]m_axi_gmem0_AWSIZE;
  output [1:0]m_axi_gmem0_AWBURST;
  output [1:0]m_axi_gmem0_AWLOCK;
  output [3:0]m_axi_gmem0_AWCACHE;
  output [2:0]m_axi_gmem0_AWPROT;
  output [3:0]m_axi_gmem0_AWQOS;
  output [3:0]m_axi_gmem0_AWREGION;
  output [0:0]m_axi_gmem0_AWUSER;
  output m_axi_gmem0_WVALID;
  input m_axi_gmem0_WREADY;
  output [31:0]m_axi_gmem0_WDATA;
  output [3:0]m_axi_gmem0_WSTRB;
  output m_axi_gmem0_WLAST;
  output [0:0]m_axi_gmem0_WID;
  output [0:0]m_axi_gmem0_WUSER;
  output m_axi_gmem0_ARVALID;
  input m_axi_gmem0_ARREADY;
  output [63:0]m_axi_gmem0_ARADDR;
  output [0:0]m_axi_gmem0_ARID;
  output [7:0]m_axi_gmem0_ARLEN;
  output [2:0]m_axi_gmem0_ARSIZE;
  output [1:0]m_axi_gmem0_ARBURST;
  output [1:0]m_axi_gmem0_ARLOCK;
  output [3:0]m_axi_gmem0_ARCACHE;
  output [2:0]m_axi_gmem0_ARPROT;
  output [3:0]m_axi_gmem0_ARQOS;
  output [3:0]m_axi_gmem0_ARREGION;
  output [0:0]m_axi_gmem0_ARUSER;
  input m_axi_gmem0_RVALID;
  output m_axi_gmem0_RREADY;
  input [31:0]m_axi_gmem0_RDATA;
  input m_axi_gmem0_RLAST;
  input [0:0]m_axi_gmem0_RID;
  input [0:0]m_axi_gmem0_RUSER;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_BVALID;
  output m_axi_gmem0_BREADY;
  input [1:0]m_axi_gmem0_BRESP;
  input [0:0]m_axi_gmem0_BID;
  input [0:0]m_axi_gmem0_BUSER;
  output m_axi_gmem1_AWVALID;
  input m_axi_gmem1_AWREADY;
  output [63:0]m_axi_gmem1_AWADDR;
  output [0:0]m_axi_gmem1_AWID;
  output [7:0]m_axi_gmem1_AWLEN;
  output [2:0]m_axi_gmem1_AWSIZE;
  output [1:0]m_axi_gmem1_AWBURST;
  output [1:0]m_axi_gmem1_AWLOCK;
  output [3:0]m_axi_gmem1_AWCACHE;
  output [2:0]m_axi_gmem1_AWPROT;
  output [3:0]m_axi_gmem1_AWQOS;
  output [3:0]m_axi_gmem1_AWREGION;
  output [0:0]m_axi_gmem1_AWUSER;
  output m_axi_gmem1_WVALID;
  input m_axi_gmem1_WREADY;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_WLAST;
  output [0:0]m_axi_gmem1_WID;
  output [0:0]m_axi_gmem1_WUSER;
  output m_axi_gmem1_ARVALID;
  input m_axi_gmem1_ARREADY;
  output [63:0]m_axi_gmem1_ARADDR;
  output [0:0]m_axi_gmem1_ARID;
  output [7:0]m_axi_gmem1_ARLEN;
  output [2:0]m_axi_gmem1_ARSIZE;
  output [1:0]m_axi_gmem1_ARBURST;
  output [1:0]m_axi_gmem1_ARLOCK;
  output [3:0]m_axi_gmem1_ARCACHE;
  output [2:0]m_axi_gmem1_ARPROT;
  output [3:0]m_axi_gmem1_ARQOS;
  output [3:0]m_axi_gmem1_ARREGION;
  output [0:0]m_axi_gmem1_ARUSER;
  input m_axi_gmem1_RVALID;
  output m_axi_gmem1_RREADY;
  input [31:0]m_axi_gmem1_RDATA;
  input m_axi_gmem1_RLAST;
  input [0:0]m_axi_gmem1_RID;
  input [0:0]m_axi_gmem1_RUSER;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_BVALID;
  output m_axi_gmem1_BREADY;
  input [1:0]m_axi_gmem1_BRESP;
  input [0:0]m_axi_gmem1_BID;
  input [0:0]m_axi_gmem1_BUSER;
  input [31:0]vSize;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;

  wire \<const0> ;
  wire [7:0]add_ln26_fu_235_p2;
  wire [7:0]add_ln26_reg_305;
  wire \add_ln26_reg_305[3]_i_2_n_0 ;
  wire \add_ln26_reg_305[3]_i_3_n_0 ;
  wire \add_ln26_reg_305[3]_i_4_n_0 ;
  wire \add_ln26_reg_305[3]_i_5_n_0 ;
  wire \add_ln26_reg_305[7]_i_2_n_0 ;
  wire \add_ln26_reg_305[7]_i_3_n_0 ;
  wire \add_ln26_reg_305[7]_i_4_n_0 ;
  wire \add_ln26_reg_305[7]_i_5_n_0 ;
  wire \add_ln26_reg_305_reg[3]_i_1_n_0 ;
  wire \add_ln26_reg_305_reg[3]_i_1_n_1 ;
  wire \add_ln26_reg_305_reg[3]_i_1_n_2 ;
  wire \add_ln26_reg_305_reg[3]_i_1_n_3 ;
  wire \add_ln26_reg_305_reg[7]_i_1_n_1 ;
  wire \add_ln26_reg_305_reg[7]_i_1_n_2 ;
  wire \add_ln26_reg_305_reg[7]_i_1_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state1;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter13_reg_srl2___ap_enable_reg_pp0_iter3_reg_r_n_0;
  wire ap_enable_reg_pp0_iter14_reg_ap_enable_reg_pp0_iter4_reg_r_n_0;
  wire ap_enable_reg_pp0_iter14_reg_gate_n_0;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16_reg_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_reg_r_n_0;
  wire ap_enable_reg_pp0_iter3_reg_r_n_0;
  wire ap_enable_reg_pp0_iter4_reg_r_n_0;
  wire ap_enable_reg_pp0_iter5_reg_r_n_0;
  wire ap_enable_reg_pp0_iter6_reg_r_n_0;
  wire ap_enable_reg_pp0_iter7_reg_r_n_0;
  wire ap_enable_reg_pp0_iter7_reg_srl6___ap_enable_reg_pp0_iter7_reg_r_n_0;
  wire ap_enable_reg_pp0_iter8_reg_ap_enable_reg_pp0_iter8_reg_r_n_0;
  wire ap_enable_reg_pp0_iter8_reg_gate_n_0;
  wire ap_enable_reg_pp0_iter8_reg_r_n_0;
  wire ap_enable_reg_pp0_iter9;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire first_iter_0_reg_145;
  wire [7:0]gmem0_RDATA;
  wire [63:0]gmem0_addr_1_reg_269;
  wire [7:0]gmem0_addr_read_reg_295;
  wire gmem0_m_axi_U_n_1;
  wire gmem0_m_axi_U_n_2;
  wire gmem0_m_axi_U_n_4;
  wire gmem0_m_axi_U_n_41;
  wire gmem0_m_axi_U_n_42;
  wire gmem0_m_axi_U_n_43;
  wire gmem0_m_axi_U_n_7;
  wire gmem1_ARREADY;
  wire [7:0]gmem1_RDATA;
  wire gmem1_RVALID;
  wire [7:0]gmem1_addr_read_reg_300;
  wire [30:0]i_fu_80;
  wire i_fu_800;
  wire icmp_ln25_1_reg_275;
  wire icmp_ln25_2_reg_279;
  wire \icmp_ln25_2_reg_279_pp0_iter14_reg_reg[0]_srl13_n_0 ;
  wire icmp_ln25_2_reg_279_pp0_iter15_reg;
  wire icmp_ln25_2_reg_279_pp0_iter1_reg;
  wire [63:0]in1;
  wire [63:0]in1_read_reg_257;
  wire [63:0]in2;
  wire [63:0]in2_read_reg_252;
  wire \load_unit/fifo_rreq/push ;
  wire [63:2]\^m_axi_gmem0_ARADDR ;
  wire [3:0]\^m_axi_gmem0_ARLEN ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [63:2]\^m_axi_gmem0_AWADDR ;
  wire [3:0]\^m_axi_gmem0_AWLEN ;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BREADY;
  wire m_axi_gmem0_BVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire m_axi_gmem0_RVALID;
  wire [31:0]m_axi_gmem0_WDATA;
  wire m_axi_gmem0_WLAST;
  wire m_axi_gmem0_WREADY;
  wire [3:0]m_axi_gmem0_WSTRB;
  wire m_axi_gmem0_WVALID;
  wire [63:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [63:0]out_r;
  wire p_0_in;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [30:0]trunc_ln25_fu_209_p1;
  wire [31:0]vSize;
  wire [30:0]zext_ln25_reg_262;
  wire \zext_ln25_reg_262[30]_i_11_n_0 ;
  wire \zext_ln25_reg_262[30]_i_12_n_0 ;
  wire \zext_ln25_reg_262[30]_i_13_n_0 ;
  wire \zext_ln25_reg_262[30]_i_14_n_0 ;
  wire \zext_ln25_reg_262[30]_i_15_n_0 ;
  wire \zext_ln25_reg_262[30]_i_16_n_0 ;
  wire \zext_ln25_reg_262[30]_i_17_n_0 ;
  wire \zext_ln25_reg_262[30]_i_18_n_0 ;
  wire \zext_ln25_reg_262[30]_i_1_n_0 ;
  wire \zext_ln25_reg_262[30]_i_20_n_0 ;
  wire \zext_ln25_reg_262[30]_i_21_n_0 ;
  wire \zext_ln25_reg_262[30]_i_22_n_0 ;
  wire \zext_ln25_reg_262[30]_i_23_n_0 ;
  wire \zext_ln25_reg_262[30]_i_24_n_0 ;
  wire \zext_ln25_reg_262[30]_i_25_n_0 ;
  wire \zext_ln25_reg_262[30]_i_26_n_0 ;
  wire \zext_ln25_reg_262[30]_i_27_n_0 ;
  wire \zext_ln25_reg_262[30]_i_28_n_0 ;
  wire \zext_ln25_reg_262[30]_i_29_n_0 ;
  wire \zext_ln25_reg_262[30]_i_30_n_0 ;
  wire \zext_ln25_reg_262[30]_i_31_n_0 ;
  wire \zext_ln25_reg_262[30]_i_32_n_0 ;
  wire \zext_ln25_reg_262[30]_i_33_n_0 ;
  wire \zext_ln25_reg_262[30]_i_34_n_0 ;
  wire \zext_ln25_reg_262[30]_i_35_n_0 ;
  wire \zext_ln25_reg_262[30]_i_36_n_0 ;
  wire \zext_ln25_reg_262[30]_i_4_n_0 ;
  wire \zext_ln25_reg_262[30]_i_5_n_0 ;
  wire \zext_ln25_reg_262[30]_i_6_n_0 ;
  wire \zext_ln25_reg_262[30]_i_7_n_0 ;
  wire \zext_ln25_reg_262[30]_i_8_n_0 ;
  wire \zext_ln25_reg_262[30]_i_9_n_0 ;
  wire \zext_ln25_reg_262_reg[30]_i_10_n_0 ;
  wire \zext_ln25_reg_262_reg[30]_i_10_n_1 ;
  wire \zext_ln25_reg_262_reg[30]_i_10_n_2 ;
  wire \zext_ln25_reg_262_reg[30]_i_10_n_3 ;
  wire \zext_ln25_reg_262_reg[30]_i_19_n_0 ;
  wire \zext_ln25_reg_262_reg[30]_i_19_n_1 ;
  wire \zext_ln25_reg_262_reg[30]_i_19_n_2 ;
  wire \zext_ln25_reg_262_reg[30]_i_19_n_3 ;
  wire \zext_ln25_reg_262_reg[30]_i_2_n_2 ;
  wire \zext_ln25_reg_262_reg[30]_i_2_n_3 ;
  wire \zext_ln25_reg_262_reg[30]_i_3_n_0 ;
  wire \zext_ln25_reg_262_reg[30]_i_3_n_1 ;
  wire \zext_ln25_reg_262_reg[30]_i_3_n_2 ;
  wire \zext_ln25_reg_262_reg[30]_i_3_n_3 ;
  wire [3:3]\NLW_add_ln26_reg_305_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_zext_ln25_reg_262_reg[30]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_zext_ln25_reg_262_reg[30]_i_19_O_UNCONNECTED ;
  wire [3:3]\NLW_zext_ln25_reg_262_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_zext_ln25_reg_262_reg[30]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_zext_ln25_reg_262_reg[30]_i_3_O_UNCONNECTED ;

  assign ap_ready = ap_done;
  assign m_axi_gmem0_ARADDR[63:2] = \^m_axi_gmem0_ARADDR [63:2];
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem0_ARID[0] = \<const0> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3:0] = \^m_axi_gmem0_ARLEN [3:0];
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_ARUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWADDR[63:2] = \^m_axi_gmem0_AWADDR [63:2];
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem0_AWID[0] = \<const0> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5] = \<const0> ;
  assign m_axi_gmem0_AWLEN[4] = \<const0> ;
  assign m_axi_gmem0_AWLEN[3:0] = \^m_axi_gmem0_AWLEN [3:0];
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWUSER[0] = \<const0> ;
  assign m_axi_gmem0_WID[0] = \<const0> ;
  assign m_axi_gmem0_WUSER[0] = \<const0> ;
  assign m_axi_gmem1_ARADDR[63:2] = \^m_axi_gmem1_ARADDR [63:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[63] = \<const0> ;
  assign m_axi_gmem1_AWADDR[62] = \<const0> ;
  assign m_axi_gmem1_AWADDR[61] = \<const0> ;
  assign m_axi_gmem1_AWADDR[60] = \<const0> ;
  assign m_axi_gmem1_AWADDR[59] = \<const0> ;
  assign m_axi_gmem1_AWADDR[58] = \<const0> ;
  assign m_axi_gmem1_AWADDR[57] = \<const0> ;
  assign m_axi_gmem1_AWADDR[56] = \<const0> ;
  assign m_axi_gmem1_AWADDR[55] = \<const0> ;
  assign m_axi_gmem1_AWADDR[54] = \<const0> ;
  assign m_axi_gmem1_AWADDR[53] = \<const0> ;
  assign m_axi_gmem1_AWADDR[52] = \<const0> ;
  assign m_axi_gmem1_AWADDR[51] = \<const0> ;
  assign m_axi_gmem1_AWADDR[50] = \<const0> ;
  assign m_axi_gmem1_AWADDR[49] = \<const0> ;
  assign m_axi_gmem1_AWADDR[48] = \<const0> ;
  assign m_axi_gmem1_AWADDR[47] = \<const0> ;
  assign m_axi_gmem1_AWADDR[46] = \<const0> ;
  assign m_axi_gmem1_AWADDR[45] = \<const0> ;
  assign m_axi_gmem1_AWADDR[44] = \<const0> ;
  assign m_axi_gmem1_AWADDR[43] = \<const0> ;
  assign m_axi_gmem1_AWADDR[42] = \<const0> ;
  assign m_axi_gmem1_AWADDR[41] = \<const0> ;
  assign m_axi_gmem1_AWADDR[40] = \<const0> ;
  assign m_axi_gmem1_AWADDR[39] = \<const0> ;
  assign m_axi_gmem1_AWADDR[38] = \<const0> ;
  assign m_axi_gmem1_AWADDR[37] = \<const0> ;
  assign m_axi_gmem1_AWADDR[36] = \<const0> ;
  assign m_axi_gmem1_AWADDR[35] = \<const0> ;
  assign m_axi_gmem1_AWADDR[34] = \<const0> ;
  assign m_axi_gmem1_AWADDR[33] = \<const0> ;
  assign m_axi_gmem1_AWADDR[32] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WUSER[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln26_reg_305[3]_i_2 
       (.I0(gmem1_addr_read_reg_300[3]),
        .I1(gmem0_addr_read_reg_295[3]),
        .O(\add_ln26_reg_305[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln26_reg_305[3]_i_3 
       (.I0(gmem1_addr_read_reg_300[2]),
        .I1(gmem0_addr_read_reg_295[2]),
        .O(\add_ln26_reg_305[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln26_reg_305[3]_i_4 
       (.I0(gmem1_addr_read_reg_300[1]),
        .I1(gmem0_addr_read_reg_295[1]),
        .O(\add_ln26_reg_305[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln26_reg_305[3]_i_5 
       (.I0(gmem1_addr_read_reg_300[0]),
        .I1(gmem0_addr_read_reg_295[0]),
        .O(\add_ln26_reg_305[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln26_reg_305[7]_i_2 
       (.I0(gmem1_addr_read_reg_300[7]),
        .I1(gmem0_addr_read_reg_295[7]),
        .O(\add_ln26_reg_305[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln26_reg_305[7]_i_3 
       (.I0(gmem1_addr_read_reg_300[6]),
        .I1(gmem0_addr_read_reg_295[6]),
        .O(\add_ln26_reg_305[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln26_reg_305[7]_i_4 
       (.I0(gmem1_addr_read_reg_300[5]),
        .I1(gmem0_addr_read_reg_295[5]),
        .O(\add_ln26_reg_305[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln26_reg_305[7]_i_5 
       (.I0(gmem1_addr_read_reg_300[4]),
        .I1(gmem0_addr_read_reg_295[4]),
        .O(\add_ln26_reg_305[7]_i_5_n_0 ));
  FDRE \add_ln26_reg_305_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln26_fu_235_p2[0]),
        .Q(add_ln26_reg_305[0]),
        .R(1'b0));
  FDRE \add_ln26_reg_305_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln26_fu_235_p2[1]),
        .Q(add_ln26_reg_305[1]),
        .R(1'b0));
  FDRE \add_ln26_reg_305_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln26_fu_235_p2[2]),
        .Q(add_ln26_reg_305[2]),
        .R(1'b0));
  FDRE \add_ln26_reg_305_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln26_fu_235_p2[3]),
        .Q(add_ln26_reg_305[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln26_reg_305_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln26_reg_305_reg[3]_i_1_n_0 ,\add_ln26_reg_305_reg[3]_i_1_n_1 ,\add_ln26_reg_305_reg[3]_i_1_n_2 ,\add_ln26_reg_305_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(gmem1_addr_read_reg_300[3:0]),
        .O(add_ln26_fu_235_p2[3:0]),
        .S({\add_ln26_reg_305[3]_i_2_n_0 ,\add_ln26_reg_305[3]_i_3_n_0 ,\add_ln26_reg_305[3]_i_4_n_0 ,\add_ln26_reg_305[3]_i_5_n_0 }));
  FDRE \add_ln26_reg_305_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln26_fu_235_p2[4]),
        .Q(add_ln26_reg_305[4]),
        .R(1'b0));
  FDRE \add_ln26_reg_305_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln26_fu_235_p2[5]),
        .Q(add_ln26_reg_305[5]),
        .R(1'b0));
  FDRE \add_ln26_reg_305_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln26_fu_235_p2[6]),
        .Q(add_ln26_reg_305[6]),
        .R(1'b0));
  FDRE \add_ln26_reg_305_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln26_fu_235_p2[7]),
        .Q(add_ln26_reg_305[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln26_reg_305_reg[7]_i_1 
       (.CI(\add_ln26_reg_305_reg[3]_i_1_n_0 ),
        .CO({\NLW_add_ln26_reg_305_reg[7]_i_1_CO_UNCONNECTED [3],\add_ln26_reg_305_reg[7]_i_1_n_1 ,\add_ln26_reg_305_reg[7]_i_1_n_2 ,\add_ln26_reg_305_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,gmem1_addr_read_reg_300[6:4]}),
        .O(add_ln26_fu_235_p2[7:4]),
        .S({\add_ln26_reg_305[7]_i_2_n_0 ,\add_ln26_reg_305[7]_i_3_n_0 ,\add_ln26_reg_305[7]_i_4_n_0 ,\add_ln26_reg_305[7]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h00BF)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_done),
        .I1(ap_CS_fsm_state1),
        .I2(ap_start),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_done),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem0_m_axi_U_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/ap_enable_reg_pp0_iter13_reg_srl2___ap_enable_reg_pp0_iter3_reg_r" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter13_reg_srl2___ap_enable_reg_pp0_iter3_reg_r
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter13_reg_srl2___ap_enable_reg_pp0_iter3_reg_r_n_0));
  FDRE ap_enable_reg_pp0_iter14_reg_ap_enable_reg_pp0_iter4_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter13_reg_srl2___ap_enable_reg_pp0_iter3_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter14_reg_ap_enable_reg_pp0_iter4_reg_r_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter14_reg_gate
       (.I0(ap_enable_reg_pp0_iter14_reg_ap_enable_reg_pp0_iter4_reg_r_n_0),
        .I1(ap_enable_reg_pp0_iter4_reg_r_n_0),
        .O(ap_enable_reg_pp0_iter14_reg_gate_n_0));
  FDRE ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter14_reg_gate_n_0),
        .Q(ap_enable_reg_pp0_iter15),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter16_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem0_m_axi_U_n_4),
        .Q(ap_enable_reg_pp0_iter16_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem0_m_axi_U_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter2_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(1'b1),
        .Q(ap_enable_reg_pp0_iter2_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter3_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter3_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter4_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter4_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter5_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter5_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter6_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter6_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter7_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter7_reg_r_n_0),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/ap_enable_reg_pp0_iter7_reg_srl6___ap_enable_reg_pp0_iter7_reg_r" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter7_reg_srl6___ap_enable_reg_pp0_iter7_reg_r
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter1_reg_n_0),
        .Q(ap_enable_reg_pp0_iter7_reg_srl6___ap_enable_reg_pp0_iter7_reg_r_n_0));
  FDRE ap_enable_reg_pp0_iter8_reg_ap_enable_reg_pp0_iter8_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7_reg_srl6___ap_enable_reg_pp0_iter7_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter8_reg_ap_enable_reg_pp0_iter8_reg_r_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter8_reg_gate
       (.I0(ap_enable_reg_pp0_iter8_reg_ap_enable_reg_pp0_iter8_reg_r_n_0),
        .I1(ap_enable_reg_pp0_iter8_reg_r_n_0),
        .O(ap_enable_reg_pp0_iter8_reg_gate_n_0));
  FDRE ap_enable_reg_pp0_iter8_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter8_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8_reg_gate_n_0),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_idle_INST_0
       (.I0(ap_CS_fsm_state1),
        .I1(ap_start),
        .O(ap_idle));
  bd_0_hls_inst_0_kernel_control_s_axi control_s_axi_U
       (.D(in2),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\int_in1_reg[63]_0 (in1),
        .\int_out_r_reg[63]_0 (out_r),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  FDRE \first_iter_0_reg_145_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem0_m_axi_U_n_1),
        .Q(first_iter_0_reg_145),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[0]),
        .Q(gmem0_addr_1_reg_269[0]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[10]),
        .Q(gmem0_addr_1_reg_269[10]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[11]),
        .Q(gmem0_addr_1_reg_269[11]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[12]),
        .Q(gmem0_addr_1_reg_269[12]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[13]),
        .Q(gmem0_addr_1_reg_269[13]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[14]),
        .Q(gmem0_addr_1_reg_269[14]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[15]),
        .Q(gmem0_addr_1_reg_269[15]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[16]),
        .Q(gmem0_addr_1_reg_269[16]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[17]),
        .Q(gmem0_addr_1_reg_269[17]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[18]),
        .Q(gmem0_addr_1_reg_269[18]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[19]),
        .Q(gmem0_addr_1_reg_269[19]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[1]),
        .Q(gmem0_addr_1_reg_269[1]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[20]),
        .Q(gmem0_addr_1_reg_269[20]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[21]),
        .Q(gmem0_addr_1_reg_269[21]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[22]),
        .Q(gmem0_addr_1_reg_269[22]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[23]),
        .Q(gmem0_addr_1_reg_269[23]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[24]),
        .Q(gmem0_addr_1_reg_269[24]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[25]),
        .Q(gmem0_addr_1_reg_269[25]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[26]),
        .Q(gmem0_addr_1_reg_269[26]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[27]),
        .Q(gmem0_addr_1_reg_269[27]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[28]),
        .Q(gmem0_addr_1_reg_269[28]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[29]),
        .Q(gmem0_addr_1_reg_269[29]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[2]),
        .Q(gmem0_addr_1_reg_269[2]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[30]),
        .Q(gmem0_addr_1_reg_269[30]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[31]),
        .Q(gmem0_addr_1_reg_269[31]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[32]),
        .Q(gmem0_addr_1_reg_269[32]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[33]),
        .Q(gmem0_addr_1_reg_269[33]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[34]),
        .Q(gmem0_addr_1_reg_269[34]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[35]),
        .Q(gmem0_addr_1_reg_269[35]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[36]),
        .Q(gmem0_addr_1_reg_269[36]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[37]),
        .Q(gmem0_addr_1_reg_269[37]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[38]),
        .Q(gmem0_addr_1_reg_269[38]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[39]),
        .Q(gmem0_addr_1_reg_269[39]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[3]),
        .Q(gmem0_addr_1_reg_269[3]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[40]),
        .Q(gmem0_addr_1_reg_269[40]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[41]),
        .Q(gmem0_addr_1_reg_269[41]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[42]),
        .Q(gmem0_addr_1_reg_269[42]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[43]),
        .Q(gmem0_addr_1_reg_269[43]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[44]),
        .Q(gmem0_addr_1_reg_269[44]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[45]),
        .Q(gmem0_addr_1_reg_269[45]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[46]),
        .Q(gmem0_addr_1_reg_269[46]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[47]),
        .Q(gmem0_addr_1_reg_269[47]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[48]),
        .Q(gmem0_addr_1_reg_269[48]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[49]),
        .Q(gmem0_addr_1_reg_269[49]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[4]),
        .Q(gmem0_addr_1_reg_269[4]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[50]),
        .Q(gmem0_addr_1_reg_269[50]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[51]),
        .Q(gmem0_addr_1_reg_269[51]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[52]),
        .Q(gmem0_addr_1_reg_269[52]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[53]),
        .Q(gmem0_addr_1_reg_269[53]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[54]),
        .Q(gmem0_addr_1_reg_269[54]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[55]),
        .Q(gmem0_addr_1_reg_269[55]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[56]),
        .Q(gmem0_addr_1_reg_269[56]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[57]),
        .Q(gmem0_addr_1_reg_269[57]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[58]),
        .Q(gmem0_addr_1_reg_269[58]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[59]),
        .Q(gmem0_addr_1_reg_269[59]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[5]),
        .Q(gmem0_addr_1_reg_269[5]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[60]),
        .Q(gmem0_addr_1_reg_269[60]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[61]),
        .Q(gmem0_addr_1_reg_269[61]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[62]),
        .Q(gmem0_addr_1_reg_269[62]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[63]),
        .Q(gmem0_addr_1_reg_269[63]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[6]),
        .Q(gmem0_addr_1_reg_269[6]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[7]),
        .Q(gmem0_addr_1_reg_269[7]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[8]),
        .Q(gmem0_addr_1_reg_269[8]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_269_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[9]),
        .Q(gmem0_addr_1_reg_269[9]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_295_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(gmem0_RDATA[0]),
        .Q(gmem0_addr_read_reg_295[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_295_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(gmem0_RDATA[1]),
        .Q(gmem0_addr_read_reg_295[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_295_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(gmem0_RDATA[2]),
        .Q(gmem0_addr_read_reg_295[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_295_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(gmem0_RDATA[3]),
        .Q(gmem0_addr_read_reg_295[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_295_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(gmem0_RDATA[4]),
        .Q(gmem0_addr_read_reg_295[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_295_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(gmem0_RDATA[5]),
        .Q(gmem0_addr_read_reg_295[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_295_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(gmem0_RDATA[6]),
        .Q(gmem0_addr_read_reg_295[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_295_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(gmem0_RDATA[7]),
        .Q(gmem0_addr_read_reg_295[7]),
        .R(1'b0));
  bd_0_hls_inst_0_kernel_gmem0_m_axi gmem0_m_axi_U
       (.D(ap_NS_fsm[2:1]),
        .E(i_fu_800),
        .I_RDATA(gmem0_RDATA),
        .Q({ap_CS_fsm_pp0_stage0,ap_CS_fsm_state1}),
        .WLAST(m_axi_gmem0_WLAST),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(gmem0_m_axi_U_n_2),
        .ap_enable_reg_pp0_iter0_reg_0(gmem0_m_axi_U_n_7),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter15_reg(gmem0_m_axi_U_n_4),
        .ap_enable_reg_pp0_iter1_reg(gmem0_m_axi_U_n_1),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\could_multi_bursts.burst_valid_reg (m_axi_gmem0_ARVALID),
        .\data_p2_reg[32] ({m_axi_gmem0_RLAST,m_axi_gmem0_RDATA}),
        .\dout_reg[63] (in1_read_reg_257),
        .dout_vld_reg(ap_enable_reg_pp0_iter16_reg_n_0),
        .first_iter_0_reg_145(first_iter_0_reg_145),
        .\first_iter_0_reg_145_reg[0] (ap_enable_reg_pp0_iter1_reg_n_0),
        .gmem1_ARREADY(gmem1_ARREADY),
        .gmem1_RVALID(gmem1_RVALID),
        .\i_fu_80_reg[30] (trunc_ln25_fu_209_p1[30:1]),
        .\i_fu_80_reg[30]_0 (i_fu_80),
        .icmp_ln25_1_reg_275(icmp_ln25_1_reg_275),
        .\icmp_ln25_1_reg_275_reg[0] (gmem0_m_axi_U_n_43),
        .icmp_ln25_2_reg_279(icmp_ln25_2_reg_279),
        .icmp_ln25_2_reg_279_pp0_iter15_reg(icmp_ln25_2_reg_279_pp0_iter15_reg),
        .icmp_ln25_2_reg_279_pp0_iter1_reg(icmp_ln25_2_reg_279_pp0_iter1_reg),
        .\icmp_ln25_2_reg_279_reg[0] (gmem0_m_axi_U_n_41),
        .\icmp_ln25_2_reg_279_reg[0]_0 (gmem0_m_axi_U_n_42),
        .in({zext_ln25_reg_262,gmem0_addr_1_reg_269}),
        .m_axi_gmem0_ARADDR(\^m_axi_gmem0_ARADDR ),
        .m_axi_gmem0_ARLEN(\^m_axi_gmem0_ARLEN ),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_AWADDR(\^m_axi_gmem0_AWADDR ),
        .m_axi_gmem0_AWLEN(\^m_axi_gmem0_AWLEN ),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .m_axi_gmem0_WDATA(m_axi_gmem0_WDATA),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WSTRB(m_axi_gmem0_WSTRB),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .mem_reg(add_ln26_reg_305),
        .push(\load_unit/fifo_rreq/push ),
        .s_ready_t_reg(m_axi_gmem0_BREADY),
        .s_ready_t_reg_0(m_axi_gmem0_RREADY),
        .vSize(vSize));
  FDRE \gmem1_addr_read_reg_300_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(gmem1_RDATA[0]),
        .Q(gmem1_addr_read_reg_300[0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_300_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(gmem1_RDATA[1]),
        .Q(gmem1_addr_read_reg_300[1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_300_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(gmem1_RDATA[2]),
        .Q(gmem1_addr_read_reg_300[2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_300_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(gmem1_RDATA[3]),
        .Q(gmem1_addr_read_reg_300[3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_300_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(gmem1_RDATA[4]),
        .Q(gmem1_addr_read_reg_300[4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_300_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(gmem1_RDATA[5]),
        .Q(gmem1_addr_read_reg_300[5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_300_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(gmem1_RDATA[6]),
        .Q(gmem1_addr_read_reg_300[6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_300_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(gmem1_RDATA[7]),
        .Q(gmem1_addr_read_reg_300[7]),
        .R(1'b0));
  bd_0_hls_inst_0_kernel_gmem1_m_axi gmem1_m_axi_U
       (.D({m_axi_gmem1_RLAST,m_axi_gmem1_RDATA}),
        .Q(gmem1_RDATA),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (m_axi_gmem1_ARVALID),
        .gmem1_ARREADY(gmem1_ARREADY),
        .gmem1_RVALID(gmem1_RVALID),
        .in({zext_ln25_reg_262,in2_read_reg_252}),
        .m_axi_gmem1_ARADDR(\^m_axi_gmem1_ARADDR ),
        .m_axi_gmem1_ARLEN(\^m_axi_gmem1_ARLEN ),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .push(\load_unit/fifo_rreq/push ),
        .s_ready_t_reg(m_axi_gmem1_RREADY));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_80[0]_i_1 
       (.I0(i_fu_80[0]),
        .O(trunc_ln25_fu_209_p1[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_80[30]_i_1 
       (.I0(ap_CS_fsm_state1),
        .I1(ap_start),
        .O(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[0]),
        .Q(i_fu_80[0]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[10]),
        .Q(i_fu_80[10]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[11]),
        .Q(i_fu_80[11]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[12]),
        .Q(i_fu_80[12]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[13]),
        .Q(i_fu_80[13]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[14]),
        .Q(i_fu_80[14]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[15]),
        .Q(i_fu_80[15]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[16]),
        .Q(i_fu_80[16]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[17]),
        .Q(i_fu_80[17]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[18]),
        .Q(i_fu_80[18]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[19]),
        .Q(i_fu_80[19]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[1]),
        .Q(i_fu_80[1]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[20]),
        .Q(i_fu_80[20]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[21]),
        .Q(i_fu_80[21]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[22]),
        .Q(i_fu_80[22]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[23]),
        .Q(i_fu_80[23]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[24]),
        .Q(i_fu_80[24]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[25]),
        .Q(i_fu_80[25]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[26]),
        .Q(i_fu_80[26]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[27]),
        .Q(i_fu_80[27]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[28]),
        .Q(i_fu_80[28]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[29]),
        .Q(i_fu_80[29]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[2]),
        .Q(i_fu_80[2]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[30]),
        .Q(i_fu_80[30]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[3]),
        .Q(i_fu_80[3]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[4]),
        .Q(i_fu_80[4]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[5]),
        .Q(i_fu_80[5]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[6]),
        .Q(i_fu_80[6]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[7]),
        .Q(i_fu_80[7]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[8]),
        .Q(i_fu_80[8]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_80_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_800),
        .D(trunc_ln25_fu_209_p1[9]),
        .Q(i_fu_80[9]),
        .R(ap_NS_fsm1));
  FDRE \icmp_ln25_1_reg_275_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem0_m_axi_U_n_43),
        .Q(icmp_ln25_1_reg_275),
        .R(1'b0));
  (* srl_bus_name = "inst/\\icmp_ln25_2_reg_279_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\icmp_ln25_2_reg_279_pp0_iter14_reg_reg[0]_srl13 " *) 
  SRL16E \icmp_ln25_2_reg_279_pp0_iter14_reg_reg[0]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln25_2_reg_279_pp0_iter1_reg),
        .Q(\icmp_ln25_2_reg_279_pp0_iter14_reg_reg[0]_srl13_n_0 ));
  FDRE \icmp_ln25_2_reg_279_pp0_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln25_2_reg_279_pp0_iter14_reg_reg[0]_srl13_n_0 ),
        .Q(icmp_ln25_2_reg_279_pp0_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln25_2_reg_279_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem0_m_axi_U_n_41),
        .Q(icmp_ln25_2_reg_279_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln25_2_reg_279_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem0_m_axi_U_n_42),
        .Q(icmp_ln25_2_reg_279),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[0]),
        .Q(in1_read_reg_257[0]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[10]),
        .Q(in1_read_reg_257[10]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[11]),
        .Q(in1_read_reg_257[11]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[12]),
        .Q(in1_read_reg_257[12]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[13]),
        .Q(in1_read_reg_257[13]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[14]),
        .Q(in1_read_reg_257[14]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[15]),
        .Q(in1_read_reg_257[15]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[16]),
        .Q(in1_read_reg_257[16]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[17]),
        .Q(in1_read_reg_257[17]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[18]),
        .Q(in1_read_reg_257[18]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[19]),
        .Q(in1_read_reg_257[19]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[1]),
        .Q(in1_read_reg_257[1]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[20]),
        .Q(in1_read_reg_257[20]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[21]),
        .Q(in1_read_reg_257[21]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[22]),
        .Q(in1_read_reg_257[22]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[23]),
        .Q(in1_read_reg_257[23]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[24]),
        .Q(in1_read_reg_257[24]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[25]),
        .Q(in1_read_reg_257[25]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[26]),
        .Q(in1_read_reg_257[26]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[27]),
        .Q(in1_read_reg_257[27]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[28]),
        .Q(in1_read_reg_257[28]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[29]),
        .Q(in1_read_reg_257[29]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[2]),
        .Q(in1_read_reg_257[2]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[30]),
        .Q(in1_read_reg_257[30]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[31]),
        .Q(in1_read_reg_257[31]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[32]),
        .Q(in1_read_reg_257[32]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[33]),
        .Q(in1_read_reg_257[33]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[34]),
        .Q(in1_read_reg_257[34]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[35]),
        .Q(in1_read_reg_257[35]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[36]),
        .Q(in1_read_reg_257[36]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[37]),
        .Q(in1_read_reg_257[37]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[38]),
        .Q(in1_read_reg_257[38]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[39]),
        .Q(in1_read_reg_257[39]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[3]),
        .Q(in1_read_reg_257[3]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[40]),
        .Q(in1_read_reg_257[40]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[41]),
        .Q(in1_read_reg_257[41]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[42]),
        .Q(in1_read_reg_257[42]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[43]),
        .Q(in1_read_reg_257[43]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[44]),
        .Q(in1_read_reg_257[44]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[45]),
        .Q(in1_read_reg_257[45]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[46]),
        .Q(in1_read_reg_257[46]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[47]),
        .Q(in1_read_reg_257[47]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[48]),
        .Q(in1_read_reg_257[48]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[49]),
        .Q(in1_read_reg_257[49]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[4]),
        .Q(in1_read_reg_257[4]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[50]),
        .Q(in1_read_reg_257[50]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[51]),
        .Q(in1_read_reg_257[51]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[52]),
        .Q(in1_read_reg_257[52]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[53]),
        .Q(in1_read_reg_257[53]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[54]),
        .Q(in1_read_reg_257[54]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[55]),
        .Q(in1_read_reg_257[55]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[56]),
        .Q(in1_read_reg_257[56]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[57]),
        .Q(in1_read_reg_257[57]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[58]),
        .Q(in1_read_reg_257[58]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[59]),
        .Q(in1_read_reg_257[59]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[5]),
        .Q(in1_read_reg_257[5]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[60]),
        .Q(in1_read_reg_257[60]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[61]),
        .Q(in1_read_reg_257[61]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[62]),
        .Q(in1_read_reg_257[62]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[63]),
        .Q(in1_read_reg_257[63]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[6]),
        .Q(in1_read_reg_257[6]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[7]),
        .Q(in1_read_reg_257[7]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[8]),
        .Q(in1_read_reg_257[8]),
        .R(1'b0));
  FDRE \in1_read_reg_257_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in1[9]),
        .Q(in1_read_reg_257[9]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[0]),
        .Q(in2_read_reg_252[0]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[10]),
        .Q(in2_read_reg_252[10]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[11]),
        .Q(in2_read_reg_252[11]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[12]),
        .Q(in2_read_reg_252[12]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[13]),
        .Q(in2_read_reg_252[13]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[14]),
        .Q(in2_read_reg_252[14]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[15]),
        .Q(in2_read_reg_252[15]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[16]),
        .Q(in2_read_reg_252[16]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[17]),
        .Q(in2_read_reg_252[17]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[18]),
        .Q(in2_read_reg_252[18]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[19]),
        .Q(in2_read_reg_252[19]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[1]),
        .Q(in2_read_reg_252[1]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[20]),
        .Q(in2_read_reg_252[20]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[21]),
        .Q(in2_read_reg_252[21]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[22]),
        .Q(in2_read_reg_252[22]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[23]),
        .Q(in2_read_reg_252[23]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[24]),
        .Q(in2_read_reg_252[24]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[25]),
        .Q(in2_read_reg_252[25]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[26]),
        .Q(in2_read_reg_252[26]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[27]),
        .Q(in2_read_reg_252[27]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[28]),
        .Q(in2_read_reg_252[28]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[29]),
        .Q(in2_read_reg_252[29]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[2]),
        .Q(in2_read_reg_252[2]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[30]),
        .Q(in2_read_reg_252[30]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[31]),
        .Q(in2_read_reg_252[31]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[32]),
        .Q(in2_read_reg_252[32]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[33]),
        .Q(in2_read_reg_252[33]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[34]),
        .Q(in2_read_reg_252[34]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[35]),
        .Q(in2_read_reg_252[35]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[36]),
        .Q(in2_read_reg_252[36]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[37]),
        .Q(in2_read_reg_252[37]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[38]),
        .Q(in2_read_reg_252[38]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[39]),
        .Q(in2_read_reg_252[39]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[3]),
        .Q(in2_read_reg_252[3]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[40]),
        .Q(in2_read_reg_252[40]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[41]),
        .Q(in2_read_reg_252[41]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[42]),
        .Q(in2_read_reg_252[42]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[43]),
        .Q(in2_read_reg_252[43]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[44]),
        .Q(in2_read_reg_252[44]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[45]),
        .Q(in2_read_reg_252[45]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[46]),
        .Q(in2_read_reg_252[46]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[47]),
        .Q(in2_read_reg_252[47]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[48]),
        .Q(in2_read_reg_252[48]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[49]),
        .Q(in2_read_reg_252[49]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[4]),
        .Q(in2_read_reg_252[4]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[50]),
        .Q(in2_read_reg_252[50]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[51]),
        .Q(in2_read_reg_252[51]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[52]),
        .Q(in2_read_reg_252[52]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[53]),
        .Q(in2_read_reg_252[53]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[54]),
        .Q(in2_read_reg_252[54]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[55]),
        .Q(in2_read_reg_252[55]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[56]),
        .Q(in2_read_reg_252[56]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[57]),
        .Q(in2_read_reg_252[57]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[58]),
        .Q(in2_read_reg_252[58]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[59]),
        .Q(in2_read_reg_252[59]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[5]),
        .Q(in2_read_reg_252[5]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[60]),
        .Q(in2_read_reg_252[60]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[61]),
        .Q(in2_read_reg_252[61]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[62]),
        .Q(in2_read_reg_252[62]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[63]),
        .Q(in2_read_reg_252[63]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[6]),
        .Q(in2_read_reg_252[6]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[7]),
        .Q(in2_read_reg_252[7]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[8]),
        .Q(in2_read_reg_252[8]),
        .R(1'b0));
  FDRE \in2_read_reg_252_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in2[9]),
        .Q(in2_read_reg_252[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln25_reg_262[30]_i_1 
       (.I0(ap_CS_fsm_state1),
        .I1(p_0_in),
        .O(\zext_ln25_reg_262[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln25_reg_262[30]_i_11 
       (.I0(vSize[24]),
        .I1(vSize[25]),
        .O(\zext_ln25_reg_262[30]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln25_reg_262[30]_i_12 
       (.I0(vSize[22]),
        .I1(vSize[23]),
        .O(\zext_ln25_reg_262[30]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln25_reg_262[30]_i_13 
       (.I0(vSize[20]),
        .I1(vSize[21]),
        .O(\zext_ln25_reg_262[30]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln25_reg_262[30]_i_14 
       (.I0(vSize[18]),
        .I1(vSize[19]),
        .O(\zext_ln25_reg_262[30]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln25_reg_262[30]_i_15 
       (.I0(vSize[25]),
        .I1(vSize[24]),
        .O(\zext_ln25_reg_262[30]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln25_reg_262[30]_i_16 
       (.I0(vSize[23]),
        .I1(vSize[22]),
        .O(\zext_ln25_reg_262[30]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln25_reg_262[30]_i_17 
       (.I0(vSize[21]),
        .I1(vSize[20]),
        .O(\zext_ln25_reg_262[30]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln25_reg_262[30]_i_18 
       (.I0(vSize[19]),
        .I1(vSize[18]),
        .O(\zext_ln25_reg_262[30]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln25_reg_262[30]_i_20 
       (.I0(vSize[16]),
        .I1(vSize[17]),
        .O(\zext_ln25_reg_262[30]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln25_reg_262[30]_i_21 
       (.I0(vSize[14]),
        .I1(vSize[15]),
        .O(\zext_ln25_reg_262[30]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln25_reg_262[30]_i_22 
       (.I0(vSize[12]),
        .I1(vSize[13]),
        .O(\zext_ln25_reg_262[30]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln25_reg_262[30]_i_23 
       (.I0(vSize[10]),
        .I1(vSize[11]),
        .O(\zext_ln25_reg_262[30]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln25_reg_262[30]_i_24 
       (.I0(vSize[17]),
        .I1(vSize[16]),
        .O(\zext_ln25_reg_262[30]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln25_reg_262[30]_i_25 
       (.I0(vSize[15]),
        .I1(vSize[14]),
        .O(\zext_ln25_reg_262[30]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln25_reg_262[30]_i_26 
       (.I0(vSize[13]),
        .I1(vSize[12]),
        .O(\zext_ln25_reg_262[30]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln25_reg_262[30]_i_27 
       (.I0(vSize[11]),
        .I1(vSize[10]),
        .O(\zext_ln25_reg_262[30]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln25_reg_262[30]_i_28 
       (.I0(vSize[1]),
        .I1(vSize[0]),
        .O(\zext_ln25_reg_262[30]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln25_reg_262[30]_i_29 
       (.I0(vSize[8]),
        .I1(vSize[9]),
        .O(\zext_ln25_reg_262[30]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln25_reg_262[30]_i_30 
       (.I0(vSize[6]),
        .I1(vSize[7]),
        .O(\zext_ln25_reg_262[30]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln25_reg_262[30]_i_31 
       (.I0(vSize[4]),
        .I1(vSize[5]),
        .O(\zext_ln25_reg_262[30]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln25_reg_262[30]_i_32 
       (.I0(vSize[2]),
        .I1(vSize[3]),
        .O(\zext_ln25_reg_262[30]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln25_reg_262[30]_i_33 
       (.I0(vSize[9]),
        .I1(vSize[8]),
        .O(\zext_ln25_reg_262[30]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln25_reg_262[30]_i_34 
       (.I0(vSize[7]),
        .I1(vSize[6]),
        .O(\zext_ln25_reg_262[30]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln25_reg_262[30]_i_35 
       (.I0(vSize[5]),
        .I1(vSize[4]),
        .O(\zext_ln25_reg_262[30]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln25_reg_262[30]_i_36 
       (.I0(vSize[3]),
        .I1(vSize[2]),
        .O(\zext_ln25_reg_262[30]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln25_reg_262[30]_i_4 
       (.I0(vSize[30]),
        .I1(vSize[31]),
        .O(\zext_ln25_reg_262[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln25_reg_262[30]_i_5 
       (.I0(vSize[28]),
        .I1(vSize[29]),
        .O(\zext_ln25_reg_262[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln25_reg_262[30]_i_6 
       (.I0(vSize[26]),
        .I1(vSize[27]),
        .O(\zext_ln25_reg_262[30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln25_reg_262[30]_i_7 
       (.I0(vSize[31]),
        .I1(vSize[30]),
        .O(\zext_ln25_reg_262[30]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln25_reg_262[30]_i_8 
       (.I0(vSize[29]),
        .I1(vSize[28]),
        .O(\zext_ln25_reg_262[30]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln25_reg_262[30]_i_9 
       (.I0(vSize[27]),
        .I1(vSize[26]),
        .O(\zext_ln25_reg_262[30]_i_9_n_0 ));
  FDRE \zext_ln25_reg_262_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[0]),
        .Q(zext_ln25_reg_262[0]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[10]),
        .Q(zext_ln25_reg_262[10]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[11]),
        .Q(zext_ln25_reg_262[11]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[12]),
        .Q(zext_ln25_reg_262[12]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[13]),
        .Q(zext_ln25_reg_262[13]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[14]),
        .Q(zext_ln25_reg_262[14]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[15]),
        .Q(zext_ln25_reg_262[15]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[16]),
        .Q(zext_ln25_reg_262[16]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[17]),
        .Q(zext_ln25_reg_262[17]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[18]),
        .Q(zext_ln25_reg_262[18]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[19]),
        .Q(zext_ln25_reg_262[19]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[1]),
        .Q(zext_ln25_reg_262[1]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[20]),
        .Q(zext_ln25_reg_262[20]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[21]),
        .Q(zext_ln25_reg_262[21]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[22]),
        .Q(zext_ln25_reg_262[22]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[23]),
        .Q(zext_ln25_reg_262[23]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[24]),
        .Q(zext_ln25_reg_262[24]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[25]),
        .Q(zext_ln25_reg_262[25]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[26]),
        .Q(zext_ln25_reg_262[26]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[27]),
        .Q(zext_ln25_reg_262[27]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[28]),
        .Q(zext_ln25_reg_262[28]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[29]),
        .Q(zext_ln25_reg_262[29]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[2]),
        .Q(zext_ln25_reg_262[2]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[30]),
        .Q(zext_ln25_reg_262[30]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \zext_ln25_reg_262_reg[30]_i_10 
       (.CI(\zext_ln25_reg_262_reg[30]_i_19_n_0 ),
        .CO({\zext_ln25_reg_262_reg[30]_i_10_n_0 ,\zext_ln25_reg_262_reg[30]_i_10_n_1 ,\zext_ln25_reg_262_reg[30]_i_10_n_2 ,\zext_ln25_reg_262_reg[30]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\zext_ln25_reg_262[30]_i_20_n_0 ,\zext_ln25_reg_262[30]_i_21_n_0 ,\zext_ln25_reg_262[30]_i_22_n_0 ,\zext_ln25_reg_262[30]_i_23_n_0 }),
        .O(\NLW_zext_ln25_reg_262_reg[30]_i_10_O_UNCONNECTED [3:0]),
        .S({\zext_ln25_reg_262[30]_i_24_n_0 ,\zext_ln25_reg_262[30]_i_25_n_0 ,\zext_ln25_reg_262[30]_i_26_n_0 ,\zext_ln25_reg_262[30]_i_27_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \zext_ln25_reg_262_reg[30]_i_19 
       (.CI(1'b0),
        .CO({\zext_ln25_reg_262_reg[30]_i_19_n_0 ,\zext_ln25_reg_262_reg[30]_i_19_n_1 ,\zext_ln25_reg_262_reg[30]_i_19_n_2 ,\zext_ln25_reg_262_reg[30]_i_19_n_3 }),
        .CYINIT(\zext_ln25_reg_262[30]_i_28_n_0 ),
        .DI({\zext_ln25_reg_262[30]_i_29_n_0 ,\zext_ln25_reg_262[30]_i_30_n_0 ,\zext_ln25_reg_262[30]_i_31_n_0 ,\zext_ln25_reg_262[30]_i_32_n_0 }),
        .O(\NLW_zext_ln25_reg_262_reg[30]_i_19_O_UNCONNECTED [3:0]),
        .S({\zext_ln25_reg_262[30]_i_33_n_0 ,\zext_ln25_reg_262[30]_i_34_n_0 ,\zext_ln25_reg_262[30]_i_35_n_0 ,\zext_ln25_reg_262[30]_i_36_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \zext_ln25_reg_262_reg[30]_i_2 
       (.CI(\zext_ln25_reg_262_reg[30]_i_3_n_0 ),
        .CO({\NLW_zext_ln25_reg_262_reg[30]_i_2_CO_UNCONNECTED [3],p_0_in,\zext_ln25_reg_262_reg[30]_i_2_n_2 ,\zext_ln25_reg_262_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\zext_ln25_reg_262[30]_i_4_n_0 ,\zext_ln25_reg_262[30]_i_5_n_0 ,\zext_ln25_reg_262[30]_i_6_n_0 }),
        .O(\NLW_zext_ln25_reg_262_reg[30]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\zext_ln25_reg_262[30]_i_7_n_0 ,\zext_ln25_reg_262[30]_i_8_n_0 ,\zext_ln25_reg_262[30]_i_9_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \zext_ln25_reg_262_reg[30]_i_3 
       (.CI(\zext_ln25_reg_262_reg[30]_i_10_n_0 ),
        .CO({\zext_ln25_reg_262_reg[30]_i_3_n_0 ,\zext_ln25_reg_262_reg[30]_i_3_n_1 ,\zext_ln25_reg_262_reg[30]_i_3_n_2 ,\zext_ln25_reg_262_reg[30]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\zext_ln25_reg_262[30]_i_11_n_0 ,\zext_ln25_reg_262[30]_i_12_n_0 ,\zext_ln25_reg_262[30]_i_13_n_0 ,\zext_ln25_reg_262[30]_i_14_n_0 }),
        .O(\NLW_zext_ln25_reg_262_reg[30]_i_3_O_UNCONNECTED [3:0]),
        .S({\zext_ln25_reg_262[30]_i_15_n_0 ,\zext_ln25_reg_262[30]_i_16_n_0 ,\zext_ln25_reg_262[30]_i_17_n_0 ,\zext_ln25_reg_262[30]_i_18_n_0 }));
  FDRE \zext_ln25_reg_262_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[3]),
        .Q(zext_ln25_reg_262[3]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[4]),
        .Q(zext_ln25_reg_262[4]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[5]),
        .Q(zext_ln25_reg_262[5]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[6]),
        .Q(zext_ln25_reg_262[6]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[7]),
        .Q(zext_ln25_reg_262[7]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[8]),
        .Q(zext_ln25_reg_262[8]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
  FDRE \zext_ln25_reg_262_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(vSize[9]),
        .Q(zext_ln25_reg_262[9]),
        .R(\zext_ln25_reg_262[30]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "kernel_control_s_axi" *) 
module bd_0_hls_inst_0_kernel_control_s_axi
   (D,
    \int_out_r_reg[63]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    \int_in1_reg[63]_0 ,
    s_axi_control_RDATA,
    s_axi_control_ARADDR,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_ARVALID,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    s_axi_control_RREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB);
  output [63:0]D;
  output [63:0]\int_out_r_reg[63]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [63:0]\int_in1_reg[63]_0 ;
  output [31:0]s_axi_control_RDATA;
  input [5:0]s_axi_control_ARADDR;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_RREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;

  wire [63:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \int_in1[31]_i_1_n_0 ;
  wire \int_in1[31]_i_3_n_0 ;
  wire [31:0]int_in1_reg0;
  wire [31:0]int_in1_reg06_out;
  wire [63:0]\int_in1_reg[63]_0 ;
  wire \int_in2[31]_i_1_n_0 ;
  wire \int_in2[63]_i_1_n_0 ;
  wire [31:0]int_in2_reg0;
  wire [31:0]int_in2_reg03_out;
  wire \int_out_r[31]_i_1_n_0 ;
  wire \int_out_r[63]_i_1_n_0 ;
  wire [31:0]int_out_r_reg0;
  wire [31:0]int_out_r_reg01_out;
  wire [63:0]\int_out_r_reg[63]_0 ;
  wire p_0_in;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_2_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC0FFD1D1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_AWVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in1_reg[63]_0 [0]),
        .O(int_in1_reg06_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_in1_reg[63]_0 [10]),
        .O(int_in1_reg06_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_in1_reg[63]_0 [11]),
        .O(int_in1_reg06_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_in1_reg[63]_0 [12]),
        .O(int_in1_reg06_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_in1_reg[63]_0 [13]),
        .O(int_in1_reg06_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_in1_reg[63]_0 [14]),
        .O(int_in1_reg06_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_in1_reg[63]_0 [15]),
        .O(int_in1_reg06_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_in1_reg[63]_0 [16]),
        .O(int_in1_reg06_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_in1_reg[63]_0 [17]),
        .O(int_in1_reg06_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_in1_reg[63]_0 [18]),
        .O(int_in1_reg06_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_in1_reg[63]_0 [19]),
        .O(int_in1_reg06_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in1_reg[63]_0 [1]),
        .O(int_in1_reg06_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_in1_reg[63]_0 [20]),
        .O(int_in1_reg06_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_in1_reg[63]_0 [21]),
        .O(int_in1_reg06_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_in1_reg[63]_0 [22]),
        .O(int_in1_reg06_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_in1_reg[63]_0 [23]),
        .O(int_in1_reg06_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_in1_reg[63]_0 [24]),
        .O(int_in1_reg06_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_in1_reg[63]_0 [25]),
        .O(int_in1_reg06_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_in1_reg[63]_0 [26]),
        .O(int_in1_reg06_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_in1_reg[63]_0 [27]),
        .O(int_in1_reg06_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_in1_reg[63]_0 [28]),
        .O(int_in1_reg06_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_in1_reg[63]_0 [29]),
        .O(int_in1_reg06_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in1_reg[63]_0 [2]),
        .O(int_in1_reg06_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_in1_reg[63]_0 [30]),
        .O(int_in1_reg06_out[30]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \int_in1[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_in1[31]_i_3_n_0 ),
        .O(\int_in1[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_in1_reg[63]_0 [31]),
        .O(int_in1_reg06_out[31]));
  LUT4 #(
    .INIT(16'h1000)) 
    \int_in1[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\int_in1[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in1_reg[63]_0 [32]),
        .O(int_in1_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in1_reg[63]_0 [33]),
        .O(int_in1_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in1_reg[63]_0 [34]),
        .O(int_in1_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in1_reg[63]_0 [35]),
        .O(int_in1_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in1_reg[63]_0 [36]),
        .O(int_in1_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in1_reg[63]_0 [37]),
        .O(int_in1_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in1_reg[63]_0 [38]),
        .O(int_in1_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in1_reg[63]_0 [39]),
        .O(int_in1_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in1_reg[63]_0 [3]),
        .O(int_in1_reg06_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_in1_reg[63]_0 [40]),
        .O(int_in1_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_in1_reg[63]_0 [41]),
        .O(int_in1_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_in1_reg[63]_0 [42]),
        .O(int_in1_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_in1_reg[63]_0 [43]),
        .O(int_in1_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_in1_reg[63]_0 [44]),
        .O(int_in1_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_in1_reg[63]_0 [45]),
        .O(int_in1_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_in1_reg[63]_0 [46]),
        .O(int_in1_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_in1_reg[63]_0 [47]),
        .O(int_in1_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_in1_reg[63]_0 [48]),
        .O(int_in1_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_in1_reg[63]_0 [49]),
        .O(int_in1_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in1_reg[63]_0 [4]),
        .O(int_in1_reg06_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_in1_reg[63]_0 [50]),
        .O(int_in1_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_in1_reg[63]_0 [51]),
        .O(int_in1_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_in1_reg[63]_0 [52]),
        .O(int_in1_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_in1_reg[63]_0 [53]),
        .O(int_in1_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_in1_reg[63]_0 [54]),
        .O(int_in1_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_in1_reg[63]_0 [55]),
        .O(int_in1_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_in1_reg[63]_0 [56]),
        .O(int_in1_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_in1_reg[63]_0 [57]),
        .O(int_in1_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_in1_reg[63]_0 [58]),
        .O(int_in1_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_in1_reg[63]_0 [59]),
        .O(int_in1_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in1_reg[63]_0 [5]),
        .O(int_in1_reg06_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_in1_reg[63]_0 [60]),
        .O(int_in1_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_in1_reg[63]_0 [61]),
        .O(int_in1_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_in1_reg[63]_0 [62]),
        .O(int_in1_reg0[30]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \int_in1[63]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_in1[31]_i_3_n_0 ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_in1_reg[63]_0 [63]),
        .O(int_in1_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in1_reg[63]_0 [6]),
        .O(int_in1_reg06_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_in1_reg[63]_0 [7]),
        .O(int_in1_reg06_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_in1_reg[63]_0 [8]),
        .O(int_in1_reg06_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in1[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_in1_reg[63]_0 [9]),
        .O(int_in1_reg06_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[0] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[0]),
        .Q(\int_in1_reg[63]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[10] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[10]),
        .Q(\int_in1_reg[63]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[11] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[11]),
        .Q(\int_in1_reg[63]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[12] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[12]),
        .Q(\int_in1_reg[63]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[13] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[13]),
        .Q(\int_in1_reg[63]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[14] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[14]),
        .Q(\int_in1_reg[63]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[15] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[15]),
        .Q(\int_in1_reg[63]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[16] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[16]),
        .Q(\int_in1_reg[63]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[17] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[17]),
        .Q(\int_in1_reg[63]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[18] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[18]),
        .Q(\int_in1_reg[63]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[19] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[19]),
        .Q(\int_in1_reg[63]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[1] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[1]),
        .Q(\int_in1_reg[63]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[20] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[20]),
        .Q(\int_in1_reg[63]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[21] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[21]),
        .Q(\int_in1_reg[63]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[22] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[22]),
        .Q(\int_in1_reg[63]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[23] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[23]),
        .Q(\int_in1_reg[63]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[24] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[24]),
        .Q(\int_in1_reg[63]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[25] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[25]),
        .Q(\int_in1_reg[63]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[26] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[26]),
        .Q(\int_in1_reg[63]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[27] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[27]),
        .Q(\int_in1_reg[63]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[28] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[28]),
        .Q(\int_in1_reg[63]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[29] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[29]),
        .Q(\int_in1_reg[63]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[2] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[2]),
        .Q(\int_in1_reg[63]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[30] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[30]),
        .Q(\int_in1_reg[63]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[31] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[31]),
        .Q(\int_in1_reg[63]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[32] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[0]),
        .Q(\int_in1_reg[63]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[33] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[1]),
        .Q(\int_in1_reg[63]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[34] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[2]),
        .Q(\int_in1_reg[63]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[35] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[3]),
        .Q(\int_in1_reg[63]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[36] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[4]),
        .Q(\int_in1_reg[63]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[37] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[5]),
        .Q(\int_in1_reg[63]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[38] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[6]),
        .Q(\int_in1_reg[63]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[39] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[7]),
        .Q(\int_in1_reg[63]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[3] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[3]),
        .Q(\int_in1_reg[63]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[40] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[8]),
        .Q(\int_in1_reg[63]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[41] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[9]),
        .Q(\int_in1_reg[63]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[42] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[10]),
        .Q(\int_in1_reg[63]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[43] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[11]),
        .Q(\int_in1_reg[63]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[44] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[12]),
        .Q(\int_in1_reg[63]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[45] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[13]),
        .Q(\int_in1_reg[63]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[46] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[14]),
        .Q(\int_in1_reg[63]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[47] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[15]),
        .Q(\int_in1_reg[63]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[48] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[16]),
        .Q(\int_in1_reg[63]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[49] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[17]),
        .Q(\int_in1_reg[63]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[4] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[4]),
        .Q(\int_in1_reg[63]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[50] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[18]),
        .Q(\int_in1_reg[63]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[51] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[19]),
        .Q(\int_in1_reg[63]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[52] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[20]),
        .Q(\int_in1_reg[63]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[53] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[21]),
        .Q(\int_in1_reg[63]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[54] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[22]),
        .Q(\int_in1_reg[63]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[55] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[23]),
        .Q(\int_in1_reg[63]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[56] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[24]),
        .Q(\int_in1_reg[63]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[57] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[25]),
        .Q(\int_in1_reg[63]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[58] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[26]),
        .Q(\int_in1_reg[63]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[59] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[27]),
        .Q(\int_in1_reg[63]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[5] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[5]),
        .Q(\int_in1_reg[63]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[60] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[28]),
        .Q(\int_in1_reg[63]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[61] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[29]),
        .Q(\int_in1_reg[63]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[62] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[30]),
        .Q(\int_in1_reg[63]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[63] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_in1_reg0[31]),
        .Q(\int_in1_reg[63]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[6] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[6]),
        .Q(\int_in1_reg[63]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[7] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[7]),
        .Q(\int_in1_reg[63]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[8] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[8]),
        .Q(\int_in1_reg[63]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[9] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[9]),
        .Q(\int_in1_reg[63]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[0]),
        .O(int_in2_reg03_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[10]),
        .O(int_in2_reg03_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[11]),
        .O(int_in2_reg03_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[12]),
        .O(int_in2_reg03_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[13]),
        .O(int_in2_reg03_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[14]),
        .O(int_in2_reg03_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[15]),
        .O(int_in2_reg03_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[16]),
        .O(int_in2_reg03_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[17]),
        .O(int_in2_reg03_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[18]),
        .O(int_in2_reg03_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[19]),
        .O(int_in2_reg03_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[1]),
        .O(int_in2_reg03_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[20]),
        .O(int_in2_reg03_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[21]),
        .O(int_in2_reg03_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[22]),
        .O(int_in2_reg03_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[23]),
        .O(int_in2_reg03_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[24]),
        .O(int_in2_reg03_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[25]),
        .O(int_in2_reg03_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[26]),
        .O(int_in2_reg03_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[27]),
        .O(int_in2_reg03_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[28]),
        .O(int_in2_reg03_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[29]),
        .O(int_in2_reg03_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[2]),
        .O(int_in2_reg03_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[30]),
        .O(int_in2_reg03_out[30]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_in2[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_in1[31]_i_3_n_0 ),
        .O(\int_in2[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[31]),
        .O(int_in2_reg03_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[32]),
        .O(int_in2_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[33]),
        .O(int_in2_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[34]),
        .O(int_in2_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[35]),
        .O(int_in2_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[36]),
        .O(int_in2_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[37]),
        .O(int_in2_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[38]),
        .O(int_in2_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[39]),
        .O(int_in2_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[3]),
        .O(int_in2_reg03_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[40]),
        .O(int_in2_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[41]),
        .O(int_in2_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[42]),
        .O(int_in2_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[43]),
        .O(int_in2_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[44]),
        .O(int_in2_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[45]),
        .O(int_in2_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[46]),
        .O(int_in2_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[47]),
        .O(int_in2_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[48]),
        .O(int_in2_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[49]),
        .O(int_in2_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[4]),
        .O(int_in2_reg03_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[50]),
        .O(int_in2_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[51]),
        .O(int_in2_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[52]),
        .O(int_in2_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[53]),
        .O(int_in2_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[54]),
        .O(int_in2_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(D[55]),
        .O(int_in2_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[56]),
        .O(int_in2_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[57]),
        .O(int_in2_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[58]),
        .O(int_in2_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[59]),
        .O(int_in2_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[5]),
        .O(int_in2_reg03_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[60]),
        .O(int_in2_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[61]),
        .O(int_in2_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[62]),
        .O(int_in2_reg0[30]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \int_in2[63]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_in1[31]_i_3_n_0 ),
        .O(\int_in2[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(D[63]),
        .O(int_in2_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[6]),
        .O(int_in2_reg03_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(D[7]),
        .O(int_in2_reg03_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[8]),
        .O(int_in2_reg03_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in2[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(D[9]),
        .O(int_in2_reg03_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[0] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[0]),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[10] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[10]),
        .Q(D[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[11] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[11]),
        .Q(D[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[12] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[12]),
        .Q(D[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[13] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[13]),
        .Q(D[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[14] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[14]),
        .Q(D[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[15] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[15]),
        .Q(D[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[16] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[16]),
        .Q(D[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[17] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[17]),
        .Q(D[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[18] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[18]),
        .Q(D[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[19] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[19]),
        .Q(D[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[1] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[1]),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[20] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[20]),
        .Q(D[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[21] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[21]),
        .Q(D[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[22] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[22]),
        .Q(D[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[23] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[23]),
        .Q(D[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[24] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[24]),
        .Q(D[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[25] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[25]),
        .Q(D[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[26] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[26]),
        .Q(D[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[27] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[27]),
        .Q(D[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[28] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[28]),
        .Q(D[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[29] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[29]),
        .Q(D[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[2] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[2]),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[30] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[30]),
        .Q(D[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[31] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[31]),
        .Q(D[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[32] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[0]),
        .Q(D[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[33] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[1]),
        .Q(D[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[34] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[2]),
        .Q(D[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[35] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[3]),
        .Q(D[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[36] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[4]),
        .Q(D[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[37] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[5]),
        .Q(D[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[38] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[6]),
        .Q(D[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[39] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[7]),
        .Q(D[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[3] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[3]),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[40] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[8]),
        .Q(D[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[41] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[9]),
        .Q(D[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[42] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[10]),
        .Q(D[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[43] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[11]),
        .Q(D[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[44] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[12]),
        .Q(D[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[45] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[13]),
        .Q(D[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[46] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[14]),
        .Q(D[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[47] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[15]),
        .Q(D[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[48] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[16]),
        .Q(D[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[49] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[17]),
        .Q(D[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[4] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[4]),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[50] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[18]),
        .Q(D[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[51] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[19]),
        .Q(D[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[52] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[20]),
        .Q(D[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[53] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[21]),
        .Q(D[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[54] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[22]),
        .Q(D[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[55] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[23]),
        .Q(D[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[56] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[24]),
        .Q(D[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[57] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[25]),
        .Q(D[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[58] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[26]),
        .Q(D[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[59] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[27]),
        .Q(D[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[5] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[5]),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[60] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[28]),
        .Q(D[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[61] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[29]),
        .Q(D[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[62] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[30]),
        .Q(D[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[63] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[31]),
        .Q(D[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[6] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[6]),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[7] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[7]),
        .Q(D[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[8] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[8]),
        .Q(D[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[9] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[9]),
        .Q(D[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [0]),
        .O(int_out_r_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [10]),
        .O(int_out_r_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [11]),
        .O(int_out_r_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [12]),
        .O(int_out_r_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [13]),
        .O(int_out_r_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [14]),
        .O(int_out_r_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [15]),
        .O(int_out_r_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [16]),
        .O(int_out_r_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [17]),
        .O(int_out_r_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [18]),
        .O(int_out_r_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [19]),
        .O(int_out_r_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [1]),
        .O(int_out_r_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [20]),
        .O(int_out_r_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [21]),
        .O(int_out_r_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [22]),
        .O(int_out_r_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [23]),
        .O(int_out_r_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [24]),
        .O(int_out_r_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [25]),
        .O(int_out_r_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [26]),
        .O(int_out_r_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [27]),
        .O(int_out_r_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [28]),
        .O(int_out_r_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [29]),
        .O(int_out_r_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [2]),
        .O(int_out_r_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [30]),
        .O(int_out_r_reg01_out[30]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \int_out_r[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_in1[31]_i_3_n_0 ),
        .O(\int_out_r[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [31]),
        .O(int_out_r_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [32]),
        .O(int_out_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [33]),
        .O(int_out_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [34]),
        .O(int_out_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [35]),
        .O(int_out_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [36]),
        .O(int_out_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [37]),
        .O(int_out_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [38]),
        .O(int_out_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [39]),
        .O(int_out_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [3]),
        .O(int_out_r_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [40]),
        .O(int_out_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [41]),
        .O(int_out_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [42]),
        .O(int_out_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [43]),
        .O(int_out_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [44]),
        .O(int_out_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [45]),
        .O(int_out_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [46]),
        .O(int_out_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [47]),
        .O(int_out_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [48]),
        .O(int_out_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [49]),
        .O(int_out_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [4]),
        .O(int_out_r_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [50]),
        .O(int_out_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [51]),
        .O(int_out_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [52]),
        .O(int_out_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [53]),
        .O(int_out_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [54]),
        .O(int_out_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [55]),
        .O(int_out_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [56]),
        .O(int_out_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [57]),
        .O(int_out_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [58]),
        .O(int_out_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [59]),
        .O(int_out_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [5]),
        .O(int_out_r_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [60]),
        .O(int_out_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [61]),
        .O(int_out_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [62]),
        .O(int_out_r_reg0[30]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_out_r[63]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_in1[31]_i_3_n_0 ),
        .O(\int_out_r[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [63]),
        .O(int_out_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [6]),
        .O(int_out_r_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [7]),
        .O(int_out_r_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [8]),
        .O(int_out_r_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [9]),
        .O(int_out_r_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[0]),
        .Q(\int_out_r_reg[63]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[10]),
        .Q(\int_out_r_reg[63]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[11]),
        .Q(\int_out_r_reg[63]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[12]),
        .Q(\int_out_r_reg[63]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[13]),
        .Q(\int_out_r_reg[63]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[14]),
        .Q(\int_out_r_reg[63]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[15]),
        .Q(\int_out_r_reg[63]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[16]),
        .Q(\int_out_r_reg[63]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[17]),
        .Q(\int_out_r_reg[63]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[18]),
        .Q(\int_out_r_reg[63]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[19]),
        .Q(\int_out_r_reg[63]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[1]),
        .Q(\int_out_r_reg[63]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[20]),
        .Q(\int_out_r_reg[63]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[21]),
        .Q(\int_out_r_reg[63]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[22]),
        .Q(\int_out_r_reg[63]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[23]),
        .Q(\int_out_r_reg[63]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[24]),
        .Q(\int_out_r_reg[63]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[25]),
        .Q(\int_out_r_reg[63]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[26]),
        .Q(\int_out_r_reg[63]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[27]),
        .Q(\int_out_r_reg[63]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[28]),
        .Q(\int_out_r_reg[63]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[29]),
        .Q(\int_out_r_reg[63]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[2]),
        .Q(\int_out_r_reg[63]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[30]),
        .Q(\int_out_r_reg[63]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[31]),
        .Q(\int_out_r_reg[63]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[0]),
        .Q(\int_out_r_reg[63]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[1]),
        .Q(\int_out_r_reg[63]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[2]),
        .Q(\int_out_r_reg[63]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[3]),
        .Q(\int_out_r_reg[63]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[4]),
        .Q(\int_out_r_reg[63]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[5]),
        .Q(\int_out_r_reg[63]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[6]),
        .Q(\int_out_r_reg[63]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[7]),
        .Q(\int_out_r_reg[63]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[3]),
        .Q(\int_out_r_reg[63]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[8]),
        .Q(\int_out_r_reg[63]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[9]),
        .Q(\int_out_r_reg[63]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[10]),
        .Q(\int_out_r_reg[63]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[11]),
        .Q(\int_out_r_reg[63]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[12]),
        .Q(\int_out_r_reg[63]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[13]),
        .Q(\int_out_r_reg[63]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[14]),
        .Q(\int_out_r_reg[63]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[15]),
        .Q(\int_out_r_reg[63]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[16]),
        .Q(\int_out_r_reg[63]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[17]),
        .Q(\int_out_r_reg[63]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[4]),
        .Q(\int_out_r_reg[63]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[18]),
        .Q(\int_out_r_reg[63]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[19]),
        .Q(\int_out_r_reg[63]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[20]),
        .Q(\int_out_r_reg[63]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[21]),
        .Q(\int_out_r_reg[63]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[22]),
        .Q(\int_out_r_reg[63]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[23]),
        .Q(\int_out_r_reg[63]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[24]),
        .Q(\int_out_r_reg[63]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[25]),
        .Q(\int_out_r_reg[63]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[26]),
        .Q(\int_out_r_reg[63]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[27]),
        .Q(\int_out_r_reg[63]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[5]),
        .Q(\int_out_r_reg[63]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[28]),
        .Q(\int_out_r_reg[63]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[29]),
        .Q(\int_out_r_reg[63]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[30]),
        .Q(\int_out_r_reg[63]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[31]),
        .Q(\int_out_r_reg[63]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[6]),
        .Q(\int_out_r_reg[63]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[7]),
        .Q(\int_out_r_reg[63]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[8]),
        .Q(\int_out_r_reg[63]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[9]),
        .Q(\int_out_r_reg[63]_0 [9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[0]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [32]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[0]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[32]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [0]),
        .I4(\int_out_r_reg[63]_0 [32]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[10]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[10]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [10]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [42]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[10]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[10]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[42]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [10]),
        .I4(\int_out_r_reg[63]_0 [42]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[11]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[11]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [11]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [43]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[11]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[11]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[43]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [11]),
        .I4(\int_out_r_reg[63]_0 [43]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[12]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[12]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [12]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [44]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[12]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[12]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[44]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [12]),
        .I4(\int_out_r_reg[63]_0 [44]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[13]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[13]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [13]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [45]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[13]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[13]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[45]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [13]),
        .I4(\int_out_r_reg[63]_0 [45]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[14]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[14]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [14]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [46]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[14]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[14]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[46]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [14]),
        .I4(\int_out_r_reg[63]_0 [46]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[15]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[15]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [15]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [47]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[15]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[15]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[47]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [15]),
        .I4(\int_out_r_reg[63]_0 [47]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[16]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[16]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [16]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [48]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[16]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[16]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[48]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [16]),
        .I4(\int_out_r_reg[63]_0 [48]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[17]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[17]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [17]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [49]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[17]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[17]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[49]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [17]),
        .I4(\int_out_r_reg[63]_0 [49]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[18]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[18]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [18]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [50]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[18]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[18]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[50]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [18]),
        .I4(\int_out_r_reg[63]_0 [50]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[19]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[19]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [19]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [51]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[19]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[19]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[51]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [19]),
        .I4(\int_out_r_reg[63]_0 [51]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[1]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[1]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [1]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [33]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[1]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[33]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [1]),
        .I4(\int_out_r_reg[63]_0 [33]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[20]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[20]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [20]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [52]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[20]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[20]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[52]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [20]),
        .I4(\int_out_r_reg[63]_0 [52]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[21]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[21]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [21]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [53]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[21]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[21]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[53]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [21]),
        .I4(\int_out_r_reg[63]_0 [53]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[22]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[22]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [22]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [54]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[22]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[22]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[54]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [22]),
        .I4(\int_out_r_reg[63]_0 [54]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[23]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[23]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [23]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [55]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[23]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[23]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[55]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [23]),
        .I4(\int_out_r_reg[63]_0 [55]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[24]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[24]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [24]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [56]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[24]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[24]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[56]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [24]),
        .I4(\int_out_r_reg[63]_0 [56]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[25]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[25]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [25]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [57]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[25]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[25]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[57]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [25]),
        .I4(\int_out_r_reg[63]_0 [57]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[26]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[26]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [26]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [58]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[26]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[26]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[58]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [26]),
        .I4(\int_out_r_reg[63]_0 [58]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[27]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[27]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [27]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [59]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[27]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[27]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[59]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [27]),
        .I4(\int_out_r_reg[63]_0 [59]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[28]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[28]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [28]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [60]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[28]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[28]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[60]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [28]),
        .I4(\int_out_r_reg[63]_0 [60]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[29]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[29]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [29]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [61]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[29]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[29]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[61]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [29]),
        .I4(\int_out_r_reg[63]_0 [61]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[2]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[2]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [2]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [34]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[2]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[34]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [2]),
        .I4(\int_out_r_reg[63]_0 [34]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[30]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[30]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [30]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [62]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[30]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[30]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[62]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [30]),
        .I4(\int_out_r_reg[63]_0 [62]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [31]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [63]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[31]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[63]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [31]),
        .I4(\int_out_r_reg[63]_0 [63]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[3]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[3]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [35]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[3]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[3]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[35]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [3]),
        .I4(\int_out_r_reg[63]_0 [35]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[4]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[4]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [36]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[4]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[4]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[36]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [4]),
        .I4(\int_out_r_reg[63]_0 [36]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[5]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[5]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [5]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [37]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[5]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[5]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[37]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [5]),
        .I4(\int_out_r_reg[63]_0 [37]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[6]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[6]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [6]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [38]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[6]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[6]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[38]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [6]),
        .I4(\int_out_r_reg[63]_0 [38]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[7]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [7]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [39]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[7]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[7]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[39]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [7]),
        .I4(\int_out_r_reg[63]_0 [39]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[8]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[8]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [8]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [40]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[8]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[8]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[40]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [8]),
        .I4(\int_out_r_reg[63]_0 [40]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[9]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_in1_reg[63]_0 [9]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_in1_reg[63]_0 [41]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(D[9]),
        .O(\rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(D[41]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_out_r_reg[63]_0 [9]),
        .I4(\int_out_r_reg[63]_0 [41]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi
   (push,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0_reg,
    ap_block_pp0_stage0_11001,
    ap_enable_reg_pp0_iter15_reg,
    D,
    ap_enable_reg_pp0_iter0_reg_0,
    E,
    ap_block_pp0_stage0_subdone,
    ap_rst_n_inv,
    \i_fu_80_reg[30] ,
    \icmp_ln25_2_reg_279_reg[0] ,
    \icmp_ln25_2_reg_279_reg[0]_0 ,
    \icmp_ln25_1_reg_275_reg[0] ,
    WLAST,
    I_RDATA,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_WVALID,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg_0,
    first_iter_0_reg_145,
    \first_iter_0_reg_145_reg[0] ,
    gmem1_ARREADY,
    icmp_ln25_1_reg_275,
    ap_start,
    Q,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    ap_enable_reg_pp0_iter15,
    dout_vld_reg,
    ap_enable_reg_pp0_iter9,
    icmp_ln25_2_reg_279_pp0_iter15_reg,
    ap_enable_reg_pp0_iter11,
    gmem1_RVALID,
    vSize,
    \i_fu_80_reg[30]_0 ,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_RVALID,
    icmp_ln25_2_reg_279,
    icmp_ln25_2_reg_279_pp0_iter1_reg,
    ap_clk,
    in,
    mem_reg,
    \dout_reg[63] ,
    \data_p2_reg[32] ,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_ARREADY);
  output push;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_block_pp0_stage0_11001;
  output ap_enable_reg_pp0_iter15_reg;
  output [1:0]D;
  output ap_enable_reg_pp0_iter0_reg_0;
  output [0:0]E;
  output ap_block_pp0_stage0_subdone;
  output ap_rst_n_inv;
  output [29:0]\i_fu_80_reg[30] ;
  output \icmp_ln25_2_reg_279_reg[0] ;
  output \icmp_ln25_2_reg_279_reg[0]_0 ;
  output \icmp_ln25_1_reg_275_reg[0] ;
  output WLAST;
  output [7:0]I_RDATA;
  output [3:0]m_axi_gmem0_AWLEN;
  output [61:0]m_axi_gmem0_AWADDR;
  output m_axi_gmem0_AWVALID;
  output [3:0]m_axi_gmem0_WSTRB;
  output [31:0]m_axi_gmem0_WDATA;
  output [3:0]m_axi_gmem0_ARLEN;
  output [61:0]m_axi_gmem0_ARADDR;
  output m_axi_gmem0_WVALID;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg_0;
  input first_iter_0_reg_145;
  input \first_iter_0_reg_145_reg[0] ;
  input gmem1_ARREADY;
  input icmp_ln25_1_reg_275;
  input ap_start;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter15;
  input dout_vld_reg;
  input ap_enable_reg_pp0_iter9;
  input icmp_ln25_2_reg_279_pp0_iter15_reg;
  input ap_enable_reg_pp0_iter11;
  input gmem1_RVALID;
  input [31:0]vSize;
  input [30:0]\i_fu_80_reg[30]_0 ;
  input m_axi_gmem0_BVALID;
  input m_axi_gmem0_RVALID;
  input icmp_ln25_2_reg_279;
  input icmp_ln25_2_reg_279_pp0_iter1_reg;
  input ap_clk;
  input [94:0]in;
  input [7:0]mem_reg;
  input [63:0]\dout_reg[63] ;
  input [32:0]\data_p2_reg[32] ;
  input m_axi_gmem0_AWREADY;
  input m_axi_gmem0_WREADY;
  input m_axi_gmem0_ARREADY;

  wire [63:0]ARADDR_Dummy;
  wire [31:0]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [63:0]AWADDR_Dummy;
  wire [31:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]I_RDATA;
  wire [1:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [31:0]WDATA_Dummy;
  wire WLAST;
  wire WREADY_Dummy;
  wire [3:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter15_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire \buff_rdata/push ;
  wire burst_end;
  wire burst_valid;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_full_n_1 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.ready_for_data__0_0 ;
  wire bus_write_n_46;
  wire bus_write_n_7;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire [63:0]\dout_reg[63] ;
  wire dout_vld_reg;
  wire \fifo_rreq/push ;
  wire first_iter_0_reg_145;
  wire \first_iter_0_reg_145_reg[0] ;
  wire gmem0_ARREADY;
  wire gmem0_AWREADY;
  wire gmem0_RVALID;
  wire gmem1_ARREADY;
  wire gmem1_RVALID;
  wire [29:0]\i_fu_80_reg[30] ;
  wire [30:0]\i_fu_80_reg[30]_0 ;
  wire icmp_ln25_1_reg_275;
  wire icmp_ln25_1_reg_2750;
  wire \icmp_ln25_1_reg_275_reg[0] ;
  wire icmp_ln25_2_reg_279;
  wire icmp_ln25_2_reg_279_pp0_iter15_reg;
  wire icmp_ln25_2_reg_279_pp0_iter1_reg;
  wire \icmp_ln25_2_reg_279_reg[0] ;
  wire \icmp_ln25_2_reg_279_reg[0]_0 ;
  wire [94:0]in;
  wire last_resp;
  wire load_unit_n_3;
  wire load_unit_n_6;
  wire load_unit_n_7;
  wire [61:0]m_axi_gmem0_ARADDR;
  wire [3:0]m_axi_gmem0_ARLEN;
  wire m_axi_gmem0_ARREADY;
  wire [61:0]m_axi_gmem0_AWADDR;
  wire [3:0]m_axi_gmem0_AWLEN;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BVALID;
  wire m_axi_gmem0_RVALID;
  wire [31:0]m_axi_gmem0_WDATA;
  wire m_axi_gmem0_WREADY;
  wire [3:0]m_axi_gmem0_WSTRB;
  wire m_axi_gmem0_WVALID;
  wire [7:0]mem_reg;
  wire need_wrsp;
  wire p_4_in;
  wire push;
  wire resp_valid;
  wire \rreq_burst_conv/rs_req/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire store_unit_n_22;
  wire store_unit_n_23;
  wire tmp_valid;
  wire ursp_ready;
  wire [31:0]vSize;
  wire wdata_valid;
  wire \wreq_burst_conv/rs_req/load_p2 ;
  wire wrsp_type;

  bd_0_hls_inst_0_kernel_gmem0_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Q(RVALID_Dummy),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .WEBWE(\buff_rdata/push ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p1_reg[32] ({burst_end,RDATA_Dummy}),
        .\data_p2_reg[32] (\data_p2_reg[32] ),
        .\data_p2_reg[63] (ARADDR_Dummy),
        .\data_p2_reg[95] (ARLEN_Dummy),
        .din(RLAST_Dummy),
        .\mOutPtr_reg[4] (load_unit_n_7),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .m_axi_gmem0_ARLEN(m_axi_gmem0_ARLEN),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .s_ready_t_reg(s_ready_t_reg_0),
        .s_ready_t_reg_0(load_unit_n_3));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(\wreq_burst_conv/rs_req/load_p2 ),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .WDATA_Dummy(WDATA_Dummy),
        .WREADY_Dummy(WREADY_Dummy),
        .WSTRB_Dummy(WSTRB_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg_0(bus_write_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_valid_reg (bus_write_n_46),
        .\bus_wide_gen.first_pad (\bus_wide_gen.first_pad ),
        .\bus_wide_gen.last_pad__0 (\bus_wide_gen.last_pad__0 ),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n_1 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\data_p1_reg[67] ({m_axi_gmem0_AWLEN,m_axi_gmem0_AWADDR}),
        .\data_p2_reg[63] (AWADDR_Dummy),
        .\data_p2_reg[95] (AWLEN_Dummy),
        .\dout_reg[36] ({WLAST,m_axi_gmem0_WSTRB,m_axi_gmem0_WDATA}),
        .last_resp(last_resp),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .s_ready_t_reg(s_ready_t_reg),
        .tmp_valid(tmp_valid),
        .ursp_ready(ursp_ready),
        .wdata_valid(wdata_valid),
        .wrsp_type(wrsp_type));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .I_RDATA(I_RDATA),
        .Q(RVALID_Dummy),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .WEBWE(\buff_rdata/push ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_valid_reg_0 (ap_block_pp0_stage0_11001),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0_0 ),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .first_iter_0_reg_145(first_iter_0_reg_145),
        .\first_iter_0_reg_145_reg[0] (load_unit_n_6),
        .full_n_reg(load_unit_n_7),
        .gmem0_ARREADY(gmem0_ARREADY),
        .gmem0_AWREADY(gmem0_AWREADY),
        .gmem0_RVALID(gmem0_RVALID),
        .gmem1_ARREADY(gmem1_ARREADY),
        .icmp_ln25_1_reg_2750(icmp_ln25_1_reg_2750),
        .in({in[94:64],\dout_reg[63] }),
        .\mOutPtr_reg[0] (\first_iter_0_reg_145_reg[0] ),
        .push(\fifo_rreq/push ),
        .\raddr_reg[7]_i_6 (store_unit_n_22),
        .\raddr_reg[7]_i_6_0 (store_unit_n_23),
        .\tmp_addr_reg[63]_0 (ARADDR_Dummy),
        .\tmp_len_reg[31]_0 (ARLEN_Dummy),
        .tmp_valid_reg_0(load_unit_n_3));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .WDATA_Dummy(WDATA_Dummy),
        .WREADY_Dummy(WREADY_Dummy),
        .WSTRB_Dummy(WSTRB_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter15_reg(ap_enable_reg_pp0_iter15_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_gen[2].strb_buf_reg[2]_0 (bus_write_n_46),
        .\bus_wide_gen.data_valid_reg_0 (bus_write_n_7),
        .\bus_wide_gen.first_pad (\bus_wide_gen.first_pad ),
        .\bus_wide_gen.last_pad__0 (\bus_wide_gen.last_pad__0 ),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n_1 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0_0 ),
        .\bus_wide_gen.ready_for_data__0_1 (\bus_wide_gen.ready_for_data__0 ),
        .dout_vld_reg(ap_block_pp0_stage0_11001),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(load_unit_n_6),
        .first_iter_0_reg_145(first_iter_0_reg_145),
        .\first_iter_0_reg_145_reg[0] (\first_iter_0_reg_145_reg[0] ),
        .full_n_reg(store_unit_n_22),
        .gmem0_ARREADY(gmem0_ARREADY),
        .gmem0_AWREADY(gmem0_AWREADY),
        .gmem0_RVALID(gmem0_RVALID),
        .gmem1_ARREADY(gmem1_ARREADY),
        .gmem1_RVALID(gmem1_RVALID),
        .\i_fu_80_reg[30] (\i_fu_80_reg[30] ),
        .\i_fu_80_reg[30]_0 (\i_fu_80_reg[30]_0 ),
        .icmp_ln25_1_reg_275(icmp_ln25_1_reg_275),
        .icmp_ln25_1_reg_2750(icmp_ln25_1_reg_2750),
        .\icmp_ln25_1_reg_275_reg[0] (\icmp_ln25_1_reg_275_reg[0] ),
        .icmp_ln25_2_reg_279(icmp_ln25_2_reg_279),
        .icmp_ln25_2_reg_279_pp0_iter15_reg(icmp_ln25_2_reg_279_pp0_iter15_reg),
        .\icmp_ln25_2_reg_279_pp0_iter15_reg_reg[0]__0 (store_unit_n_23),
        .icmp_ln25_2_reg_279_pp0_iter1_reg(icmp_ln25_2_reg_279_pp0_iter1_reg),
        .\icmp_ln25_2_reg_279_reg[0] (\icmp_ln25_2_reg_279_reg[0] ),
        .\icmp_ln25_2_reg_279_reg[0]_0 (\icmp_ln25_2_reg_279_reg[0]_0 ),
        .in(in),
        .last_resp(last_resp),
        .\mOutPtr_reg[3] (resp_valid),
        .mem_reg(mem_reg),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .push(push),
        .push_0(\fifo_rreq/push ),
        .\tmp_addr_reg[63]_0 (AWADDR_Dummy),
        .\tmp_len_reg[31]_0 (AWLEN_Dummy),
        .tmp_valid(tmp_valid),
        .tmp_valid_reg_0(\wreq_burst_conv/rs_req/load_p2 ),
        .ursp_ready(ursp_ready),
        .vSize(vSize),
        .wdata_valid(wdata_valid),
        .wrsp_type(wrsp_type));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_burst_converter" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_burst_converter
   (SR,
    in,
    ost_ctrl_valid,
    s_ready_t_reg,
    AWVALID_Dummy,
    \could_multi_bursts.sect_handling_reg_0 ,
    p_8_in,
    empty_n_reg,
    p_12_in,
    push,
    push_0,
    ost_ctrl_info,
    \sect_len_buf_reg[3]_0 ,
    ap_clk,
    ap_rst_n,
    ost_ctrl_ready,
    AWREADY_Dummy_0,
    \raddr_reg[3] ,
    pop,
    \raddr_reg[3]_0 ,
    tmp_valid,
    \bus_wide_gen.offset_full_n ,
    D,
    E);
  output [0:0]SR;
  output [65:0]in;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output AWVALID_Dummy;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output p_8_in;
  output empty_n_reg;
  output p_12_in;
  output push;
  output push_0;
  output ost_ctrl_info;
  output [3:0]\sect_len_buf_reg[3]_0 ;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_ready;
  input AWREADY_Dummy_0;
  input \raddr_reg[3] ;
  input pop;
  input \raddr_reg[3]_0 ;
  input tmp_valid;
  input \bus_wide_gen.offset_full_n ;
  input [95:0]D;
  input [0:0]E;

  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [95:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]beat_len;
  wire [11:2]beat_len1;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.addr_buf[10]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_8_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_9_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[62]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[62]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[62]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[62]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[62]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.burst_valid_i_1_n_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1_n_0 ;
  wire \could_multi_bursts.last_loop_i_2_n_0 ;
  wire \could_multi_bursts.last_loop_i_3_n_0 ;
  wire \could_multi_bursts.last_loop_i_4_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_4_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_6_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_7_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_8_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire empty_n_reg;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_1;
  wire end_from_4k1_carry__1_n_2;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire [65:0]in;
  wire last_sect_buf;
  wire last_sect_i_10_n_0;
  wire last_sect_i_11_n_0;
  wire last_sect_i_12_n_0;
  wire last_sect_i_2_n_0;
  wire last_sect_i_3_n_0;
  wire last_sect_i_4_n_0;
  wire last_sect_i_5_n_0;
  wire last_sect_i_6_n_0;
  wire last_sect_i_7_n_0;
  wire last_sect_i_8_n_0;
  wire last_sect_i_9_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [4:0]p_0_in;
  wire p_12_in;
  wire p_15_in;
  wire [11:2]p_1_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr_reg[3] ;
  wire \raddr_reg[3]_0 ;
  wire req_handling_reg_n_0;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_122;
  wire rs_req_n_123;
  wire rs_req_n_124;
  wire rs_req_n_125;
  wire rs_req_n_126;
  wire rs_req_n_127;
  wire rs_req_n_128;
  wire rs_req_n_129;
  wire rs_req_n_13;
  wire rs_req_n_130;
  wire rs_req_n_131;
  wire rs_req_n_133;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_164;
  wire rs_req_n_165;
  wire rs_req_n_166;
  wire rs_req_n_167;
  wire rs_req_n_168;
  wire rs_req_n_169;
  wire rs_req_n_17;
  wire rs_req_n_170;
  wire rs_req_n_171;
  wire rs_req_n_172;
  wire rs_req_n_173;
  wire rs_req_n_174;
  wire rs_req_n_175;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_6;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1_n_0 ;
  wire [51:0]sect_cnt;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_2_n_0 ;
  wire [3:0]\sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[3]_i_10_n_0 ;
  wire \sect_total[3]_i_11_n_0 ;
  wire \sect_total[3]_i_12_n_0 ;
  wire \sect_total[3]_i_13_n_0 ;
  wire \sect_total[3]_i_14_n_0 ;
  wire \sect_total[3]_i_4_n_0 ;
  wire \sect_total[3]_i_5_n_0 ;
  wire \sect_total[3]_i_6_n_0 ;
  wire \sect_total[3]_i_7_n_0 ;
  wire \sect_total[3]_i_9_n_0 ;
  wire \sect_total_buf[0]_i_2_n_0 ;
  wire \sect_total_buf[0]_i_3_n_0 ;
  wire \sect_total_buf[0]_i_4_n_0 ;
  wire \sect_total_buf[0]_i_5_n_0 ;
  wire \sect_total_buf[12]_i_2_n_0 ;
  wire \sect_total_buf[12]_i_3_n_0 ;
  wire \sect_total_buf[12]_i_4_n_0 ;
  wire \sect_total_buf[12]_i_5_n_0 ;
  wire \sect_total_buf[16]_i_2_n_0 ;
  wire \sect_total_buf[16]_i_3_n_0 ;
  wire \sect_total_buf[16]_i_4_n_0 ;
  wire \sect_total_buf[16]_i_5_n_0 ;
  wire \sect_total_buf[4]_i_2_n_0 ;
  wire \sect_total_buf[4]_i_3_n_0 ;
  wire \sect_total_buf[4]_i_4_n_0 ;
  wire \sect_total_buf[4]_i_5_n_0 ;
  wire \sect_total_buf[8]_i_2_n_0 ;
  wire \sect_total_buf[8]_i_3_n_0 ;
  wire \sect_total_buf[8]_i_4_n_0 ;
  wire \sect_total_buf[8]_i_5_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1_n_0 ;
  wire \sect_total_buf_reg[12]_i_1_n_1 ;
  wire \sect_total_buf_reg[12]_i_1_n_2 ;
  wire \sect_total_buf_reg[12]_i_1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1_n_1 ;
  wire \sect_total_buf_reg[16]_i_1_n_2 ;
  wire \sect_total_buf_reg[16]_i_1_n_3 ;
  wire \sect_total_buf_reg[16]_i_1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1_n_0 ;
  wire \sect_total_buf_reg[4]_i_1_n_1 ;
  wire \sect_total_buf_reg[4]_i_1_n_2 ;
  wire \sect_total_buf_reg[4]_i_1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1_n_7 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire tmp_valid;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_O_UNCONNECTED ;
  wire [1:0]NLW_end_from_4k1_carry_O_UNCONNECTED;
  wire [3:3]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[9]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[10]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[11]),
        .Q(beat_len[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[11]),
        .O(\could_multi_bursts.addr_buf[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[10]),
        .O(\could_multi_bursts.addr_buf[10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[9]),
        .O(\could_multi_bursts.addr_buf[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[8]),
        .O(\could_multi_bursts.addr_buf[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[15]),
        .O(\could_multi_bursts.addr_buf[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[14]),
        .O(\could_multi_bursts.addr_buf[14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[13]),
        .O(\could_multi_bursts.addr_buf[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[12]),
        .O(\could_multi_bursts.addr_buf[14]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[19]),
        .O(\could_multi_bursts.addr_buf[18]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[18]),
        .O(\could_multi_bursts.addr_buf[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[17]),
        .O(\could_multi_bursts.addr_buf[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[16]),
        .O(\could_multi_bursts.addr_buf[18]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[23]),
        .O(\could_multi_bursts.addr_buf[22]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[22]),
        .O(\could_multi_bursts.addr_buf[22]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[21]),
        .O(\could_multi_bursts.addr_buf[22]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[20]),
        .O(\could_multi_bursts.addr_buf[22]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[27]),
        .O(\could_multi_bursts.addr_buf[26]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[26]),
        .O(\could_multi_bursts.addr_buf[26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[25]),
        .O(\could_multi_bursts.addr_buf[26]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[24]),
        .O(\could_multi_bursts.addr_buf[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(in[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(in[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(in[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(in[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_2 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[31]),
        .O(\could_multi_bursts.addr_buf[30]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_3 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[30]),
        .O(\could_multi_bursts.addr_buf[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_4 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[29]),
        .O(\could_multi_bursts.addr_buf[30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_5 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[28]),
        .O(\could_multi_bursts.addr_buf[30]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_2 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[35]),
        .O(\could_multi_bursts.addr_buf[34]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_3 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[34]),
        .O(\could_multi_bursts.addr_buf[34]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_4 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[33]),
        .O(\could_multi_bursts.addr_buf[34]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_5 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[32]),
        .O(\could_multi_bursts.addr_buf[34]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_2 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[39]),
        .O(\could_multi_bursts.addr_buf[38]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_3 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[38]),
        .O(\could_multi_bursts.addr_buf[38]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_4 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[37]),
        .O(\could_multi_bursts.addr_buf[38]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_5 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[36]),
        .O(\could_multi_bursts.addr_buf[38]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_2 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[43]),
        .O(\could_multi_bursts.addr_buf[42]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_3 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[42]),
        .O(\could_multi_bursts.addr_buf[42]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_4 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[41]),
        .O(\could_multi_bursts.addr_buf[42]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_5 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[40]),
        .O(\could_multi_bursts.addr_buf[42]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_2 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[47]),
        .O(\could_multi_bursts.addr_buf[46]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_3 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[46]),
        .O(\could_multi_bursts.addr_buf[46]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_4 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[45]),
        .O(\could_multi_bursts.addr_buf[46]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_5 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[44]),
        .O(\could_multi_bursts.addr_buf[46]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_2 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[51]),
        .O(\could_multi_bursts.addr_buf[50]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_3 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[50]),
        .O(\could_multi_bursts.addr_buf[50]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_4 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[49]),
        .O(\could_multi_bursts.addr_buf[50]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_5 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[48]),
        .O(\could_multi_bursts.addr_buf[50]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_2 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[55]),
        .O(\could_multi_bursts.addr_buf[54]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_3 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[54]),
        .O(\could_multi_bursts.addr_buf[54]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_4 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[53]),
        .O(\could_multi_bursts.addr_buf[54]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_5 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[52]),
        .O(\could_multi_bursts.addr_buf[54]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_2 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[59]),
        .O(\could_multi_bursts.addr_buf[58]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_3 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[58]),
        .O(\could_multi_bursts.addr_buf[58]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_4 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[57]),
        .O(\could_multi_bursts.addr_buf[58]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_5 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[56]),
        .O(\could_multi_bursts.addr_buf[58]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[62]_i_2 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[61]),
        .O(\could_multi_bursts.addr_buf[62]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[62]_i_3 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[60]),
        .O(\could_multi_bursts.addr_buf[62]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[6]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[7]),
        .O(\could_multi_bursts.addr_buf[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[5]),
        .O(\could_multi_bursts.addr_buf[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[6]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(in[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_6_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ),
        .Q(in[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[10]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[10]_i_2_n_0 ,\could_multi_bursts.addr_buf[10]_i_3_n_0 ,\could_multi_bursts.addr_buf[10]_i_4_n_0 ,\could_multi_bursts.addr_buf[10]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ),
        .Q(in[9]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ),
        .Q(in[10]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ),
        .Q(in[11]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ),
        .Q(in[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[14]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[14]_i_2_n_0 ,\could_multi_bursts.addr_buf[14]_i_3_n_0 ,\could_multi_bursts.addr_buf[14]_i_4_n_0 ,\could_multi_bursts.addr_buf[14]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ),
        .Q(in[13]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ),
        .Q(in[14]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ),
        .Q(in[15]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ),
        .Q(in[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[18]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[18]_i_2_n_0 ,\could_multi_bursts.addr_buf[18]_i_3_n_0 ,\could_multi_bursts.addr_buf[18]_i_4_n_0 ,\could_multi_bursts.addr_buf[18]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ),
        .Q(in[17]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ),
        .Q(in[18]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ),
        .Q(in[19]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ),
        .Q(in[20]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[22]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[22]_i_2_n_0 ,\could_multi_bursts.addr_buf[22]_i_3_n_0 ,\could_multi_bursts.addr_buf[22]_i_4_n_0 ,\could_multi_bursts.addr_buf[22]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ),
        .Q(in[21]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ),
        .Q(in[22]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ),
        .Q(in[23]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ),
        .Q(in[24]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[26]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[26]_i_2_n_0 ,\could_multi_bursts.addr_buf[26]_i_3_n_0 ,\could_multi_bursts.addr_buf[26]_i_4_n_0 ,\could_multi_bursts.addr_buf[26]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ),
        .Q(in[25]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ),
        .Q(in[26]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ),
        .Q(in[27]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ),
        .Q(in[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[2]_i_2_n_0 ,\could_multi_bursts.addr_buf[2]_i_3_n_0 ,\could_multi_bursts.addr_buf[2]_i_4_n_0 ,\could_multi_bursts.addr_buf[2]_i_5_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[2]_i_6_n_0 ,\could_multi_bursts.addr_buf[2]_i_7_n_0 ,\could_multi_bursts.addr_buf[2]_i_8_n_0 ,\could_multi_bursts.addr_buf[2]_i_9_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ),
        .Q(in[28]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[30]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[30]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[30]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[30]_i_2_n_0 ,\could_multi_bursts.addr_buf[30]_i_3_n_0 ,\could_multi_bursts.addr_buf[30]_i_4_n_0 ,\could_multi_bursts.addr_buf[30]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ),
        .Q(in[29]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_5 ),
        .Q(in[30]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_4 ),
        .Q(in[31]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_7 ),
        .Q(in[32]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[34]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[30]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[34]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[34]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[34]_i_2_n_0 ,\could_multi_bursts.addr_buf[34]_i_3_n_0 ,\could_multi_bursts.addr_buf[34]_i_4_n_0 ,\could_multi_bursts.addr_buf[34]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_6 ),
        .Q(in[33]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_5 ),
        .Q(in[34]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_4 ),
        .Q(in[35]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_7 ),
        .Q(in[36]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[38]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[34]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[38]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[38]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[38]_i_2_n_0 ,\could_multi_bursts.addr_buf[38]_i_3_n_0 ,\could_multi_bursts.addr_buf[38]_i_4_n_0 ,\could_multi_bursts.addr_buf[38]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_6 ),
        .Q(in[37]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ),
        .Q(in[1]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_5 ),
        .Q(in[38]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_4 ),
        .Q(in[39]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_7 ),
        .Q(in[40]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[42]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[38]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[42]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[42]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[42]_i_2_n_0 ,\could_multi_bursts.addr_buf[42]_i_3_n_0 ,\could_multi_bursts.addr_buf[42]_i_4_n_0 ,\could_multi_bursts.addr_buf[42]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_6 ),
        .Q(in[41]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_5 ),
        .Q(in[42]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_4 ),
        .Q(in[43]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_7 ),
        .Q(in[44]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[46]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[42]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[46]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[46]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[46]_i_2_n_0 ,\could_multi_bursts.addr_buf[46]_i_3_n_0 ,\could_multi_bursts.addr_buf[46]_i_4_n_0 ,\could_multi_bursts.addr_buf[46]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_6 ),
        .Q(in[45]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_5 ),
        .Q(in[46]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_4 ),
        .Q(in[47]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ),
        .Q(in[2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_7 ),
        .Q(in[48]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[50]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[46]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[50]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[50]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[50]_i_2_n_0 ,\could_multi_bursts.addr_buf[50]_i_3_n_0 ,\could_multi_bursts.addr_buf[50]_i_4_n_0 ,\could_multi_bursts.addr_buf[50]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_6 ),
        .Q(in[49]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_5 ),
        .Q(in[50]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_4 ),
        .Q(in[51]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_7 ),
        .Q(in[52]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[54]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[50]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[54]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[54]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[54]_i_2_n_0 ,\could_multi_bursts.addr_buf[54]_i_3_n_0 ,\could_multi_bursts.addr_buf[54]_i_4_n_0 ,\could_multi_bursts.addr_buf[54]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_6 ),
        .Q(in[53]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_5 ),
        .Q(in[54]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_4 ),
        .Q(in[55]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_7 ),
        .Q(in[56]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[58]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[54]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[58]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[58]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[58]_i_2_n_0 ,\could_multi_bursts.addr_buf[58]_i_3_n_0 ,\could_multi_bursts.addr_buf[58]_i_4_n_0 ,\could_multi_bursts.addr_buf[58]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_6 ),
        .Q(in[57]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ),
        .Q(in[3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_5 ),
        .Q(in[58]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_4 ),
        .Q(in[59]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[62]_i_1_n_7 ),
        .Q(in[60]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[62]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[58]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[62]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[62]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[62]_i_1_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[62]_i_2_n_0 ,\could_multi_bursts.addr_buf[62]_i_3_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[62]_i_1_n_6 ),
        .Q(in[61]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ),
        .Q(in[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[6]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[6]_i_2_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[6]_i_3_n_0 ,\could_multi_bursts.addr_buf[6]_i_4_n_0 ,\could_multi_bursts.addr_buf[6]_i_5_n_0 ,\could_multi_bursts.addr_buf[6]_i_6_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ),
        .Q(in[5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ),
        .Q(in[6]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ),
        .Q(in[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \could_multi_bursts.addr_step[4]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.addr_step1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h7F800000)) 
    \could_multi_bursts.addr_step[5]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[3] ),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.addr_step1 [3]));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_step[6]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(ost_ctrl_ready),
        .I2(AWVALID_Dummy),
        .I3(AWREADY_Dummy_0),
        .O(ost_ctrl_valid));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \could_multi_bursts.addr_step[6]_i_2 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[3] ),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [2]),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(SR));
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_1 
       (.I0(AWVALID_Dummy),
        .I1(ost_ctrl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(AWREADY_Dummy_0),
        .O(\could_multi_bursts.burst_valid_i_1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1_n_0 ),
        .Q(AWVALID_Dummy),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \could_multi_bursts.last_loop_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2_n_0 ),
        .I1(p_0_in[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(p_15_in),
        .I5(\could_multi_bursts.last_loop_i_3_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \could_multi_bursts.last_loop_i_2 
       (.I0(p_0_in[4]),
        .I1(p_0_in[1]),
        .I2(\could_multi_bursts.last_loop_i_4_n_0 ),
        .O(\could_multi_bursts.last_loop_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C1D1D0C3F0C0C)) 
    \could_multi_bursts.last_loop_i_4 
       (.I0(start_to_4k[9]),
        .I1(single_sect__18),
        .I2(beat_len[9]),
        .I3(end_from_4k[9]),
        .I4(last_sect_reg_n_0),
        .I5(first_sect_reg_n_0),
        .O(\could_multi_bursts.last_loop_i_4_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [0]),
        .Q(in[62]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [1]),
        .Q(in[63]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [2]),
        .Q(in[64]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [3]),
        .Q(in[65]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCAFCCF0CCAF)) 
    \could_multi_bursts.loop_cnt[0]_i_2 
       (.I0(end_from_4k[4]),
        .I1(beat_len[4]),
        .I2(last_sect_reg_n_0),
        .I3(single_sect__18),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[4]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCAFCCF0CCAF)) 
    \could_multi_bursts.loop_cnt[1]_i_2 
       (.I0(end_from_4k[5]),
        .I1(beat_len[5]),
        .I2(last_sect_reg_n_0),
        .I3(single_sect__18),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCAFCCF0CCAF)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(end_from_4k[6]),
        .I1(beat_len[6]),
        .I2(last_sect_reg_n_0),
        .I3(single_sect__18),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[6]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCAFCCF0CCAF)) 
    \could_multi_bursts.loop_cnt[3]_i_2 
       (.I0(end_from_4k[7]),
        .I1(beat_len[7]),
        .I2(last_sect_reg_n_0),
        .I3(single_sect__18),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[7]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCAFCCF0CCAF)) 
    \could_multi_bursts.loop_cnt[4]_i_3 
       (.I0(end_from_4k[8]),
        .I1(beat_len[8]),
        .I2(last_sect_reg_n_0),
        .I3(single_sect__18),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[8]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hCF00AAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(req_handling_reg_n_0),
        .I1(AWREADY_Dummy_0),
        .I2(AWVALID_Dummy),
        .I3(ost_ctrl_ready),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .O(\could_multi_bursts.last_loop ));
  LUT6 #(
    .INIT(64'hFAFAEAAAEAAAEAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ),
        .I1(end_from_4k[9]),
        .I2(p_15_in),
        .I3(\could_multi_bursts.loop_cnt[5]_i_4_n_0 ),
        .I4(beat_len[9]),
        .I5(single_sect__18),
        .O(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAFF0000FF)) 
    \could_multi_bursts.loop_cnt[5]_i_3 
       (.I0(\could_multi_bursts.loop_cnt[5]_i_6_n_0 ),
        .I1(start_to_4k[9]),
        .I2(\could_multi_bursts.loop_cnt[5]_i_7_n_0 ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I4(\could_multi_bursts.loop_cnt[5]_i_8_n_0 ),
        .I5(p_15_in),
        .O(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h31)) 
    \could_multi_bursts.loop_cnt[5]_i_4 
       (.I0(first_sect_reg_n_0),
        .I1(single_sect__18),
        .I2(last_sect_reg_n_0),
        .O(\could_multi_bursts.loop_cnt[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \could_multi_bursts.loop_cnt[5]_i_6 
       (.I0(last_sect_reg_n_0),
        .I1(single_sect__18),
        .I2(first_sect_reg_n_0),
        .O(\could_multi_bursts.loop_cnt[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \could_multi_bursts.loop_cnt[5]_i_7 
       (.I0(first_sect_reg_n_0),
        .I1(last_sect_reg_n_0),
        .I2(single_sect__18),
        .O(\could_multi_bursts.loop_cnt[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_8 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_8_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF22A2AAAA)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(ost_ctrl_ready),
        .I2(AWVALID_Dummy),
        .I3(AWREADY_Dummy_0),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_128,rs_req_n_129,rs_req_n_130,rs_req_n_131}),
        .O({end_from_4k1[3:2],NLW_end_from_4k1_carry_O_UNCONNECTED[1:0]}),
        .S({rs_req_n_164,rs_req_n_165,rs_req_n_166,rs_req_n_167}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_124,rs_req_n_125,rs_req_n_126,rs_req_n_127}),
        .O(end_from_4k1[7:4]),
        .S({rs_req_n_168,rs_req_n_169,rs_req_n_170,rs_req_n_171}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3],end_from_4k1_carry__1_n_1,end_from_4k1_carry__1_n_2,end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rs_req_n_121,rs_req_n_122,rs_req_n_123}),
        .O(end_from_4k1[11:8]),
        .S({rs_req_n_172,rs_req_n_173,rs_req_n_174,rs_req_n_175}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(SR));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(SR));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(SR));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT4 #(
    .INIT(16'h0001)) 
    last_sect_i_10
       (.I0(sect_total_buf_reg[7]),
        .I1(sect_total_buf_reg[6]),
        .I2(sect_total_buf_reg[5]),
        .I3(sect_total_buf_reg[2]),
        .O(last_sect_i_10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    last_sect_i_11
       (.I0(sect_total[6]),
        .I1(sect_total[7]),
        .O(last_sect_i_11_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    last_sect_i_12
       (.I0(first_sect_reg_n_0),
        .I1(sect_total_buf_reg[3]),
        .I2(sect_total_buf_reg[4]),
        .I3(sect_total_buf_reg[9]),
        .I4(sect_total_buf_reg[8]),
        .O(last_sect_i_12_n_0));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    last_sect_i_2
       (.I0(last_sect_i_3_n_0),
        .I1(last_sect_i_4_n_0),
        .I2(last_sect_i_5_n_0),
        .I3(last_sect_i_6_n_0),
        .I4(last_sect_i_7_n_0),
        .O(last_sect_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    last_sect_i_3
       (.I0(sect_total[16]),
        .I1(sect_total[17]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total[15]),
        .I4(sect_total[19]),
        .I5(sect_total[18]),
        .O(last_sect_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    last_sect_i_4
       (.I0(sect_total_buf_reg[16]),
        .I1(sect_total_buf_reg[17]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[15]),
        .I4(sect_total_buf_reg[19]),
        .I5(sect_total_buf_reg[18]),
        .O(last_sect_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    last_sect_i_5
       (.I0(sect_total_buf_reg[11]),
        .I1(sect_total_buf_reg[12]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[10]),
        .I4(sect_total_buf_reg[14]),
        .I5(sect_total_buf_reg[13]),
        .O(last_sect_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    last_sect_i_6
       (.I0(sect_total[11]),
        .I1(sect_total[12]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total[10]),
        .I4(sect_total[14]),
        .I5(sect_total[13]),
        .O(last_sect_i_6_n_0));
  LUT6 #(
    .INIT(64'h8888888888C88888)) 
    last_sect_i_7
       (.I0(last_sect_i_8_n_0),
        .I1(last_sect_i_9_n_0),
        .I2(last_sect_i_10_n_0),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[0]),
        .I5(sect_total_buf_reg[1]),
        .O(last_sect_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    last_sect_i_8
       (.I0(sect_total[2]),
        .I1(sect_total[5]),
        .I2(last_sect_i_11_n_0),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[0]),
        .I5(sect_total[1]),
        .O(last_sect_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    last_sect_i_9
       (.I0(sect_total[8]),
        .I1(sect_total[9]),
        .I2(sect_total[4]),
        .I3(sect_total[3]),
        .I4(first_sect_reg_n_0),
        .I5(last_sect_i_12_n_0),
        .O(last_sect_i_9_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_2),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000088080000)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(ost_ctrl_ready),
        .I2(AWVALID_Dummy),
        .I3(AWREADY_Dummy_0),
        .I4(\raddr_reg[3] ),
        .I5(pop),
        .O(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h88080000)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(ost_ctrl_ready),
        .I2(AWVALID_Dummy),
        .I3(AWREADY_Dummy_0),
        .I4(\raddr_reg[3] ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \mem_reg[14][0]_srl15_i_1__3 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy),
        .I3(AWREADY_Dummy_0),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][0]_srl15_i_2__4 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][1]_srl15_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][2]_srl15_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][3]_srl15_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3 
       (.I0(p_12_in),
        .I1(\raddr_reg[3]_0 ),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h77F7FFFF00000000)) 
    \raddr[3]_i_4 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(ost_ctrl_ready),
        .I2(AWVALID_Dummy),
        .I3(AWREADY_Dummy_0),
        .I4(\raddr_reg[3] ),
        .I5(pop),
        .O(p_8_in));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_133),
        .Q(req_handling_reg_n_0),
        .R(SR));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_reg_slice rs_req
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57}),
        .E(first_sect),
        .Q({p_1_in,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122,rs_req_n_123,rs_req_n_124,rs_req_n_125,rs_req_n_126,rs_req_n_127,rs_req_n_128,rs_req_n_129,rs_req_n_130,rs_req_n_131}),
        .S({\sect_total[3]_i_13_n_0 ,\sect_total[3]_i_14_n_0 }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_2),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.loop_cnt[5]_i_5_0 (sect_total),
        .\data_p1_reg[11]_0 ({rs_req_n_172,rs_req_n_173,rs_req_n_174,rs_req_n_175}),
        .\data_p1_reg[3]_0 ({rs_req_n_164,rs_req_n_165,rs_req_n_166,rs_req_n_167}),
        .\data_p1_reg[75]_0 (beat_len1),
        .\data_p1_reg[7]_0 ({rs_req_n_168,rs_req_n_169,rs_req_n_170,rs_req_n_171}),
        .\data_p1_reg[95]_0 (sect_total1),
        .\data_p2_reg[95]_0 (D),
        .\data_p2_reg[95]_1 (E),
        .last_sect_reg(rs_req_n_133),
        .last_sect_reg_0(last_sect_i_2_n_0),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(last_sect_reg_n_0),
        .req_handling_reg_0(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total_buf_reg[19] (AWVALID_Dummy),
        .\sect_total_buf_reg[19]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[19]_1 (\could_multi_bursts.sect_handling_reg_0 ),
        .\sect_total_reg[3] ({\sect_total[3]_i_4_n_0 ,\sect_total[3]_i_5_n_0 ,\sect_total[3]_i_6_n_0 ,\sect_total[3]_i_7_n_0 }),
        .\sect_total_reg[3]_i_2_0 ({\sect_total[3]_i_9_n_0 ,\sect_total[3]_i_10_n_0 ,\sect_total[3]_i_11_n_0 ,\sect_total[3]_i_12_n_0 }),
        .single_sect__18(single_sect__18),
        .tmp_valid(tmp_valid));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S(sect_cnt[48:45]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,sect_cnt[51:49]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S(sect_cnt[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S(sect_cnt[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S(sect_cnt[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S(sect_cnt[32:29]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S(sect_cnt[36:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S(sect_cnt[40:37]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S(sect_cnt[44:41]));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_57),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_56),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[20]),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[21]),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[22]),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[23]),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[24]),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[25]),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[26]),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[27]),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[28]),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[29]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[30]),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[31]),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[32]),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[33]),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[34]),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[35]),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[36]),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[37]),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[38]),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[39]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[40]),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[41]),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[42]),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[43]),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[44]),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[45]),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[46]),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[47]),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[48]),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[49]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[50]),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[51]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hCCFFCCAFCCF0CCAF)) 
    \sect_len_buf[0]_i_1 
       (.I0(end_from_4k[0]),
        .I1(beat_len[0]),
        .I2(last_sect_reg_n_0),
        .I3(single_sect__18),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCAFCCF0CCAF)) 
    \sect_len_buf[1]_i_1 
       (.I0(end_from_4k[1]),
        .I1(beat_len[1]),
        .I2(last_sect_reg_n_0),
        .I3(single_sect__18),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCAFCCF0CCAF)) 
    \sect_len_buf[2]_i_1 
       (.I0(end_from_4k[2]),
        .I1(beat_len[2]),
        .I2(last_sect_reg_n_0),
        .I3(single_sect__18),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[2]),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCAFCCF0CCAF)) 
    \sect_len_buf[3]_i_2 
       (.I0(end_from_4k[3]),
        .I1(beat_len[3]),
        .I2(last_sect_reg_n_0),
        .I3(single_sect__18),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[3]),
        .O(\sect_len_buf[3]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_10 
       (.I0(p_1_in[6]),
        .I1(rs_req_n_125),
        .O(\sect_total[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_11 
       (.I0(p_1_in[5]),
        .I1(rs_req_n_126),
        .O(\sect_total[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_12 
       (.I0(p_1_in[4]),
        .I1(rs_req_n_127),
        .O(\sect_total[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_13 
       (.I0(p_1_in[3]),
        .I1(rs_req_n_128),
        .O(\sect_total[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_14 
       (.I0(p_1_in[2]),
        .I1(rs_req_n_129),
        .O(\sect_total[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_4 
       (.I0(p_1_in[11]),
        .I1(rs_req_n_120),
        .O(\sect_total[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_5 
       (.I0(p_1_in[10]),
        .I1(rs_req_n_121),
        .O(\sect_total[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_6 
       (.I0(p_1_in[9]),
        .I1(rs_req_n_122),
        .O(\sect_total[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_7 
       (.I0(p_1_in[8]),
        .I1(rs_req_n_123),
        .O(\sect_total[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_9 
       (.I0(p_1_in[7]),
        .I1(rs_req_n_124),
        .O(\sect_total[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1_n_0 ,\sect_total_buf_reg[0]_i_1_n_1 ,\sect_total_buf_reg[0]_i_1_n_2 ,\sect_total_buf_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1_n_4 ,\sect_total_buf_reg[0]_i_1_n_5 ,\sect_total_buf_reg[0]_i_1_n_6 ,\sect_total_buf_reg[0]_i_1_n_7 }),
        .S({\sect_total_buf[0]_i_2_n_0 ,\sect_total_buf[0]_i_3_n_0 ,\sect_total_buf[0]_i_4_n_0 ,\sect_total_buf[0]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1 
       (.CI(\sect_total_buf_reg[8]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1_n_0 ,\sect_total_buf_reg[12]_i_1_n_1 ,\sect_total_buf_reg[12]_i_1_n_2 ,\sect_total_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1_n_4 ,\sect_total_buf_reg[12]_i_1_n_5 ,\sect_total_buf_reg[12]_i_1_n_6 ,\sect_total_buf_reg[12]_i_1_n_7 }),
        .S({\sect_total_buf[12]_i_2_n_0 ,\sect_total_buf[12]_i_3_n_0 ,\sect_total_buf[12]_i_4_n_0 ,\sect_total_buf[12]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1 
       (.CI(\sect_total_buf_reg[12]_i_1_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1_n_1 ,\sect_total_buf_reg[16]_i_1_n_2 ,\sect_total_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1_n_4 ,\sect_total_buf_reg[16]_i_1_n_5 ,\sect_total_buf_reg[16]_i_1_n_6 ,\sect_total_buf_reg[16]_i_1_n_7 }),
        .S({\sect_total_buf[16]_i_2_n_0 ,\sect_total_buf[16]_i_3_n_0 ,\sect_total_buf[16]_i_4_n_0 ,\sect_total_buf[16]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1 
       (.CI(\sect_total_buf_reg[0]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1_n_0 ,\sect_total_buf_reg[4]_i_1_n_1 ,\sect_total_buf_reg[4]_i_1_n_2 ,\sect_total_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1_n_4 ,\sect_total_buf_reg[4]_i_1_n_5 ,\sect_total_buf_reg[4]_i_1_n_6 ,\sect_total_buf_reg[4]_i_1_n_7 }),
        .S({\sect_total_buf[4]_i_2_n_0 ,\sect_total_buf[4]_i_3_n_0 ,\sect_total_buf[4]_i_4_n_0 ,\sect_total_buf[4]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1 
       (.CI(\sect_total_buf_reg[4]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1_n_0 ,\sect_total_buf_reg[8]_i_1_n_1 ,\sect_total_buf_reg[8]_i_1_n_2 ,\sect_total_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1_n_4 ,\sect_total_buf_reg[8]_i_1_n_5 ,\sect_total_buf_reg[8]_i_1_n_6 ,\sect_total_buf_reg[8]_i_1_n_7 }),
        .S({\sect_total_buf[8]_i_2_n_0 ,\sect_total_buf[8]_i_3_n_0 ,\sect_total_buf[8]_i_4_n_0 ,\sect_total_buf[8]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_121),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_120),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_129),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_128),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_127),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_126),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_125),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_124),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_123),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_122),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_129),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_128),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_127),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_126),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_125),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_124),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_123),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_122),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_121),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_120),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(SR));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(SR));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_burst_converter" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_burst_converter_7
   (m_axi_gmem0_ARADDR,
    ost_ctrl_valid,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    push,
    ost_ctrl_info,
    m_axi_gmem0_ARLEN,
    SR,
    ap_clk,
    ap_rst_n,
    s_ready_t_reg_0,
    \bus_wide_gen.offset_full_n ,
    ost_ctrl_ready,
    m_axi_gmem0_ARREADY,
    \dout_reg[0] ,
    D,
    E);
  output [61:0]m_axi_gmem0_ARADDR;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output push;
  output ost_ctrl_info;
  output [3:0]m_axi_gmem0_ARLEN;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input s_ready_t_reg_0;
  input \bus_wide_gen.offset_full_n ;
  input ost_ctrl_ready;
  input m_axi_gmem0_ARREADY;
  input \dout_reg[0] ;
  input [95:0]D;
  input [0:0]E;

  wire [95:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]beat_len;
  wire [11:2]beat_len1;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.addr_buf[13]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_8_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_9_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[63]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[63]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.burst_valid_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_2__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_3__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_4__0_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire [3:0]\could_multi_bursts.len_tmp ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_4__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_6__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_7__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_8__0_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__0_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire \dout_reg[0] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_1;
  wire end_from_4k1_carry__1_n_2;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire last_sect_buf;
  wire last_sect_i_10__0_n_0;
  wire last_sect_i_11__0_n_0;
  wire last_sect_i_12__0_n_0;
  wire last_sect_i_2__0_n_0;
  wire last_sect_i_3__0_n_0;
  wire last_sect_i_4__0_n_0;
  wire last_sect_i_5__0_n_0;
  wire last_sect_i_6__0_n_0;
  wire last_sect_i_7__0_n_0;
  wire last_sect_i_8__0_n_0;
  wire last_sect_i_9__0_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire [61:0]m_axi_gmem0_ARADDR;
  wire [3:0]m_axi_gmem0_ARLEN;
  wire m_axi_gmem0_ARREADY;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [4:0]p_0_in;
  wire p_15_in;
  wire [11:2]p_1_in;
  wire push;
  wire req_handling_reg_n_0;
  wire rs_req_n_1;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_122;
  wire rs_req_n_123;
  wire rs_req_n_124;
  wire rs_req_n_125;
  wire rs_req_n_126;
  wire rs_req_n_127;
  wire rs_req_n_128;
  wire rs_req_n_129;
  wire rs_req_n_13;
  wire rs_req_n_130;
  wire rs_req_n_132;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_163;
  wire rs_req_n_164;
  wire rs_req_n_165;
  wire rs_req_n_166;
  wire rs_req_n_167;
  wire rs_req_n_168;
  wire rs_req_n_169;
  wire rs_req_n_17;
  wire rs_req_n_170;
  wire rs_req_n_171;
  wire rs_req_n_172;
  wire rs_req_n_173;
  wire rs_req_n_174;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_6;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__0_n_0 ;
  wire [51:0]sect_cnt;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_1__0_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[3]_i_10_n_0 ;
  wire \sect_total[3]_i_11_n_0 ;
  wire \sect_total[3]_i_12_n_0 ;
  wire \sect_total[3]_i_13_n_0 ;
  wire \sect_total[3]_i_14_n_0 ;
  wire \sect_total[3]_i_4_n_0 ;
  wire \sect_total[3]_i_5_n_0 ;
  wire \sect_total[3]_i_6_n_0 ;
  wire \sect_total[3]_i_7_n_0 ;
  wire \sect_total[3]_i_9_n_0 ;
  wire \sect_total_buf[0]_i_2__0_n_0 ;
  wire \sect_total_buf[0]_i_3__0_n_0 ;
  wire \sect_total_buf[0]_i_4__0_n_0 ;
  wire \sect_total_buf[0]_i_5__0_n_0 ;
  wire \sect_total_buf[12]_i_2__0_n_0 ;
  wire \sect_total_buf[12]_i_3__0_n_0 ;
  wire \sect_total_buf[12]_i_4__0_n_0 ;
  wire \sect_total_buf[12]_i_5__0_n_0 ;
  wire \sect_total_buf[16]_i_2__0_n_0 ;
  wire \sect_total_buf[16]_i_3__0_n_0 ;
  wire \sect_total_buf[16]_i_4__0_n_0 ;
  wire \sect_total_buf[16]_i_5__0_n_0 ;
  wire \sect_total_buf[4]_i_2__0_n_0 ;
  wire \sect_total_buf[4]_i_3__0_n_0 ;
  wire \sect_total_buf[4]_i_4__0_n_0 ;
  wire \sect_total_buf[4]_i_5__0_n_0 ;
  wire \sect_total_buf[8]_i_2__0_n_0 ;
  wire \sect_total_buf[8]_i_3__0_n_0 ;
  wire \sect_total_buf[8]_i_4__0_n_0 ;
  wire \sect_total_buf[8]_i_5__0_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_7 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED ;
  wire [1:0]NLW_end_from_4k1_carry_O_UNCONNECTED;
  wire [3:3]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[9]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[10]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[11]),
        .Q(beat_len[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[11]),
        .O(\could_multi_bursts.addr_buf[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[10]),
        .O(\could_multi_bursts.addr_buf[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[9]),
        .O(\could_multi_bursts.addr_buf[13]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[8]),
        .O(\could_multi_bursts.addr_buf[13]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[15]),
        .O(\could_multi_bursts.addr_buf[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[14]),
        .O(\could_multi_bursts.addr_buf[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[13]),
        .O(\could_multi_bursts.addr_buf[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[12]),
        .O(\could_multi_bursts.addr_buf[17]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[19]),
        .O(\could_multi_bursts.addr_buf[21]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[18]),
        .O(\could_multi_bursts.addr_buf[21]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[17]),
        .O(\could_multi_bursts.addr_buf[21]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[16]),
        .O(\could_multi_bursts.addr_buf[21]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[23]),
        .O(\could_multi_bursts.addr_buf[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[22]),
        .O(\could_multi_bursts.addr_buf[25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[21]),
        .O(\could_multi_bursts.addr_buf[25]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[20]),
        .O(\could_multi_bursts.addr_buf[25]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[27]),
        .O(\could_multi_bursts.addr_buf[29]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[26]),
        .O(\could_multi_bursts.addr_buf[29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[25]),
        .O(\could_multi_bursts.addr_buf[29]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[24]),
        .O(\could_multi_bursts.addr_buf[29]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_2 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[31]),
        .O(\could_multi_bursts.addr_buf[33]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_3 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[30]),
        .O(\could_multi_bursts.addr_buf[33]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_4 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[29]),
        .O(\could_multi_bursts.addr_buf[33]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_5 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[28]),
        .O(\could_multi_bursts.addr_buf[33]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_2 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[35]),
        .O(\could_multi_bursts.addr_buf[37]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_3 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[34]),
        .O(\could_multi_bursts.addr_buf[37]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_4 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[33]),
        .O(\could_multi_bursts.addr_buf[37]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_5 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[32]),
        .O(\could_multi_bursts.addr_buf[37]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_2 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[39]),
        .O(\could_multi_bursts.addr_buf[41]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_3 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[38]),
        .O(\could_multi_bursts.addr_buf[41]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_4 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[37]),
        .O(\could_multi_bursts.addr_buf[41]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_5 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[36]),
        .O(\could_multi_bursts.addr_buf[41]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_2 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[43]),
        .O(\could_multi_bursts.addr_buf[45]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_3 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[42]),
        .O(\could_multi_bursts.addr_buf[45]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_4 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[41]),
        .O(\could_multi_bursts.addr_buf[45]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_5 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[40]),
        .O(\could_multi_bursts.addr_buf[45]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_2 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[47]),
        .O(\could_multi_bursts.addr_buf[49]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_3 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[46]),
        .O(\could_multi_bursts.addr_buf[49]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_4 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[45]),
        .O(\could_multi_bursts.addr_buf[49]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_5 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[44]),
        .O(\could_multi_bursts.addr_buf[49]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_2 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[51]),
        .O(\could_multi_bursts.addr_buf[53]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_3 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[50]),
        .O(\could_multi_bursts.addr_buf[53]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_4 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[49]),
        .O(\could_multi_bursts.addr_buf[53]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_5 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[48]),
        .O(\could_multi_bursts.addr_buf[53]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_2 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[55]),
        .O(\could_multi_bursts.addr_buf[57]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_3 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[54]),
        .O(\could_multi_bursts.addr_buf[57]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_4 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[53]),
        .O(\could_multi_bursts.addr_buf[57]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_5 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[52]),
        .O(\could_multi_bursts.addr_buf[57]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(m_axi_gmem0_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(m_axi_gmem0_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(m_axi_gmem0_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(m_axi_gmem0_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[5]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_2 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[59]),
        .O(\could_multi_bursts.addr_buf[61]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_3 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[58]),
        .O(\could_multi_bursts.addr_buf[61]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_4 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[57]),
        .O(\could_multi_bursts.addr_buf[61]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_5 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[56]),
        .O(\could_multi_bursts.addr_buf[61]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_buf[63]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_gmem0_ARREADY),
        .O(ost_ctrl_valid));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[63]_i_3 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[61]),
        .O(\could_multi_bursts.addr_buf[63]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[63]_i_4 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[60]),
        .O(\could_multi_bursts.addr_buf[63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[9]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[7]),
        .O(\could_multi_bursts.addr_buf[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[5]),
        .O(\could_multi_bursts.addr_buf[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[9]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(m_axi_gmem0_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_6_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[10]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[11]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[13]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[13]_i_2_n_0 ,\could_multi_bursts.addr_buf[13]_i_3_n_0 ,\could_multi_bursts.addr_buf[13]_i_4_n_0 ,\could_multi_bursts.addr_buf[13]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[14]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[15]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[17]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[17]_i_2_n_0 ,\could_multi_bursts.addr_buf[17]_i_3_n_0 ,\could_multi_bursts.addr_buf[17]_i_4_n_0 ,\could_multi_bursts.addr_buf[17]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[18]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[19]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[21]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[21]_i_2_n_0 ,\could_multi_bursts.addr_buf[21]_i_3_n_0 ,\could_multi_bursts.addr_buf[21]_i_4_n_0 ,\could_multi_bursts.addr_buf[21]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[22]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[23]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[25]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[25]_i_2_n_0 ,\could_multi_bursts.addr_buf[25]_i_3_n_0 ,\could_multi_bursts.addr_buf[25]_i_4_n_0 ,\could_multi_bursts.addr_buf[25]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[26]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[27]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[29]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[29]_i_2_n_0 ,\could_multi_bursts.addr_buf[29]_i_3_n_0 ,\could_multi_bursts.addr_buf[29]_i_4_n_0 ,\could_multi_bursts.addr_buf[29]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[30]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[31]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[33]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[33]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[33]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[33]_i_2_n_0 ,\could_multi_bursts.addr_buf[33]_i_3_n_0 ,\could_multi_bursts.addr_buf[33]_i_4_n_0 ,\could_multi_bursts.addr_buf[33]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[34]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[35]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[37]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[33]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[37]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[37]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[37]_i_2_n_0 ,\could_multi_bursts.addr_buf[37]_i_3_n_0 ,\could_multi_bursts.addr_buf[37]_i_4_n_0 ,\could_multi_bursts.addr_buf[37]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[38]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[39]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[41]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[37]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[41]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[41]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[41]_i_2_n_0 ,\could_multi_bursts.addr_buf[41]_i_3_n_0 ,\could_multi_bursts.addr_buf[41]_i_4_n_0 ,\could_multi_bursts.addr_buf[41]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[42]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[43]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[45]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[41]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[45]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[45]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[45]_i_2_n_0 ,\could_multi_bursts.addr_buf[45]_i_3_n_0 ,\could_multi_bursts.addr_buf[45]_i_4_n_0 ,\could_multi_bursts.addr_buf[45]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[46]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[47]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[49]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[45]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[49]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[49]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[49]_i_2_n_0 ,\could_multi_bursts.addr_buf[49]_i_3_n_0 ,\could_multi_bursts.addr_buf[49]_i_4_n_0 ,\could_multi_bursts.addr_buf[49]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[50]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[51]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[53]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[49]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[53]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[53]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[53]_i_2_n_0 ,\could_multi_bursts.addr_buf[53]_i_3_n_0 ,\could_multi_bursts.addr_buf[53]_i_4_n_0 ,\could_multi_bursts.addr_buf[53]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[54]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[55]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[57]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[53]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[57]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[57]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[57]_i_2_n_0 ,\could_multi_bursts.addr_buf[57]_i_3_n_0 ,\could_multi_bursts.addr_buf[57]_i_4_n_0 ,\could_multi_bursts.addr_buf[57]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[3]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[5]_i_2_n_0 ,\could_multi_bursts.addr_buf[5]_i_3_n_0 ,\could_multi_bursts.addr_buf[5]_i_4_n_0 ,\could_multi_bursts.addr_buf[5]_i_5_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[5]_i_6_n_0 ,\could_multi_bursts.addr_buf[5]_i_7_n_0 ,\could_multi_bursts.addr_buf[5]_i_8_n_0 ,\could_multi_bursts.addr_buf[5]_i_9_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[58]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[59]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[61]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[57]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[61]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[61]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[61]_i_2_n_0 ,\could_multi_bursts.addr_buf[61]_i_3_n_0 ,\could_multi_bursts.addr_buf[61]_i_4_n_0 ,\could_multi_bursts.addr_buf[61]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[63]_i_2_n_7 ),
        .Q(m_axi_gmem0_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[63]_i_2_n_6 ),
        .Q(m_axi_gmem0_ARADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[63]_i_2 
       (.CI(\could_multi_bursts.addr_buf_reg[61]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[63]_i_2_n_6 ,\could_multi_bursts.addr_buf_reg[63]_i_2_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[63]_i_3_n_0 ,\could_multi_bursts.addr_buf[63]_i_4_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[6]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[7]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[9]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[9]_i_2_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[9]_i_3_n_0 ,\could_multi_bursts.addr_buf[9]_i_4_n_0 ,\could_multi_bursts.addr_buf[9]_i_5_n_0 ,\could_multi_bursts.addr_buf[9]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \could_multi_bursts.addr_step[4]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.addr_step1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h7F800000)) 
    \could_multi_bursts.addr_step[5]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[3] ),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.addr_step1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \could_multi_bursts.addr_step[6]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[3] ),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [2]),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_1__0 
       (.I0(\could_multi_bursts.burst_valid_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(ost_ctrl_ready),
        .I3(m_axi_gmem0_ARREADY),
        .O(\could_multi_bursts.burst_valid_i_1__0_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__0_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \could_multi_bursts.last_loop_i_1__0 
       (.I0(\could_multi_bursts.last_loop_i_2__0_n_0 ),
        .I1(p_0_in[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(p_15_in),
        .I5(\could_multi_bursts.last_loop_i_3__0_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \could_multi_bursts.last_loop_i_2__0 
       (.I0(p_0_in[4]),
        .I1(p_0_in[1]),
        .I2(\could_multi_bursts.last_loop_i_4__0_n_0 ),
        .O(\could_multi_bursts.last_loop_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C1D1D0C3F0C0C)) 
    \could_multi_bursts.last_loop_i_4__0 
       (.I0(start_to_4k[9]),
        .I1(single_sect__18),
        .I2(beat_len[9]),
        .I3(end_from_4k[9]),
        .I4(last_sect_reg_n_0),
        .I5(first_sect_reg_n_0),
        .O(\could_multi_bursts.last_loop_i_4__0_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1__0_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[0]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[1]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[2]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [3]));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [0]),
        .Q(m_axi_gmem0_ARLEN[0]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [1]),
        .Q(m_axi_gmem0_ARLEN[1]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [2]),
        .Q(m_axi_gmem0_ARLEN[2]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [3]),
        .Q(m_axi_gmem0_ARLEN[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCAFCCF0CCAF)) 
    \could_multi_bursts.loop_cnt[0]_i_2__0 
       (.I0(end_from_4k[4]),
        .I1(beat_len[4]),
        .I2(last_sect_reg_n_0),
        .I3(single_sect__18),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[4]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCAFCCF0CCAF)) 
    \could_multi_bursts.loop_cnt[1]_i_2__0 
       (.I0(end_from_4k[5]),
        .I1(beat_len[5]),
        .I2(last_sect_reg_n_0),
        .I3(single_sect__18),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCAFCCF0CCAF)) 
    \could_multi_bursts.loop_cnt[2]_i_2__0 
       (.I0(end_from_4k[6]),
        .I1(beat_len[6]),
        .I2(last_sect_reg_n_0),
        .I3(single_sect__18),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[6]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCAFCCF0CCAF)) 
    \could_multi_bursts.loop_cnt[3]_i_2__0 
       (.I0(end_from_4k[7]),
        .I1(beat_len[7]),
        .I2(last_sect_reg_n_0),
        .I3(single_sect__18),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[7]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCAFCCF0CCAF)) 
    \could_multi_bursts.loop_cnt[4]_i_3__0 
       (.I0(end_from_4k[8]),
        .I1(beat_len[8]),
        .I2(last_sect_reg_n_0),
        .I3(single_sect__18),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[8]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hCFAA00AA)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(req_handling_reg_n_0),
        .I1(m_axi_gmem0_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT6 #(
    .INIT(64'hFAFAEAAAEAAAEAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ),
        .I1(end_from_4k[9]),
        .I2(p_15_in),
        .I3(\could_multi_bursts.loop_cnt[5]_i_4__0_n_0 ),
        .I4(beat_len[9]),
        .I5(single_sect__18),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAFF0000FF)) 
    \could_multi_bursts.loop_cnt[5]_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt[5]_i_6__0_n_0 ),
        .I1(start_to_4k[9]),
        .I2(\could_multi_bursts.loop_cnt[5]_i_7__0_n_0 ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I4(\could_multi_bursts.loop_cnt[5]_i_8__0_n_0 ),
        .I5(p_15_in),
        .O(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h31)) 
    \could_multi_bursts.loop_cnt[5]_i_4__0 
       (.I0(first_sect_reg_n_0),
        .I1(single_sect__18),
        .I2(last_sect_reg_n_0),
        .O(\could_multi_bursts.loop_cnt[5]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \could_multi_bursts.loop_cnt[5]_i_6__0 
       (.I0(last_sect_reg_n_0),
        .I1(single_sect__18),
        .I2(first_sect_reg_n_0),
        .O(\could_multi_bursts.loop_cnt[5]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \could_multi_bursts.loop_cnt[5]_i_7__0 
       (.I0(first_sect_reg_n_0),
        .I1(last_sect_reg_n_0),
        .I2(single_sect__18),
        .O(\could_multi_bursts.loop_cnt[5]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_8__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_8__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_gmem0_ARREADY),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1__0_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__0_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_127,rs_req_n_128,rs_req_n_129,rs_req_n_130}),
        .O({end_from_4k1[3:2],NLW_end_from_4k1_carry_O_UNCONNECTED[1:0]}),
        .S({rs_req_n_163,rs_req_n_164,rs_req_n_165,rs_req_n_166}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_123,rs_req_n_124,rs_req_n_125,rs_req_n_126}),
        .O(end_from_4k1[7:4]),
        .S({rs_req_n_167,rs_req_n_168,rs_req_n_169,rs_req_n_170}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3],end_from_4k1_carry__1_n_1,end_from_4k1_carry__1_n_2,end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rs_req_n_120,rs_req_n_121,rs_req_n_122}),
        .O(end_from_4k1[11:8]),
        .S({rs_req_n_171,rs_req_n_172,rs_req_n_173,rs_req_n_174}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(SR));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(SR));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(SR));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__0
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT4 #(
    .INIT(16'h0001)) 
    last_sect_i_10__0
       (.I0(sect_total_buf_reg[7]),
        .I1(sect_total_buf_reg[6]),
        .I2(sect_total_buf_reg[5]),
        .I3(sect_total_buf_reg[2]),
        .O(last_sect_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    last_sect_i_11__0
       (.I0(sect_total[6]),
        .I1(sect_total[7]),
        .O(last_sect_i_11__0_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    last_sect_i_12__0
       (.I0(first_sect_reg_n_0),
        .I1(sect_total_buf_reg[3]),
        .I2(sect_total_buf_reg[4]),
        .I3(sect_total_buf_reg[9]),
        .I4(sect_total_buf_reg[8]),
        .O(last_sect_i_12__0_n_0));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    last_sect_i_2__0
       (.I0(last_sect_i_3__0_n_0),
        .I1(last_sect_i_4__0_n_0),
        .I2(last_sect_i_5__0_n_0),
        .I3(last_sect_i_6__0_n_0),
        .I4(last_sect_i_7__0_n_0),
        .O(last_sect_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    last_sect_i_3__0
       (.I0(sect_total[16]),
        .I1(sect_total[17]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total[15]),
        .I4(sect_total[19]),
        .I5(sect_total[18]),
        .O(last_sect_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    last_sect_i_4__0
       (.I0(sect_total_buf_reg[16]),
        .I1(sect_total_buf_reg[17]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[15]),
        .I4(sect_total_buf_reg[19]),
        .I5(sect_total_buf_reg[18]),
        .O(last_sect_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    last_sect_i_5__0
       (.I0(sect_total_buf_reg[11]),
        .I1(sect_total_buf_reg[12]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[10]),
        .I4(sect_total_buf_reg[14]),
        .I5(sect_total_buf_reg[13]),
        .O(last_sect_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    last_sect_i_6__0
       (.I0(sect_total[11]),
        .I1(sect_total[12]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total[10]),
        .I4(sect_total[14]),
        .I5(sect_total[13]),
        .O(last_sect_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h8888888888C88888)) 
    last_sect_i_7__0
       (.I0(last_sect_i_8__0_n_0),
        .I1(last_sect_i_9__0_n_0),
        .I2(last_sect_i_10__0_n_0),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[0]),
        .I5(sect_total_buf_reg[1]),
        .O(last_sect_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    last_sect_i_8__0
       (.I0(sect_total[2]),
        .I1(sect_total[5]),
        .I2(last_sect_i_11__0_n_0),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[0]),
        .I5(sect_total[1]),
        .O(last_sect_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    last_sect_i_9__0
       (.I0(sect_total[8]),
        .I1(sect_total[9]),
        .I2(sect_total[4]),
        .I3(sect_total[3]),
        .I4(first_sect_reg_n_0),
        .I5(last_sect_i_12__0_n_0),
        .O(last_sect_i_9__0_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_1),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h88080000)) 
    \mem_reg[14][0]_srl15_i_1__5 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_gmem0_ARREADY),
        .I4(\dout_reg[0] ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__2 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_132),
        .Q(req_handling_reg_n_0),
        .R(SR));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_reg_slice_8 rs_req
       (.D({rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56}),
        .E(first_sect),
        .Q({p_1_in,rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122,rs_req_n_123,rs_req_n_124,rs_req_n_125,rs_req_n_126,rs_req_n_127,rs_req_n_128,rs_req_n_129,rs_req_n_130}),
        .S({\sect_total[3]_i_13_n_0 ,\sect_total[3]_i_14_n_0 }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_1),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.loop_cnt[5]_i_5__0_0 (sect_total),
        .\data_p1_reg[11]_0 ({rs_req_n_171,rs_req_n_172,rs_req_n_173,rs_req_n_174}),
        .\data_p1_reg[3]_0 ({rs_req_n_163,rs_req_n_164,rs_req_n_165,rs_req_n_166}),
        .\data_p1_reg[75]_0 (beat_len1),
        .\data_p1_reg[7]_0 ({rs_req_n_167,rs_req_n_168,rs_req_n_169,rs_req_n_170}),
        .\data_p1_reg[95]_0 (sect_total1),
        .\data_p2_reg[95]_0 (D),
        .\data_p2_reg[95]_1 (E),
        .last_sect_reg(rs_req_n_132),
        .last_sect_reg_0(last_sect_i_2__0_n_0),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(last_sect_reg_n_0),
        .req_handling_reg_0(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total_buf_reg[19] (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_buf_reg[19]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[19]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_total_reg[3] ({\sect_total[3]_i_4_n_0 ,\sect_total[3]_i_5_n_0 ,\sect_total[3]_i_6_n_0 ,\sect_total[3]_i_7_n_0 }),
        .\sect_total_reg[3]_i_2__0_0 ({\sect_total[3]_i_9_n_0 ,\sect_total[3]_i_10_n_0 ,\sect_total[3]_i_11_n_0 ,\sect_total[3]_i_12_n_0 }),
        .single_sect__18(single_sect__18));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S(sect_cnt[48:45]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,sect_cnt[51:49]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S(sect_cnt[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S(sect_cnt[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S(sect_cnt[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S(sect_cnt[32:29]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S(sect_cnt[36:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S(sect_cnt[40:37]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S(sect_cnt[44:41]));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_56),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[20]),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[21]),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[22]),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[23]),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[24]),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[25]),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[26]),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[27]),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[28]),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[29]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[30]),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[31]),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[32]),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[33]),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[34]),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[35]),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[36]),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[37]),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[38]),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[39]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[40]),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[41]),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[42]),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[43]),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[44]),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[45]),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[46]),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[47]),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[48]),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[49]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[50]),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[51]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hCCFFCCAFCCF0CCAF)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(end_from_4k[0]),
        .I1(beat_len[0]),
        .I2(last_sect_reg_n_0),
        .I3(single_sect__18),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCAFCCF0CCAF)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(end_from_4k[1]),
        .I1(beat_len[1]),
        .I2(last_sect_reg_n_0),
        .I3(single_sect__18),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCAFCCF0CCAF)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(end_from_4k[2]),
        .I1(beat_len[2]),
        .I2(last_sect_reg_n_0),
        .I3(single_sect__18),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[2]),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCAFCCF0CCAF)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(end_from_4k[3]),
        .I1(beat_len[3]),
        .I2(last_sect_reg_n_0),
        .I3(single_sect__18),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[3]),
        .O(\sect_len_buf[3]_i_1__0_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_10 
       (.I0(p_1_in[6]),
        .I1(rs_req_n_124),
        .O(\sect_total[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_11 
       (.I0(p_1_in[5]),
        .I1(rs_req_n_125),
        .O(\sect_total[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_12 
       (.I0(p_1_in[4]),
        .I1(rs_req_n_126),
        .O(\sect_total[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_13 
       (.I0(p_1_in[3]),
        .I1(rs_req_n_127),
        .O(\sect_total[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_14 
       (.I0(p_1_in[2]),
        .I1(rs_req_n_128),
        .O(\sect_total[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_4 
       (.I0(p_1_in[11]),
        .I1(rs_req_n_119),
        .O(\sect_total[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_5 
       (.I0(p_1_in[10]),
        .I1(rs_req_n_120),
        .O(\sect_total[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_6 
       (.I0(p_1_in[9]),
        .I1(rs_req_n_121),
        .O(\sect_total[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_7 
       (.I0(p_1_in[8]),
        .I1(rs_req_n_122),
        .O(\sect_total[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_9 
       (.I0(p_1_in[7]),
        .I1(rs_req_n_123),
        .O(\sect_total[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2__0 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3__0 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4__0 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5__0 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2__0 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3__0 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4__0 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5__0 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2__0 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3__0 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4__0 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5__0 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2__0 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3__0 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4__0 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5__0 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2__0 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3__0 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4__0 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5__0 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5__0_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__0_n_0 ,\sect_total_buf_reg[0]_i_1__0_n_1 ,\sect_total_buf_reg[0]_i_1__0_n_2 ,\sect_total_buf_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__0_n_4 ,\sect_total_buf_reg[0]_i_1__0_n_5 ,\sect_total_buf_reg[0]_i_1__0_n_6 ,\sect_total_buf_reg[0]_i_1__0_n_7 }),
        .S({\sect_total_buf[0]_i_2__0_n_0 ,\sect_total_buf[0]_i_3__0_n_0 ,\sect_total_buf[0]_i_4__0_n_0 ,\sect_total_buf[0]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__0 
       (.CI(\sect_total_buf_reg[8]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1__0_n_0 ,\sect_total_buf_reg[12]_i_1__0_n_1 ,\sect_total_buf_reg[12]_i_1__0_n_2 ,\sect_total_buf_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__0_n_4 ,\sect_total_buf_reg[12]_i_1__0_n_5 ,\sect_total_buf_reg[12]_i_1__0_n_6 ,\sect_total_buf_reg[12]_i_1__0_n_7 }),
        .S({\sect_total_buf[12]_i_2__0_n_0 ,\sect_total_buf[12]_i_3__0_n_0 ,\sect_total_buf[12]_i_4__0_n_0 ,\sect_total_buf[12]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__0 
       (.CI(\sect_total_buf_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__0_n_1 ,\sect_total_buf_reg[16]_i_1__0_n_2 ,\sect_total_buf_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__0_n_4 ,\sect_total_buf_reg[16]_i_1__0_n_5 ,\sect_total_buf_reg[16]_i_1__0_n_6 ,\sect_total_buf_reg[16]_i_1__0_n_7 }),
        .S({\sect_total_buf[16]_i_2__0_n_0 ,\sect_total_buf[16]_i_3__0_n_0 ,\sect_total_buf[16]_i_4__0_n_0 ,\sect_total_buf[16]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__0 
       (.CI(\sect_total_buf_reg[0]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1__0_n_0 ,\sect_total_buf_reg[4]_i_1__0_n_1 ,\sect_total_buf_reg[4]_i_1__0_n_2 ,\sect_total_buf_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__0_n_4 ,\sect_total_buf_reg[4]_i_1__0_n_5 ,\sect_total_buf_reg[4]_i_1__0_n_6 ,\sect_total_buf_reg[4]_i_1__0_n_7 }),
        .S({\sect_total_buf[4]_i_2__0_n_0 ,\sect_total_buf[4]_i_3__0_n_0 ,\sect_total_buf[4]_i_4__0_n_0 ,\sect_total_buf[4]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__0 
       (.CI(\sect_total_buf_reg[4]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1__0_n_0 ,\sect_total_buf_reg[8]_i_1__0_n_1 ,\sect_total_buf_reg[8]_i_1__0_n_2 ,\sect_total_buf_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__0_n_4 ,\sect_total_buf_reg[8]_i_1__0_n_5 ,\sect_total_buf_reg[8]_i_1__0_n_6 ,\sect_total_buf_reg[8]_i_1__0_n_7 }),
        .S({\sect_total_buf[8]_i_2__0_n_0 ,\sect_total_buf[8]_i_3__0_n_0 ,\sect_total_buf[8]_i_4__0_n_0 ,\sect_total_buf[8]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_120),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_128),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_127),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_126),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_125),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_124),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_123),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_122),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_121),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_128),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_127),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_126),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_125),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_124),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_123),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_122),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_121),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_120),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_119),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(SR));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(SR));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_fifo" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo
   (\bus_wide_gen.offset_valid ,
    full_n_reg_0,
    dout_vld_reg_0,
    \dout_reg[31] ,
    \dout_reg[33] ,
    p_54_in,
    \dout_reg[33]_0 ,
    \dout_reg[32] ,
    dout_vld_reg_1,
    E,
    \bus_wide_gen.pad_oh_reg_reg[2] ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \dout_reg[30] ,
    \dout_reg[10] ,
    \dout_reg[21] ,
    \dout_reg[27] ,
    tmp_valid_reg,
    D,
    dout_vld_reg_2,
    SR,
    ap_clk,
    \bus_wide_gen.ready_for_data__0_1 ,
    CO,
    ap_rst_n,
    Q,
    S,
    AWREADY_Dummy,
    full_n_reg_1,
    \dout_reg[33]_1 ,
    burst_valid,
    WREADY_Dummy,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    \dout_reg[0] ,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    \bus_wide_gen.data_gen[2].strb_buf_reg[2] ,
    \bus_wide_gen.len_cnt_reg );
  output \bus_wide_gen.offset_valid ;
  output full_n_reg_0;
  output dout_vld_reg_0;
  output \dout_reg[31] ;
  output \dout_reg[33] ;
  output p_54_in;
  output [0:0]\dout_reg[33]_0 ;
  output [0:0]\dout_reg[32] ;
  output [0:0]dout_vld_reg_1;
  output [0:0]E;
  output [0:0]\bus_wide_gen.pad_oh_reg_reg[2] ;
  output [0:0]\bus_wide_gen.pad_oh_reg_reg[1] ;
  output [0:0]\dout_reg[30] ;
  output [3:0]\dout_reg[10] ;
  output [3:0]\dout_reg[21] ;
  output [1:0]\dout_reg[27] ;
  output [0:0]tmp_valid_reg;
  output [2:0]D;
  output dout_vld_reg_2;
  input [0:0]SR;
  input ap_clk;
  input \bus_wide_gen.ready_for_data__0_1 ;
  input [0:0]CO;
  input ap_rst_n;
  input [31:0]Q;
  input [1:0]S;
  input AWREADY_Dummy;
  input full_n_reg_1;
  input [1:0]\dout_reg[33]_1 ;
  input burst_valid;
  input WREADY_Dummy;
  input \bus_wide_gen.data_valid_reg ;
  input \bus_wide_gen.data_valid_reg_0 ;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input [2:0]\dout_reg[0] ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  input \bus_wide_gen.data_gen[2].strb_buf_reg[2] ;
  input [29:0]\bus_wide_gen.len_cnt_reg ;

  wire AWREADY_Dummy;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_35;
  wire U_fifo_srl_n_37;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire WREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.data_gen[2].strb_buf_reg[2] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire [29:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.offset_valid ;
  wire [0:0]\bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire [0:0]\bus_wide_gen.pad_oh_reg_reg[2] ;
  wire \bus_wide_gen.ready_for_data__0_1 ;
  wire [2:0]\dout_reg[0] ;
  wire [3:0]\dout_reg[10] ;
  wire [3:0]\dout_reg[21] ;
  wire [1:0]\dout_reg[27] ;
  wire [0:0]\dout_reg[30] ;
  wire \dout_reg[31] ;
  wire [0:0]\dout_reg[32] ;
  wire \dout_reg[33] ;
  wire [0:0]\dout_reg[33]_0 ;
  wire [1:0]\dout_reg[33]_1 ;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_1_in;
  wire p_54_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[3]_i_3__0_n_0 ;
  wire [3:0]raddr_reg;
  wire [0:0]tmp_valid_reg;

  bd_0_hls_inst_0_kernel_gmem0_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .CO(CO),
        .D({U_fifo_srl_n_6,U_fifo_srl_n_7,U_fifo_srl_n_8}),
        .E(U_fifo_srl_n_4),
        .Q(Q),
        .S(S),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_2),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .\bus_wide_gen.data_gen[2].strb_buf_reg[2] (\bus_wide_gen.data_gen[2].strb_buf_reg[2] ),
        .\bus_wide_gen.data_gen[3].data_buf_reg[24] (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.first_pad_reg (E),
        .\bus_wide_gen.len_cnt_reg (\bus_wide_gen.len_cnt_reg ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.pad_oh_reg_reg[1] ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .\bus_wide_gen.pad_oh_reg_reg[2] (\bus_wide_gen.pad_oh_reg_reg[2] ),
        .\bus_wide_gen.pad_oh_reg_reg[2]_0 (D),
        .\bus_wide_gen.ready_for_data__0_1 (\bus_wide_gen.ready_for_data__0_1 ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[10]_0 (\dout_reg[10] ),
        .\dout_reg[21]_0 (\dout_reg[21] ),
        .\dout_reg[27]_0 (\dout_reg[27] ),
        .\dout_reg[30]_0 (\dout_reg[30] ),
        .\dout_reg[31]_0 (\dout_reg[31] ),
        .\dout_reg[32]_0 (\dout_reg[32] ),
        .\dout_reg[33]_0 (\dout_reg[33] ),
        .\dout_reg[33]_1 (\dout_reg[33]_0 ),
        .\dout_reg[33]_2 (\dout_reg[33]_1 ),
        .\dout_reg[33]_3 (raddr_reg),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .dout_vld_reg_1(dout_vld_reg_2),
        .dout_vld_reg_2(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_35),
        .full_n_reg(U_fifo_srl_n_37),
        .full_n_reg_0(full_n_reg_1),
        .full_n_reg_1(full_n_reg_0),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11,U_fifo_srl_n_12}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .p_1_in(p_1_in),
        .p_54_in(p_54_in),
        .pop(pop),
        .push(push),
        .\raddr_reg[3] (\raddr[3]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[95]_i_1 
       (.I0(full_n_reg_1),
        .I1(AWREADY_Dummy),
        .I2(full_n_reg_0),
        .O(tmp_valid_reg));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_35),
        .Q(\bus_wide_gen.offset_valid ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(empty_n_i_2_n_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_37),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_37),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_37),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_37),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_37),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \raddr[3]_i_3__0 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[2]),
        .I2(raddr_reg[1]),
        .O(\raddr[3]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_fifo" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized0
   (wreq_valid,
    full_n_reg_0,
    full_n_reg_1,
    valid_length,
    Q,
    D,
    S,
    \dout_reg[72] ,
    \dout_reg[76] ,
    \dout_reg[80] ,
    \dout_reg[84] ,
    \dout_reg[88] ,
    \dout_reg[92] ,
    \dout_reg[94] ,
    SR,
    ap_clk,
    \dout_reg[94]_0 ,
    AWREADY_Dummy,
    \dout_reg[94]_1 ,
    wrsp_ready,
    ap_rst_n,
    next_wreq,
    \mOutPtr_reg[0]_0 ,
    first_iter_0_reg_145,
    \mOutPtr_reg[0]_1 ,
    push,
    in);
  output wreq_valid;
  output full_n_reg_0;
  output full_n_reg_1;
  output valid_length;
  output [94:0]Q;
  output [0:0]D;
  output [3:0]S;
  output [3:0]\dout_reg[72] ;
  output [3:0]\dout_reg[76] ;
  output [3:0]\dout_reg[80] ;
  output [3:0]\dout_reg[84] ;
  output [3:0]\dout_reg[88] ;
  output [3:0]\dout_reg[92] ;
  output [1:0]\dout_reg[94] ;
  input [0:0]SR;
  input ap_clk;
  input \dout_reg[94]_0 ;
  input AWREADY_Dummy;
  input \dout_reg[94]_1 ;
  input wrsp_ready;
  input ap_rst_n;
  input next_wreq;
  input \mOutPtr_reg[0]_0 ;
  input first_iter_0_reg_145;
  input \mOutPtr_reg[0]_1 ;
  input push;
  input [94:0]in;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [94:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [3:0]\dout_reg[72] ;
  wire [3:0]\dout_reg[76] ;
  wire [3:0]\dout_reg[80] ;
  wire [3:0]\dout_reg[84] ;
  wire [3:0]\dout_reg[88] ;
  wire [3:0]\dout_reg[92] ;
  wire [1:0]\dout_reg[94] ;
  wire \dout_reg[94]_0 ;
  wire \dout_reg[94]_1 ;
  wire dout_vld_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_reg_n_0;
  wire first_iter_0_reg_145;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [94:0]in;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire \mOutPtr[3]_i_3_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire next_wreq;
  wire p_12_in;
  wire p_8_in;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;

  bd_0_hls_inst_0_kernel_gmem0_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[72]_0 (\dout_reg[72] ),
        .\dout_reg[76]_0 (\dout_reg[76] ),
        .\dout_reg[80]_0 (\dout_reg[80] ),
        .\dout_reg[84]_0 (\dout_reg[84] ),
        .\dout_reg[88]_0 (\dout_reg[88] ),
        .\dout_reg[92]_0 (\dout_reg[92] ),
        .\dout_reg[94]_0 (\dout_reg[94] ),
        .\dout_reg[94]_1 (\dout_reg[94]_0 ),
        .\dout_reg[94]_2 (\dout_reg[94]_1 ),
        .\dout_reg[94]_3 (empty_n_reg_n_0),
        .\dout_reg[94]_4 (\raddr_reg_n_0_[0] ),
        .\dout_reg[94]_5 (\raddr_reg_n_0_[1] ),
        .\dout_reg[94]_6 (\raddr_reg_n_0_[2] ),
        .full_n_reg(full_n_reg_1),
        .in(in),
        .push(push),
        .tmp_valid_reg(wreq_valid),
        .valid_length(valid_length),
        .wrsp_ready(wrsp_ready));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__0
       (.I0(empty_n_reg_n_0),
        .I1(\dout_reg[94]_0 ),
        .I2(AWREADY_Dummy),
        .I3(\dout_reg[94]_1 ),
        .I4(wreq_valid),
        .I5(wrsp_ready),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    empty_n_i_3
       (.I0(\mOutPtr[3]_i_3_n_0 ),
        .I1(empty_n_reg_n_0),
        .I2(next_wreq),
        .I3(wreq_valid),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_0),
        .I2(full_n_reg_0),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hD02F)) 
    \mOutPtr[3]_i_1__2 
       (.I0(wreq_valid),
        .I1(next_wreq),
        .I2(empty_n_reg_n_0),
        .I3(\mOutPtr[3]_i_3_n_0 ),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[3]_i_3 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(first_iter_0_reg_145),
        .I3(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h0075)) 
    \mOutPtr[3]_i_4 
       (.I0(empty_n_reg_n_0),
        .I1(next_wreq),
        .I2(wreq_valid),
        .I3(\mOutPtr[3]_i_3_n_0 ),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h00007777FFF88888)) 
    \raddr[0]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(p_8_in),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h33CCDD20DD20DD20)) 
    \raddr[1]_i_1 
       (.I0(p_8_in),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3CF0F0D0F0D0F0D0)) 
    \raddr[2]_i_1 
       (.I0(p_8_in),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_fifo" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized0_1
   (rreq_valid,
    full_n_reg_0,
    \first_iter_0_reg_145_reg[0] ,
    \bus_wide_gen.data_valid_reg ,
    tmp_valid0,
    Q,
    S,
    \dout_reg[72] ,
    \dout_reg[68] ,
    D,
    \dout_reg[80] ,
    \dout_reg[84] ,
    \dout_reg[88] ,
    \dout_reg[92] ,
    \dout_reg[94] ,
    SR,
    ap_clk,
    first_iter_0_reg_145,
    gmem1_ARREADY,
    gmem0_AWREADY,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    gmem0_RVALID,
    ap_enable_reg_pp0_iter9,
    \raddr_reg[7]_i_6 ,
    \raddr_reg[7]_i_6_0 ,
    \raddr_reg[7]_i_6_1 ,
    ARREADY_Dummy,
    \dout_reg[94]_0 ,
    \dout_reg[94]_1 ,
    E,
    icmp_ln25_1_reg_2750,
    push,
    in);
  output rreq_valid;
  output full_n_reg_0;
  output \first_iter_0_reg_145_reg[0] ;
  output \bus_wide_gen.data_valid_reg ;
  output tmp_valid0;
  output [94:0]Q;
  output [3:0]S;
  output [3:0]\dout_reg[72] ;
  output [3:0]\dout_reg[68] ;
  output [0:0]D;
  output [3:0]\dout_reg[80] ;
  output [3:0]\dout_reg[84] ;
  output [3:0]\dout_reg[88] ;
  output [3:0]\dout_reg[92] ;
  output [1:0]\dout_reg[94] ;
  input [0:0]SR;
  input ap_clk;
  input first_iter_0_reg_145;
  input gmem1_ARREADY;
  input gmem0_AWREADY;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input gmem0_RVALID;
  input ap_enable_reg_pp0_iter9;
  input \raddr_reg[7]_i_6 ;
  input \raddr_reg[7]_i_6_0 ;
  input [0:0]\raddr_reg[7]_i_6_1 ;
  input ARREADY_Dummy;
  input \dout_reg[94]_0 ;
  input \dout_reg[94]_1 ;
  input [0:0]E;
  input icmp_ln25_1_reg_2750;
  input push;
  input [94:0]in;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [94:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire \bus_wide_gen.data_valid_reg ;
  wire [3:0]\dout_reg[68] ;
  wire [3:0]\dout_reg[72] ;
  wire [3:0]\dout_reg[80] ;
  wire [3:0]\dout_reg[84] ;
  wire [3:0]\dout_reg[88] ;
  wire [3:0]\dout_reg[92] ;
  wire [1:0]\dout_reg[94] ;
  wire \dout_reg[94]_0 ;
  wire \dout_reg[94]_1 ;
  wire dout_vld_i_1__5_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__5_n_0;
  wire empty_n_reg_n_0;
  wire first_iter_0_reg_145;
  wire \first_iter_0_reg_145_reg[0] ;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__5_n_0;
  wire full_n_reg_0;
  wire gmem0_AWREADY;
  wire gmem0_RVALID;
  wire gmem1_ARREADY;
  wire icmp_ln25_1_reg_2750;
  wire [94:0]in;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_2__1_n_0 ;
  wire \mOutPtr[3]_i_3__1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire p_12_in;
  wire p_8_in;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg[7]_i_6 ;
  wire \raddr_reg[7]_i_6_0 ;
  wire [0:0]\raddr_reg[7]_i_6_1 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire rreq_valid;
  wire tmp_valid0;

  bd_0_hls_inst_0_kernel_gmem0_m_axi_srl__parameterized0_2 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .E(E),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[68]_0 (\dout_reg[68] ),
        .\dout_reg[72]_0 (\dout_reg[72] ),
        .\dout_reg[80]_0 (\dout_reg[80] ),
        .\dout_reg[84]_0 (\dout_reg[84] ),
        .\dout_reg[88]_0 (\dout_reg[88] ),
        .\dout_reg[92]_0 (\dout_reg[92] ),
        .\dout_reg[94]_0 (\dout_reg[94] ),
        .\dout_reg[94]_1 (empty_n_reg_n_0),
        .\dout_reg[94]_2 (\dout_reg[94]_1 ),
        .\dout_reg[94]_3 (\dout_reg[94]_0 ),
        .\dout_reg[94]_4 (rreq_valid),
        .\dout_reg[94]_5 (\raddr_reg_n_0_[0] ),
        .\dout_reg[94]_6 (\raddr_reg_n_0_[1] ),
        .\dout_reg[94]_7 (\raddr_reg_n_0_[2] ),
        .in(in),
        .push(push),
        .tmp_valid0(tmp_valid0));
  LUT5 #(
    .INIT(32'hAAEAEAEA)) 
    dout_vld_i_1__5
       (.I0(empty_n_reg_n_0),
        .I1(rreq_valid),
        .I2(\dout_reg[94]_1 ),
        .I3(\dout_reg[94]_0 ),
        .I4(ARREADY_Dummy),
        .O(dout_vld_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_0),
        .Q(rreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_0),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h8808080888888888)) 
    empty_n_i_3__1
       (.I0(\mOutPtr[3]_i_3__1_n_0 ),
        .I1(empty_n_reg_n_0),
        .I2(\dout_reg[94]_1 ),
        .I3(\dout_reg[94]_0 ),
        .I4(ARREADY_Dummy),
        .I5(rreq_valid),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_i_2__5_n_0),
        .I2(full_n_reg_0),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hD5FF00002A00FFFF)) 
    \mOutPtr[3]_i_1__6 
       (.I0(rreq_valid),
        .I1(ARREADY_Dummy),
        .I2(\dout_reg[94]_0 ),
        .I3(\dout_reg[94]_1 ),
        .I4(empty_n_reg_n_0),
        .I5(\mOutPtr[3]_i_3__1_n_0 ),
        .O(\mOutPtr[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_2__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[3]_i_3__1 
       (.I0(full_n_reg_0),
        .I1(icmp_ln25_1_reg_2750),
        .I2(first_iter_0_reg_145),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000005DDD5555)) 
    \mOutPtr[3]_i_4__1 
       (.I0(empty_n_reg_n_0),
        .I1(\dout_reg[94]_1 ),
        .I2(\dout_reg[94]_0 ),
        .I3(ARREADY_Dummy),
        .I4(rreq_valid),
        .I5(\mOutPtr[3]_i_3__1_n_0 ),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[2]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[3]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h2AAA0000)) 
    mem_reg_i_7
       (.I0(first_iter_0_reg_145),
        .I1(gmem1_ARREADY),
        .I2(full_n_reg_0),
        .I3(gmem0_AWREADY),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(\first_iter_0_reg_145_reg[0] ));
  LUT6 #(
    .INIT(64'h00007777FFF88888)) 
    \raddr[0]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(p_8_in),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h33CCDD20DD20DD20)) 
    \raddr[1]_i_1 
       (.I0(p_8_in),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3CF0F0D0F0D0F0D0)) 
    \raddr[2]_i_1 
       (.I0(p_8_in),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h000000005555555D)) 
    \raddr_reg[7]_i_9 
       (.I0(gmem0_RVALID),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(\first_iter_0_reg_145_reg[0] ),
        .I3(\raddr_reg[7]_i_6 ),
        .I4(\raddr_reg[7]_i_6_0 ),
        .I5(\raddr_reg[7]_i_6_1 ),
        .O(\bus_wide_gen.data_valid_reg ));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_fifo" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized1
   (dout_vld_reg_0,
    gmem0_WREADY,
    ap_enable_reg_pp0_iter16_reg,
    full_n_reg_0,
    E,
    dout_vld_reg_1,
    dout,
    SR,
    ap_clk,
    mem_reg_i_3__1,
    icmp_ln25_2_reg_279_pp0_iter15_reg,
    ap_enable_reg_pp0_iter11,
    gmem1_RVALID,
    ap_enable_reg_pp0_iter9,
    ap_rst_n,
    full_n_reg_1,
    burst_valid,
    WREADY_Dummy,
    \bus_wide_gen.first_pad_reg ,
    \bus_wide_gen.first_pad_reg_0 ,
    \bus_wide_gen.data_gen[3].strb_buf_reg[3] ,
    \bus_wide_gen.offset_valid ,
    \bus_wide_gen.ready_for_data__0_1 ,
    we,
    mem_reg);
  output dout_vld_reg_0;
  output gmem0_WREADY;
  output ap_enable_reg_pp0_iter16_reg;
  output full_n_reg_0;
  output [0:0]E;
  output [0:0]dout_vld_reg_1;
  output [8:0]dout;
  input [0:0]SR;
  input ap_clk;
  input mem_reg_i_3__1;
  input icmp_ln25_2_reg_279_pp0_iter15_reg;
  input ap_enable_reg_pp0_iter11;
  input gmem1_RVALID;
  input ap_enable_reg_pp0_iter9;
  input ap_rst_n;
  input full_n_reg_1;
  input burst_valid;
  input WREADY_Dummy;
  input \bus_wide_gen.first_pad_reg ;
  input \bus_wide_gen.first_pad_reg_0 ;
  input \bus_wide_gen.data_gen[3].strb_buf_reg[3] ;
  input \bus_wide_gen.offset_valid ;
  input \bus_wide_gen.ready_for_data__0_1 ;
  input we;
  input [7:0]mem_reg;

  wire [0:0]E;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter16_reg;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_wide_gen.data_gen[3].strb_buf_reg[3] ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.ready_for_data__0_1 ;
  wire [8:0]dout;
  wire dout_vld_i_1__1_n_0;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem0_WREADY;
  wire gmem1_RVALID;
  wire icmp_ln25_2_reg_279_pp0_iter15_reg;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire \mOutPtr[6]_i_1__0_n_0 ;
  wire \mOutPtr[6]_i_2_n_0 ;
  wire \mOutPtr[6]_i_3_n_0 ;
  wire \mOutPtr[6]_i_5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire [7:0]mem_reg;
  wire mem_reg_i_3__1;
  wire pop;
  wire [5:0]raddr;
  wire [5:0]rnext;
  wire \waddr[0]_i_1__1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire we;

  bd_0_hls_inst_0_kernel_gmem0_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter16_reg(ap_enable_reg_pp0_iter16_reg),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.ready_for_data__0_1 (\bus_wide_gen.ready_for_data__0_1 ),
        .dout(dout),
        .icmp_ln25_2_reg_279_pp0_iter15_reg(icmp_ln25_2_reg_279_pp0_iter15_reg),
        .mem_reg_0(dout_vld_reg_0),
        .mem_reg_1(empty_n_reg_n_0),
        .mem_reg_2(mem_reg),
        .mem_reg_i_3__1(mem_reg_i_3__1),
        .pop(pop),
        .raddr(raddr),
        .rnext(rnext),
        .we(we));
  LUT6 #(
    .INIT(64'h8088AAAA00000000)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_2 
       (.I0(dout_vld_reg_0),
        .I1(burst_valid),
        .I2(WREADY_Dummy),
        .I3(\bus_wide_gen.first_pad_reg ),
        .I4(\bus_wide_gen.first_pad_reg_0 ),
        .I5(\bus_wide_gen.data_gen[3].strb_buf_reg[3] ),
        .O(E));
  LUT6 #(
    .INIT(64'h8088AAAA00000000)) 
    \bus_wide_gen.pad_oh_reg[3]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(burst_valid),
        .I2(WREADY_Dummy),
        .I3(\bus_wide_gen.first_pad_reg ),
        .I4(\bus_wide_gen.first_pad_reg_0 ),
        .I5(\bus_wide_gen.offset_valid ),
        .O(dout_vld_reg_1));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__1
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(\bus_wide_gen.offset_valid ),
        .I3(\bus_wide_gen.ready_for_data__0_1 ),
        .O(dout_vld_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_0),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[6]_i_1__0_n_0 ),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFF5FDF5FFF5FFF5)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_0),
        .I2(pop),
        .I3(gmem0_WREADY),
        .I4(full_n_reg_1),
        .I5(ap_enable_reg_pp0_iter11),
        .O(full_n_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(full_n_i_3__0_n_0),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(full_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(gmem0_WREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(mOutPtr18_out),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0E17878F0E1)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr[5]_i_2_n_0 ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr[5]_i_3_n_0 ),
        .O(\mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \mOutPtr[6]_i_1__0 
       (.I0(pop),
        .I1(gmem0_WREADY),
        .I2(full_n_reg_1),
        .I3(ap_enable_reg_pp0_iter11),
        .O(\mOutPtr[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0E17878F0E1)) 
    \mOutPtr[6]_i_2 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr[6]_i_3_n_0 ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr[6]_i_5_n_0 ),
        .O(\mOutPtr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mOutPtr[6]_i_3 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \mOutPtr[6]_i_4 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(full_n_reg_1),
        .I2(gmem0_WREADY),
        .I3(pop),
        .O(mOutPtr18_out));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[6]_i_5 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[6]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[6]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h4F44)) 
    mem_reg_i_6__0
       (.I0(gmem0_WREADY),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(gmem1_RVALID),
        .I3(ap_enable_reg_pp0_iter9),
        .O(full_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \waddr[0]_i_1__1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[0] ),
        .O(\waddr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0F700FF00FF00FF0)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5A2A5AAA5AAA5AAA)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6C4C6CCC6CCC6CCC)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F80007FFF8000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7FFFFF80000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[0]_i_1__1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_fifo" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized2
   (next_wreq,
    \dout_reg[0] ,
    wrsp_valid,
    wrsp_ready,
    wrsp_read__0,
    valid_length,
    ap_clk,
    SR,
    ap_rst_n,
    wreq_valid,
    \tmp_addr_reg[63] ,
    AWREADY_Dummy,
    \bus_wide_gen.offset_full_n ,
    last_resp,
    dout_vld_reg_0,
    dout_vld_reg_1);
  output next_wreq;
  output \dout_reg[0] ;
  output wrsp_valid;
  output wrsp_ready;
  output wrsp_read__0;
  input valid_length;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input wreq_valid;
  input \tmp_addr_reg[63] ;
  input AWREADY_Dummy;
  input \bus_wide_gen.offset_full_n ;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;

  wire AWREADY_Dummy;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.offset_full_n ;
  wire \dout_reg[0] ;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__2_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire next_wreq;
  wire p_12_in;
  wire p_8_in;
  wire \raddr[0]_i_1__0_n_0 ;
  wire [3:0]raddr_reg;
  wire \tmp_addr_reg[63] ;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_read__0;
  wire wrsp_ready;
  wire wrsp_valid;

  bd_0_hls_inst_0_kernel_gmem0_m_axi_srl__parameterized1 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9}),
        .E(U_fifo_srl_n_5),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_2),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (wrsp_valid),
        .dout_vld_reg(empty_n_reg_n_0),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .empty_n_reg(U_fifo_srl_n_15),
        .full_n_reg(next_wreq),
        .full_n_reg_0(wrsp_read__0),
        .full_n_reg_1(full_n_i_2__2_n_0),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13,U_fifo_srl_n_14}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .p_12_in(p_12_in),
        .p_8_in(p_8_in),
        .\raddr_reg[1] (U_fifo_srl_n_10),
        .\tmp_addr_reg[63] (wrsp_ready),
        .\tmp_addr_reg[63]_0 (\tmp_addr_reg[63] ),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_15),
        .Q(wrsp_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(empty_n_i_2__2_n_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_14),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_10),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_10),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_10),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_10),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_fifo" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized2_3
   (last_resp,
    dout_vld_reg_0,
    ost_ctrl_ready,
    push,
    ost_ctrl_info,
    ap_clk,
    SR,
    ap_rst_n,
    p_4_in,
    Q,
    ost_ctrl_valid,
    ursp_ready,
    wrsp_type);
  output last_resp;
  output dout_vld_reg_0;
  output ost_ctrl_ready;
  input push;
  input ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input p_4_in;
  input [0:0]Q;
  input ost_ctrl_valid;
  input ursp_ready;
  input wrsp_type;

  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_1;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__10_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__10_n_0;
  wire full_n_i_2__10_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_1__9_n_0 ;
  wire \mOutPtr[3]_i_1__8_n_0 ;
  wire \mOutPtr[4]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_2__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_4_in;
  wire p_8_in;
  wire push;
  wire \raddr[0]_i_1__5_n_0 ;
  wire \raddr[1]_i_1__4_n_0 ;
  wire \raddr[2]_i_1__4_n_0 ;
  wire \raddr[3]_i_1__4_n_0 ;
  wire \raddr[3]_i_2__4_n_0 ;
  wire \raddr[3]_i_3__4_n_0 ;
  wire [3:0]raddr_reg;
  wire ursp_ready;
  wire wrsp_type;

  bd_0_hls_inst_0_kernel_gmem0_m_axi_srl__parameterized1_4 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg(empty_n_reg_n_0),
        .dout_vld_reg_0(Q),
        .dout_vld_reg_1(dout_vld_reg_0),
        .empty_n_reg(U_fifo_srl_n_1),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_1),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(empty_n_i_2__10_n_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__10_n_0));
  LUT6 #(
    .INIT(64'h7000000070707070)) 
    empty_n_i_3__2
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(empty_n_reg_n_0),
        .I3(Q),
        .I4(p_4_in),
        .I5(dout_vld_reg_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(full_n_i_2__10_n_0),
        .I2(ost_ctrl_ready),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_0),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__9 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__9 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__8 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h2AFFD500D500D500)) 
    \mOutPtr[4]_i_1__2 
       (.I0(dout_vld_reg_0),
        .I1(p_4_in),
        .I2(Q),
        .I3(empty_n_reg_n_0),
        .I4(ost_ctrl_valid),
        .I5(ost_ctrl_ready),
        .O(\mOutPtr[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__4 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h7F55000000000000)) 
    \mOutPtr[4]_i_3__4 
       (.I0(empty_n_reg_n_0),
        .I1(Q),
        .I2(p_4_in),
        .I3(dout_vld_reg_0),
        .I4(ost_ctrl_ready),
        .I5(ost_ctrl_valid),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[4]_i_2__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__5 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__4 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[0]),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__4 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5555FFFD5555)) 
    \raddr[3]_i_1__4 
       (.I0(\raddr[3]_i_3__4_n_0 ),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[3]),
        .I4(p_8_in),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCC999)) 
    \raddr[3]_i_2__4 
       (.I0(raddr_reg[2]),
        .I1(raddr_reg[3]),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .I4(raddr_reg[1]),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__4 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .O(\raddr[3]_i_3__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[0]_i_1__5_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[1]_i_1__4_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[2]_i_1__4_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[3]_i_2__4_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_fifo" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized2_5
   (burst_valid,
    full_n_reg_0,
    empty_n_reg_0,
    din,
    push,
    ost_ctrl_info,
    ap_clk,
    SR,
    pop,
    ap_rst_n,
    ost_ctrl_valid,
    Q,
    \mOutPtr_reg[4]_0 ,
    dout_vld_reg_0,
    RREADY_Dummy);
  output burst_valid;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]din;
  input push;
  input ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input pop;
  input ap_rst_n;
  input ost_ctrl_valid;
  input [0:0]Q;
  input \mOutPtr_reg[4]_0 ;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire [0:0]din;
  wire dout_vld_i_1__12_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__12_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__12_n_0;
  wire full_n_i_2__12_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_2__3_n_0 ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__6_n_0 ;
  wire \raddr[1]_i_1__3_n_0 ;
  wire \raddr[2]_i_1__3_n_0 ;
  wire \raddr[3]_i_1__3_n_0 ;
  wire \raddr[3]_i_2__3_n_0 ;
  wire \raddr[3]_i_3__3_n_0 ;
  wire [3:0]raddr_reg;

  bd_0_hls_inst_0_kernel_gmem0_m_axi_srl__parameterized1_9 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .din(din),
        .mem_reg(burst_valid),
        .mem_reg_0(Q),
        .ost_ctrl_info(ost_ctrl_info),
        .pop(pop),
        .push(push));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__12
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__12_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(empty_n_i_2__12_n_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_12_in),
        .I4(\mOutPtr[4]_i_1__7_n_0 ),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__12
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(full_n_i_2__12_n_0),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__12
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__8 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__8 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hB0FF4F004F004F00)) 
    \mOutPtr[4]_i_1__7 
       (.I0(\mOutPtr_reg[4]_0 ),
        .I1(Q),
        .I2(burst_valid),
        .I3(empty_n_reg_0),
        .I4(full_n_reg_0),
        .I5(ost_ctrl_valid),
        .O(\mOutPtr[4]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h8808880808088808)) 
    \mOutPtr[4]_i_4__1 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(\mOutPtr_reg[4]_0 ),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[3]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[4]_i_2__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__6 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__3 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[0]),
        .I2(empty_n_reg_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__3 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD55555555)) 
    \raddr[3]_i_1__3 
       (.I0(\raddr[3]_i_3__3_n_0 ),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[3]),
        .I4(raddr_reg[0]),
        .I5(p_8_in),
        .O(\raddr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCC999)) 
    \raddr[3]_i_2__3 
       (.I0(raddr_reg[2]),
        .I1(raddr_reg[3]),
        .I2(empty_n_reg_0),
        .I3(p_12_in),
        .I4(raddr_reg[1]),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__3 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .O(\raddr[3]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h0070007070700070)) 
    \raddr[3]_i_4__0 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(\mOutPtr_reg[4]_0 ),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[0]_i_1__6_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[1]_i_1__3_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[2]_i_1__3_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[3]_i_2__3_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_fifo" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized2_6
   (ost_ctrl_ready,
    SR,
    ap_clk,
    ap_rst_n,
    ost_ctrl_valid,
    RBURST_READY_Dummy);
  output ost_ctrl_ready;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_valid;
  input RBURST_READY_Dummy;

  wire RBURST_READY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__11_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__11_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__11_n_0;
  wire full_n_i_2__11_n_0;
  wire full_n_i_3_n_0;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire \mOutPtr[2]_i_1__12_n_0 ;
  wire \mOutPtr[3]_i_1__11_n_0 ;
  wire \mOutPtr[4]_i_1__9_n_0 ;
  wire \mOutPtr[4]_i_2__7_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire need_rlast;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;

  LUT3 #(
    .INIT(8'hF4)) 
    dout_vld_i_1__11
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_0),
        .O(dout_vld_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__11_n_0),
        .Q(need_rlast),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(empty_n_i_2__11_n_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_12_in),
        .I4(\mOutPtr[4]_i_1__9_n_0 ),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__11
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDF5FFF5F)) 
    full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(full_n_i_2__11_n_0),
        .I2(full_n_i_3_n_0),
        .I3(ost_ctrl_ready),
        .I4(ost_ctrl_valid),
        .O(full_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__11
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    full_n_i_3
       (.I0(need_rlast),
        .I1(RBURST_READY_Dummy),
        .I2(empty_n_reg_n_0),
        .O(full_n_i_3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_0),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__12 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__12 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__11 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'h77878888)) 
    \mOutPtr[4]_i_1__9 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(need_rlast),
        .I3(RBURST_READY_Dummy),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h75000000)) 
    \mOutPtr[4]_i_3__6 
       (.I0(empty_n_reg_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(ost_ctrl_ready),
        .I4(ost_ctrl_valid),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_0 ),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_0 ),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_0 ),
        .D(\mOutPtr[2]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_0 ),
        .D(\mOutPtr[3]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_0 ),
        .D(\mOutPtr[4]_i_2__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_fifo" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized3
   (full_n_reg_0,
    push,
    \ap_CS_fsm_reg[1] ,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0_reg,
    dout_vld_reg_0,
    ap_enable_reg_pp0_iter15_reg,
    D,
    ap_enable_reg_pp0_iter0_reg_0,
    E,
    ap_block_pp0_stage0_subdone,
    \icmp_ln25_2_reg_279_pp0_iter15_reg_reg[0]__0 ,
    \i_fu_80_reg[30] ,
    \icmp_ln25_2_reg_279_reg[0] ,
    \icmp_ln25_2_reg_279_reg[0]_0 ,
    \icmp_ln25_1_reg_275_reg[0] ,
    push_1,
    we,
    \bus_wide_gen.ready_for_data__0 ,
    push_0,
    p_4_in,
    SR,
    ap_clk,
    first_iter_0_reg_145,
    \first_iter_0_reg_145_reg[0] ,
    gmem1_ARREADY,
    icmp_ln25_1_reg_275,
    ap_start,
    Q,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    ap_enable_reg_pp0_iter15,
    dout_vld_reg_1,
    dout_vld_reg_2,
    dout_vld_reg_3,
    dout_vld_reg_4,
    ap_enable_reg_pp0_iter9,
    gmem0_RVALID,
    icmp_ln25_2_reg_279_pp0_iter15_reg,
    vSize,
    \i_fu_80_reg[30]_0 ,
    icmp_ln25_2_reg_279,
    icmp_ln25_2_reg_279_pp0_iter1_reg,
    wrsp_read__0,
    gmem0_AWREADY,
    ap_enable_reg_pp0_iter11,
    gmem0_WREADY,
    last_resp,
    \mOutPtr_reg[3]_0 ,
    \mOutPtr_reg[3]_1 ,
    wrsp_valid,
    gmem0_ARREADY,
    need_wrsp);
  output full_n_reg_0;
  output push;
  output \ap_CS_fsm_reg[1] ;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter0_reg;
  output dout_vld_reg_0;
  output ap_enable_reg_pp0_iter15_reg;
  output [1:0]D;
  output ap_enable_reg_pp0_iter0_reg_0;
  output [0:0]E;
  output ap_block_pp0_stage0_subdone;
  output \icmp_ln25_2_reg_279_pp0_iter15_reg_reg[0]__0 ;
  output [29:0]\i_fu_80_reg[30] ;
  output \icmp_ln25_2_reg_279_reg[0] ;
  output \icmp_ln25_2_reg_279_reg[0]_0 ;
  output \icmp_ln25_1_reg_275_reg[0] ;
  output push_1;
  output we;
  output \bus_wide_gen.ready_for_data__0 ;
  output push_0;
  output p_4_in;
  input [0:0]SR;
  input ap_clk;
  input first_iter_0_reg_145;
  input \first_iter_0_reg_145_reg[0] ;
  input gmem1_ARREADY;
  input icmp_ln25_1_reg_275;
  input ap_start;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter15;
  input dout_vld_reg_1;
  input dout_vld_reg_2;
  input dout_vld_reg_3;
  input dout_vld_reg_4;
  input ap_enable_reg_pp0_iter9;
  input gmem0_RVALID;
  input icmp_ln25_2_reg_279_pp0_iter15_reg;
  input [31:0]vSize;
  input [30:0]\i_fu_80_reg[30]_0 ;
  input icmp_ln25_2_reg_279;
  input icmp_ln25_2_reg_279_pp0_iter1_reg;
  input wrsp_read__0;
  input gmem0_AWREADY;
  input ap_enable_reg_pp0_iter11;
  input gmem0_WREADY;
  input last_resp;
  input [0:0]\mOutPtr_reg[3]_0 ;
  input \mOutPtr_reg[3]_1 ;
  input wrsp_valid;
  input gmem0_ARREADY;
  input need_wrsp;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter15_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire ap_start;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire dout_vld_i_1__3_n_0;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire dout_vld_reg_4;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__3_n_0;
  wire empty_n_reg_n_0;
  wire first_iter_0_reg_145;
  wire \first_iter_0_reg_145_reg[0] ;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_reg_0;
  wire gmem0_ARREADY;
  wire gmem0_AWREADY;
  wire gmem0_BVALID;
  wire gmem0_RVALID;
  wire gmem0_WREADY;
  wire gmem1_ARREADY;
  wire \i_fu_80[30]_i_10_n_0 ;
  wire \i_fu_80[30]_i_11_n_0 ;
  wire \i_fu_80[30]_i_12_n_0 ;
  wire \i_fu_80[30]_i_13_n_0 ;
  wire \i_fu_80[30]_i_15_n_0 ;
  wire \i_fu_80[30]_i_16_n_0 ;
  wire \i_fu_80[30]_i_17_n_0 ;
  wire \i_fu_80[30]_i_18_n_0 ;
  wire \i_fu_80[30]_i_19_n_0 ;
  wire \i_fu_80[30]_i_20_n_0 ;
  wire \i_fu_80[30]_i_21_n_0 ;
  wire \i_fu_80[30]_i_22_n_0 ;
  wire \i_fu_80[30]_i_24_n_0 ;
  wire \i_fu_80[30]_i_25_n_0 ;
  wire \i_fu_80[30]_i_26_n_0 ;
  wire \i_fu_80[30]_i_27_n_0 ;
  wire \i_fu_80[30]_i_28_n_0 ;
  wire \i_fu_80[30]_i_29_n_0 ;
  wire \i_fu_80[30]_i_30_n_0 ;
  wire \i_fu_80[30]_i_31_n_0 ;
  wire \i_fu_80[30]_i_32_n_0 ;
  wire \i_fu_80[30]_i_33_n_0 ;
  wire \i_fu_80[30]_i_34_n_0 ;
  wire \i_fu_80[30]_i_35_n_0 ;
  wire \i_fu_80[30]_i_36_n_0 ;
  wire \i_fu_80[30]_i_37_n_0 ;
  wire \i_fu_80[30]_i_38_n_0 ;
  wire \i_fu_80[30]_i_39_n_0 ;
  wire \i_fu_80[30]_i_6_n_0 ;
  wire \i_fu_80[30]_i_7_n_0 ;
  wire \i_fu_80[30]_i_8_n_0 ;
  wire \i_fu_80[30]_i_9_n_0 ;
  wire \i_fu_80_reg[12]_i_1_n_0 ;
  wire \i_fu_80_reg[12]_i_1_n_1 ;
  wire \i_fu_80_reg[12]_i_1_n_2 ;
  wire \i_fu_80_reg[12]_i_1_n_3 ;
  wire \i_fu_80_reg[16]_i_1_n_0 ;
  wire \i_fu_80_reg[16]_i_1_n_1 ;
  wire \i_fu_80_reg[16]_i_1_n_2 ;
  wire \i_fu_80_reg[16]_i_1_n_3 ;
  wire \i_fu_80_reg[20]_i_1_n_0 ;
  wire \i_fu_80_reg[20]_i_1_n_1 ;
  wire \i_fu_80_reg[20]_i_1_n_2 ;
  wire \i_fu_80_reg[20]_i_1_n_3 ;
  wire \i_fu_80_reg[24]_i_1_n_0 ;
  wire \i_fu_80_reg[24]_i_1_n_1 ;
  wire \i_fu_80_reg[24]_i_1_n_2 ;
  wire \i_fu_80_reg[24]_i_1_n_3 ;
  wire \i_fu_80_reg[28]_i_1_n_0 ;
  wire \i_fu_80_reg[28]_i_1_n_1 ;
  wire \i_fu_80_reg[28]_i_1_n_2 ;
  wire \i_fu_80_reg[28]_i_1_n_3 ;
  wire [29:0]\i_fu_80_reg[30] ;
  wire [30:0]\i_fu_80_reg[30]_0 ;
  wire \i_fu_80_reg[30]_i_14_n_0 ;
  wire \i_fu_80_reg[30]_i_14_n_1 ;
  wire \i_fu_80_reg[30]_i_14_n_2 ;
  wire \i_fu_80_reg[30]_i_14_n_3 ;
  wire \i_fu_80_reg[30]_i_23_n_0 ;
  wire \i_fu_80_reg[30]_i_23_n_1 ;
  wire \i_fu_80_reg[30]_i_23_n_2 ;
  wire \i_fu_80_reg[30]_i_23_n_3 ;
  wire \i_fu_80_reg[30]_i_3_n_3 ;
  wire \i_fu_80_reg[30]_i_4_n_1 ;
  wire \i_fu_80_reg[30]_i_4_n_2 ;
  wire \i_fu_80_reg[30]_i_4_n_3 ;
  wire \i_fu_80_reg[30]_i_5_n_0 ;
  wire \i_fu_80_reg[30]_i_5_n_1 ;
  wire \i_fu_80_reg[30]_i_5_n_2 ;
  wire \i_fu_80_reg[30]_i_5_n_3 ;
  wire \i_fu_80_reg[4]_i_1_n_0 ;
  wire \i_fu_80_reg[4]_i_1_n_1 ;
  wire \i_fu_80_reg[4]_i_1_n_2 ;
  wire \i_fu_80_reg[4]_i_1_n_3 ;
  wire \i_fu_80_reg[8]_i_1_n_0 ;
  wire \i_fu_80_reg[8]_i_1_n_1 ;
  wire \i_fu_80_reg[8]_i_1_n_2 ;
  wire \i_fu_80_reg[8]_i_1_n_3 ;
  wire icmp_ln25_1_fu_198_p2;
  wire icmp_ln25_1_reg_275;
  wire \icmp_ln25_1_reg_275_reg[0] ;
  wire icmp_ln25_2_fu_213_p2;
  wire icmp_ln25_2_reg_279;
  wire \icmp_ln25_2_reg_279[0]_i_10_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_11_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_13_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_14_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_15_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_16_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_17_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_18_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_19_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_20_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_22_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_23_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_24_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_25_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_26_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_27_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_28_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_29_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_30_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_31_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_32_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_33_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_34_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_35_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_36_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_37_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_4_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_5_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_6_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_7_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_8_n_0 ;
  wire \icmp_ln25_2_reg_279[0]_i_9_n_0 ;
  wire icmp_ln25_2_reg_279_pp0_iter15_reg;
  wire \icmp_ln25_2_reg_279_pp0_iter15_reg_reg[0]__0 ;
  wire icmp_ln25_2_reg_279_pp0_iter1_reg;
  wire \icmp_ln25_2_reg_279_reg[0] ;
  wire \icmp_ln25_2_reg_279_reg[0]_0 ;
  wire \icmp_ln25_2_reg_279_reg[0]_i_12_n_0 ;
  wire \icmp_ln25_2_reg_279_reg[0]_i_12_n_1 ;
  wire \icmp_ln25_2_reg_279_reg[0]_i_12_n_2 ;
  wire \icmp_ln25_2_reg_279_reg[0]_i_12_n_3 ;
  wire \icmp_ln25_2_reg_279_reg[0]_i_21_n_0 ;
  wire \icmp_ln25_2_reg_279_reg[0]_i_21_n_1 ;
  wire \icmp_ln25_2_reg_279_reg[0]_i_21_n_2 ;
  wire \icmp_ln25_2_reg_279_reg[0]_i_21_n_3 ;
  wire \icmp_ln25_2_reg_279_reg[0]_i_2_n_1 ;
  wire \icmp_ln25_2_reg_279_reg[0]_i_2_n_2 ;
  wire \icmp_ln25_2_reg_279_reg[0]_i_2_n_3 ;
  wire \icmp_ln25_2_reg_279_reg[0]_i_3_n_0 ;
  wire \icmp_ln25_2_reg_279_reg[0]_i_3_n_1 ;
  wire \icmp_ln25_2_reg_279_reg[0]_i_3_n_2 ;
  wire \icmp_ln25_2_reg_279_reg[0]_i_3_n_3 ;
  wire last_resp;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__12_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire \mOutPtr[3]_i_3__0_n_0 ;
  wire [0:0]\mOutPtr_reg[3]_0 ;
  wire \mOutPtr_reg[3]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire need_wrsp;
  wire p_12_in;
  wire p_4_in;
  wire push;
  wire push_0;
  wire push_1;
  wire [31:31]trunc_ln25_fu_209_p1;
  wire [31:0]vSize;
  wire we;
  wire wrsp_read__0;
  wire wrsp_valid;
  wire [3:0]\NLW_i_fu_80_reg[30]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_80_reg[30]_i_23_O_UNCONNECTED ;
  wire [3:1]\NLW_i_fu_80_reg[30]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_fu_80_reg[30]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_80_reg[30]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_80_reg[30]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln25_2_reg_279_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln25_2_reg_279_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln25_2_reg_279_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln25_2_reg_279_reg[0]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[2]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ap_start),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_3_n_0 ),
        .I1(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h02020202020F0202)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(dout_vld_reg_1),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(dout_vld_reg_0),
        .I3(icmp_ln25_1_fu_198_p2),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\first_iter_0_reg_145_reg[0] ),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(icmp_ln25_1_fu_198_p2),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter10_i_1
       (.I0(dout_vld_reg_0),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h00A0C0A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter16_i_1
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(dout_vld_reg_1),
        .I2(ap_rst_n),
        .I3(dout_vld_reg_0),
        .I4(ap_start),
        .I5(Q[0]),
        .O(ap_enable_reg_pp0_iter15_reg));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hC0A0C000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\first_iter_0_reg_145_reg[0] ),
        .I2(ap_rst_n),
        .I3(dout_vld_reg_0),
        .I4(icmp_ln25_1_fu_198_p2),
        .O(ap_enable_reg_pp0_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hEEEEECEE)) 
    dout_vld_i_1__3
       (.I0(gmem0_BVALID),
        .I1(empty_n_reg_n_0),
        .I2(dout_vld_reg_0),
        .I3(dout_vld_reg_1),
        .I4(icmp_ln25_2_reg_279_pp0_iter15_reg),
        .O(dout_vld_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_0),
        .Q(gmem0_BVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    empty_n_i_1
       (.I0(empty_n_i_2__3_n_0),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_12_in),
        .I4(\mOutPtr[3]_i_1__12_n_0 ),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \first_iter_0_reg_145[0]_i_1 
       (.I0(\first_iter_0_reg_145_reg[0] ),
        .I1(icmp_ln25_1_reg_275),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(first_iter_0_reg_145),
        .I4(ap_start),
        .I5(Q[0]),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT5 #(
    .INIT(32'hDDF5F5FF)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_0),
        .I2(full_n_reg_0),
        .I3(\mOutPtr[3]_i_3__0_n_0 ),
        .I4(wrsp_read__0),
        .O(full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h09)) 
    \i_fu_80[30]_i_10 
       (.I0(\i_fu_80_reg[30]_0 [30]),
        .I1(vSize[30]),
        .I2(vSize[31]),
        .O(\i_fu_80[30]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \i_fu_80[30]_i_11 
       (.I0(\i_fu_80_reg[30]_0 [29]),
        .I1(vSize[29]),
        .I2(\i_fu_80_reg[30]_0 [28]),
        .I3(vSize[28]),
        .O(\i_fu_80[30]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \i_fu_80[30]_i_12 
       (.I0(\i_fu_80_reg[30]_0 [27]),
        .I1(vSize[27]),
        .I2(\i_fu_80_reg[30]_0 [26]),
        .I3(vSize[26]),
        .O(\i_fu_80[30]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \i_fu_80[30]_i_13 
       (.I0(\i_fu_80_reg[30]_0 [25]),
        .I1(vSize[25]),
        .I2(\i_fu_80_reg[30]_0 [24]),
        .I3(vSize[24]),
        .O(\i_fu_80[30]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \i_fu_80[30]_i_15 
       (.I0(vSize[22]),
        .I1(\i_fu_80_reg[30]_0 [22]),
        .I2(\i_fu_80_reg[30]_0 [23]),
        .I3(vSize[23]),
        .O(\i_fu_80[30]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \i_fu_80[30]_i_16 
       (.I0(vSize[20]),
        .I1(\i_fu_80_reg[30]_0 [20]),
        .I2(\i_fu_80_reg[30]_0 [21]),
        .I3(vSize[21]),
        .O(\i_fu_80[30]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \i_fu_80[30]_i_17 
       (.I0(vSize[18]),
        .I1(\i_fu_80_reg[30]_0 [18]),
        .I2(\i_fu_80_reg[30]_0 [19]),
        .I3(vSize[19]),
        .O(\i_fu_80[30]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \i_fu_80[30]_i_18 
       (.I0(vSize[16]),
        .I1(\i_fu_80_reg[30]_0 [16]),
        .I2(\i_fu_80_reg[30]_0 [17]),
        .I3(vSize[17]),
        .O(\i_fu_80[30]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \i_fu_80[30]_i_19 
       (.I0(\i_fu_80_reg[30]_0 [23]),
        .I1(vSize[23]),
        .I2(\i_fu_80_reg[30]_0 [22]),
        .I3(vSize[22]),
        .O(\i_fu_80[30]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \i_fu_80[30]_i_2 
       (.I0(icmp_ln25_1_fu_198_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[1] ),
        .O(E));
  LUT4 #(
    .INIT(16'h9009)) 
    \i_fu_80[30]_i_20 
       (.I0(\i_fu_80_reg[30]_0 [21]),
        .I1(vSize[21]),
        .I2(\i_fu_80_reg[30]_0 [20]),
        .I3(vSize[20]),
        .O(\i_fu_80[30]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \i_fu_80[30]_i_21 
       (.I0(\i_fu_80_reg[30]_0 [19]),
        .I1(vSize[19]),
        .I2(\i_fu_80_reg[30]_0 [18]),
        .I3(vSize[18]),
        .O(\i_fu_80[30]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \i_fu_80[30]_i_22 
       (.I0(\i_fu_80_reg[30]_0 [17]),
        .I1(vSize[17]),
        .I2(\i_fu_80_reg[30]_0 [16]),
        .I3(vSize[16]),
        .O(\i_fu_80[30]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \i_fu_80[30]_i_24 
       (.I0(vSize[14]),
        .I1(\i_fu_80_reg[30]_0 [14]),
        .I2(\i_fu_80_reg[30]_0 [15]),
        .I3(vSize[15]),
        .O(\i_fu_80[30]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \i_fu_80[30]_i_25 
       (.I0(vSize[12]),
        .I1(\i_fu_80_reg[30]_0 [12]),
        .I2(\i_fu_80_reg[30]_0 [13]),
        .I3(vSize[13]),
        .O(\i_fu_80[30]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \i_fu_80[30]_i_26 
       (.I0(vSize[10]),
        .I1(\i_fu_80_reg[30]_0 [10]),
        .I2(\i_fu_80_reg[30]_0 [11]),
        .I3(vSize[11]),
        .O(\i_fu_80[30]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \i_fu_80[30]_i_27 
       (.I0(vSize[8]),
        .I1(\i_fu_80_reg[30]_0 [8]),
        .I2(\i_fu_80_reg[30]_0 [9]),
        .I3(vSize[9]),
        .O(\i_fu_80[30]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \i_fu_80[30]_i_28 
       (.I0(\i_fu_80_reg[30]_0 [15]),
        .I1(vSize[15]),
        .I2(\i_fu_80_reg[30]_0 [14]),
        .I3(vSize[14]),
        .O(\i_fu_80[30]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \i_fu_80[30]_i_29 
       (.I0(\i_fu_80_reg[30]_0 [13]),
        .I1(vSize[13]),
        .I2(\i_fu_80_reg[30]_0 [12]),
        .I3(vSize[12]),
        .O(\i_fu_80[30]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \i_fu_80[30]_i_30 
       (.I0(\i_fu_80_reg[30]_0 [11]),
        .I1(vSize[11]),
        .I2(\i_fu_80_reg[30]_0 [10]),
        .I3(vSize[10]),
        .O(\i_fu_80[30]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \i_fu_80[30]_i_31 
       (.I0(\i_fu_80_reg[30]_0 [9]),
        .I1(vSize[9]),
        .I2(\i_fu_80_reg[30]_0 [8]),
        .I3(vSize[8]),
        .O(\i_fu_80[30]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \i_fu_80[30]_i_32 
       (.I0(vSize[6]),
        .I1(\i_fu_80_reg[30]_0 [6]),
        .I2(\i_fu_80_reg[30]_0 [7]),
        .I3(vSize[7]),
        .O(\i_fu_80[30]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \i_fu_80[30]_i_33 
       (.I0(vSize[4]),
        .I1(\i_fu_80_reg[30]_0 [4]),
        .I2(\i_fu_80_reg[30]_0 [5]),
        .I3(vSize[5]),
        .O(\i_fu_80[30]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \i_fu_80[30]_i_34 
       (.I0(vSize[2]),
        .I1(\i_fu_80_reg[30]_0 [2]),
        .I2(\i_fu_80_reg[30]_0 [3]),
        .I3(vSize[3]),
        .O(\i_fu_80[30]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \i_fu_80[30]_i_35 
       (.I0(vSize[0]),
        .I1(\i_fu_80_reg[30]_0 [0]),
        .I2(\i_fu_80_reg[30]_0 [1]),
        .I3(vSize[1]),
        .O(\i_fu_80[30]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \i_fu_80[30]_i_36 
       (.I0(\i_fu_80_reg[30]_0 [7]),
        .I1(vSize[7]),
        .I2(\i_fu_80_reg[30]_0 [6]),
        .I3(vSize[6]),
        .O(\i_fu_80[30]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \i_fu_80[30]_i_37 
       (.I0(\i_fu_80_reg[30]_0 [5]),
        .I1(vSize[5]),
        .I2(\i_fu_80_reg[30]_0 [4]),
        .I3(vSize[4]),
        .O(\i_fu_80[30]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \i_fu_80[30]_i_38 
       (.I0(\i_fu_80_reg[30]_0 [3]),
        .I1(vSize[3]),
        .I2(\i_fu_80_reg[30]_0 [2]),
        .I3(vSize[2]),
        .O(\i_fu_80[30]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \i_fu_80[30]_i_39 
       (.I0(\i_fu_80_reg[30]_0 [0]),
        .I1(vSize[0]),
        .I2(vSize[1]),
        .I3(\i_fu_80_reg[30]_0 [1]),
        .O(\i_fu_80[30]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \i_fu_80[30]_i_6 
       (.I0(vSize[31]),
        .I1(vSize[30]),
        .I2(\i_fu_80_reg[30]_0 [30]),
        .O(\i_fu_80[30]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \i_fu_80[30]_i_7 
       (.I0(vSize[28]),
        .I1(\i_fu_80_reg[30]_0 [28]),
        .I2(\i_fu_80_reg[30]_0 [29]),
        .I3(vSize[29]),
        .O(\i_fu_80[30]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \i_fu_80[30]_i_8 
       (.I0(vSize[26]),
        .I1(\i_fu_80_reg[30]_0 [26]),
        .I2(\i_fu_80_reg[30]_0 [27]),
        .I3(vSize[27]),
        .O(\i_fu_80[30]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \i_fu_80[30]_i_9 
       (.I0(vSize[24]),
        .I1(\i_fu_80_reg[30]_0 [24]),
        .I2(\i_fu_80_reg[30]_0 [25]),
        .I3(vSize[25]),
        .O(\i_fu_80[30]_i_9_n_0 ));
  CARRY4 \i_fu_80_reg[12]_i_1 
       (.CI(\i_fu_80_reg[8]_i_1_n_0 ),
        .CO({\i_fu_80_reg[12]_i_1_n_0 ,\i_fu_80_reg[12]_i_1_n_1 ,\i_fu_80_reg[12]_i_1_n_2 ,\i_fu_80_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_80_reg[30] [11:8]),
        .S(\i_fu_80_reg[30]_0 [12:9]));
  CARRY4 \i_fu_80_reg[16]_i_1 
       (.CI(\i_fu_80_reg[12]_i_1_n_0 ),
        .CO({\i_fu_80_reg[16]_i_1_n_0 ,\i_fu_80_reg[16]_i_1_n_1 ,\i_fu_80_reg[16]_i_1_n_2 ,\i_fu_80_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_80_reg[30] [15:12]),
        .S(\i_fu_80_reg[30]_0 [16:13]));
  CARRY4 \i_fu_80_reg[20]_i_1 
       (.CI(\i_fu_80_reg[16]_i_1_n_0 ),
        .CO({\i_fu_80_reg[20]_i_1_n_0 ,\i_fu_80_reg[20]_i_1_n_1 ,\i_fu_80_reg[20]_i_1_n_2 ,\i_fu_80_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_80_reg[30] [19:16]),
        .S(\i_fu_80_reg[30]_0 [20:17]));
  CARRY4 \i_fu_80_reg[24]_i_1 
       (.CI(\i_fu_80_reg[20]_i_1_n_0 ),
        .CO({\i_fu_80_reg[24]_i_1_n_0 ,\i_fu_80_reg[24]_i_1_n_1 ,\i_fu_80_reg[24]_i_1_n_2 ,\i_fu_80_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_80_reg[30] [23:20]),
        .S(\i_fu_80_reg[30]_0 [24:21]));
  CARRY4 \i_fu_80_reg[28]_i_1 
       (.CI(\i_fu_80_reg[24]_i_1_n_0 ),
        .CO({\i_fu_80_reg[28]_i_1_n_0 ,\i_fu_80_reg[28]_i_1_n_1 ,\i_fu_80_reg[28]_i_1_n_2 ,\i_fu_80_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_80_reg[30] [27:24]),
        .S(\i_fu_80_reg[30]_0 [28:25]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \i_fu_80_reg[30]_i_14 
       (.CI(\i_fu_80_reg[30]_i_23_n_0 ),
        .CO({\i_fu_80_reg[30]_i_14_n_0 ,\i_fu_80_reg[30]_i_14_n_1 ,\i_fu_80_reg[30]_i_14_n_2 ,\i_fu_80_reg[30]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\i_fu_80[30]_i_24_n_0 ,\i_fu_80[30]_i_25_n_0 ,\i_fu_80[30]_i_26_n_0 ,\i_fu_80[30]_i_27_n_0 }),
        .O(\NLW_i_fu_80_reg[30]_i_14_O_UNCONNECTED [3:0]),
        .S({\i_fu_80[30]_i_28_n_0 ,\i_fu_80[30]_i_29_n_0 ,\i_fu_80[30]_i_30_n_0 ,\i_fu_80[30]_i_31_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \i_fu_80_reg[30]_i_23 
       (.CI(1'b0),
        .CO({\i_fu_80_reg[30]_i_23_n_0 ,\i_fu_80_reg[30]_i_23_n_1 ,\i_fu_80_reg[30]_i_23_n_2 ,\i_fu_80_reg[30]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\i_fu_80[30]_i_32_n_0 ,\i_fu_80[30]_i_33_n_0 ,\i_fu_80[30]_i_34_n_0 ,\i_fu_80[30]_i_35_n_0 }),
        .O(\NLW_i_fu_80_reg[30]_i_23_O_UNCONNECTED [3:0]),
        .S({\i_fu_80[30]_i_36_n_0 ,\i_fu_80[30]_i_37_n_0 ,\i_fu_80[30]_i_38_n_0 ,\i_fu_80[30]_i_39_n_0 }));
  CARRY4 \i_fu_80_reg[30]_i_3 
       (.CI(\i_fu_80_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_fu_80_reg[30]_i_3_CO_UNCONNECTED [3],trunc_ln25_fu_209_p1,\NLW_i_fu_80_reg[30]_i_3_CO_UNCONNECTED [1],\i_fu_80_reg[30]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_80_reg[30]_i_3_O_UNCONNECTED [3:2],\i_fu_80_reg[30] [29:28]}),
        .S({1'b0,1'b1,\i_fu_80_reg[30]_0 [30:29]}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \i_fu_80_reg[30]_i_4 
       (.CI(\i_fu_80_reg[30]_i_5_n_0 ),
        .CO({icmp_ln25_1_fu_198_p2,\i_fu_80_reg[30]_i_4_n_1 ,\i_fu_80_reg[30]_i_4_n_2 ,\i_fu_80_reg[30]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\i_fu_80[30]_i_6_n_0 ,\i_fu_80[30]_i_7_n_0 ,\i_fu_80[30]_i_8_n_0 ,\i_fu_80[30]_i_9_n_0 }),
        .O(\NLW_i_fu_80_reg[30]_i_4_O_UNCONNECTED [3:0]),
        .S({\i_fu_80[30]_i_10_n_0 ,\i_fu_80[30]_i_11_n_0 ,\i_fu_80[30]_i_12_n_0 ,\i_fu_80[30]_i_13_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \i_fu_80_reg[30]_i_5 
       (.CI(\i_fu_80_reg[30]_i_14_n_0 ),
        .CO({\i_fu_80_reg[30]_i_5_n_0 ,\i_fu_80_reg[30]_i_5_n_1 ,\i_fu_80_reg[30]_i_5_n_2 ,\i_fu_80_reg[30]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\i_fu_80[30]_i_15_n_0 ,\i_fu_80[30]_i_16_n_0 ,\i_fu_80[30]_i_17_n_0 ,\i_fu_80[30]_i_18_n_0 }),
        .O(\NLW_i_fu_80_reg[30]_i_5_O_UNCONNECTED [3:0]),
        .S({\i_fu_80[30]_i_19_n_0 ,\i_fu_80[30]_i_20_n_0 ,\i_fu_80[30]_i_21_n_0 ,\i_fu_80[30]_i_22_n_0 }));
  CARRY4 \i_fu_80_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_fu_80_reg[4]_i_1_n_0 ,\i_fu_80_reg[4]_i_1_n_1 ,\i_fu_80_reg[4]_i_1_n_2 ,\i_fu_80_reg[4]_i_1_n_3 }),
        .CYINIT(\i_fu_80_reg[30]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_80_reg[30] [3:0]),
        .S(\i_fu_80_reg[30]_0 [4:1]));
  CARRY4 \i_fu_80_reg[8]_i_1 
       (.CI(\i_fu_80_reg[4]_i_1_n_0 ),
        .CO({\i_fu_80_reg[8]_i_1_n_0 ,\i_fu_80_reg[8]_i_1_n_1 ,\i_fu_80_reg[8]_i_1_n_2 ,\i_fu_80_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_80_reg[30] [7:4]),
        .S(\i_fu_80_reg[30]_0 [8:5]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln25_1_reg_275[0]_i_1 
       (.I0(icmp_ln25_1_fu_198_p2),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(icmp_ln25_1_reg_275),
        .O(\icmp_ln25_1_reg_275_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln25_2_reg_279[0]_i_1 
       (.I0(icmp_ln25_2_fu_213_p2),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(icmp_ln25_2_reg_279),
        .O(\icmp_ln25_2_reg_279_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln25_2_reg_279[0]_i_10 
       (.I0(\i_fu_80_reg[30] [26]),
        .I1(vSize[27]),
        .I2(\i_fu_80_reg[30] [25]),
        .I3(vSize[26]),
        .O(\icmp_ln25_2_reg_279[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln25_2_reg_279[0]_i_11 
       (.I0(\i_fu_80_reg[30] [24]),
        .I1(vSize[25]),
        .I2(\i_fu_80_reg[30] [23]),
        .I3(vSize[24]),
        .O(\icmp_ln25_2_reg_279[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln25_2_reg_279[0]_i_13 
       (.I0(vSize[22]),
        .I1(\i_fu_80_reg[30] [21]),
        .I2(\i_fu_80_reg[30] [22]),
        .I3(vSize[23]),
        .O(\icmp_ln25_2_reg_279[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln25_2_reg_279[0]_i_14 
       (.I0(vSize[20]),
        .I1(\i_fu_80_reg[30] [19]),
        .I2(\i_fu_80_reg[30] [20]),
        .I3(vSize[21]),
        .O(\icmp_ln25_2_reg_279[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln25_2_reg_279[0]_i_15 
       (.I0(vSize[18]),
        .I1(\i_fu_80_reg[30] [17]),
        .I2(\i_fu_80_reg[30] [18]),
        .I3(vSize[19]),
        .O(\icmp_ln25_2_reg_279[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln25_2_reg_279[0]_i_16 
       (.I0(vSize[16]),
        .I1(\i_fu_80_reg[30] [15]),
        .I2(\i_fu_80_reg[30] [16]),
        .I3(vSize[17]),
        .O(\icmp_ln25_2_reg_279[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln25_2_reg_279[0]_i_17 
       (.I0(\i_fu_80_reg[30] [22]),
        .I1(vSize[23]),
        .I2(\i_fu_80_reg[30] [21]),
        .I3(vSize[22]),
        .O(\icmp_ln25_2_reg_279[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln25_2_reg_279[0]_i_18 
       (.I0(\i_fu_80_reg[30] [20]),
        .I1(vSize[21]),
        .I2(\i_fu_80_reg[30] [19]),
        .I3(vSize[20]),
        .O(\icmp_ln25_2_reg_279[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln25_2_reg_279[0]_i_19 
       (.I0(\i_fu_80_reg[30] [18]),
        .I1(vSize[19]),
        .I2(\i_fu_80_reg[30] [17]),
        .I3(vSize[18]),
        .O(\icmp_ln25_2_reg_279[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln25_2_reg_279[0]_i_20 
       (.I0(\i_fu_80_reg[30] [16]),
        .I1(vSize[17]),
        .I2(\i_fu_80_reg[30] [15]),
        .I3(vSize[16]),
        .O(\icmp_ln25_2_reg_279[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln25_2_reg_279[0]_i_22 
       (.I0(vSize[14]),
        .I1(\i_fu_80_reg[30] [13]),
        .I2(\i_fu_80_reg[30] [14]),
        .I3(vSize[15]),
        .O(\icmp_ln25_2_reg_279[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln25_2_reg_279[0]_i_23 
       (.I0(vSize[12]),
        .I1(\i_fu_80_reg[30] [11]),
        .I2(\i_fu_80_reg[30] [12]),
        .I3(vSize[13]),
        .O(\icmp_ln25_2_reg_279[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln25_2_reg_279[0]_i_24 
       (.I0(vSize[10]),
        .I1(\i_fu_80_reg[30] [9]),
        .I2(\i_fu_80_reg[30] [10]),
        .I3(vSize[11]),
        .O(\icmp_ln25_2_reg_279[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln25_2_reg_279[0]_i_25 
       (.I0(vSize[8]),
        .I1(\i_fu_80_reg[30] [7]),
        .I2(\i_fu_80_reg[30] [8]),
        .I3(vSize[9]),
        .O(\icmp_ln25_2_reg_279[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln25_2_reg_279[0]_i_26 
       (.I0(\i_fu_80_reg[30] [14]),
        .I1(vSize[15]),
        .I2(\i_fu_80_reg[30] [13]),
        .I3(vSize[14]),
        .O(\icmp_ln25_2_reg_279[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln25_2_reg_279[0]_i_27 
       (.I0(\i_fu_80_reg[30] [12]),
        .I1(vSize[13]),
        .I2(\i_fu_80_reg[30] [11]),
        .I3(vSize[12]),
        .O(\icmp_ln25_2_reg_279[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln25_2_reg_279[0]_i_28 
       (.I0(\i_fu_80_reg[30] [10]),
        .I1(vSize[11]),
        .I2(\i_fu_80_reg[30] [9]),
        .I3(vSize[10]),
        .O(\icmp_ln25_2_reg_279[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln25_2_reg_279[0]_i_29 
       (.I0(\i_fu_80_reg[30] [8]),
        .I1(vSize[9]),
        .I2(\i_fu_80_reg[30] [7]),
        .I3(vSize[8]),
        .O(\icmp_ln25_2_reg_279[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln25_2_reg_279[0]_i_30 
       (.I0(vSize[6]),
        .I1(\i_fu_80_reg[30] [5]),
        .I2(\i_fu_80_reg[30] [6]),
        .I3(vSize[7]),
        .O(\icmp_ln25_2_reg_279[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln25_2_reg_279[0]_i_31 
       (.I0(vSize[4]),
        .I1(\i_fu_80_reg[30] [3]),
        .I2(\i_fu_80_reg[30] [4]),
        .I3(vSize[5]),
        .O(\icmp_ln25_2_reg_279[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln25_2_reg_279[0]_i_32 
       (.I0(vSize[2]),
        .I1(\i_fu_80_reg[30] [1]),
        .I2(\i_fu_80_reg[30] [2]),
        .I3(vSize[3]),
        .O(\icmp_ln25_2_reg_279[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h8F08)) 
    \icmp_ln25_2_reg_279[0]_i_33 
       (.I0(\i_fu_80_reg[30]_0 [0]),
        .I1(vSize[0]),
        .I2(\i_fu_80_reg[30] [0]),
        .I3(vSize[1]),
        .O(\icmp_ln25_2_reg_279[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln25_2_reg_279[0]_i_34 
       (.I0(\i_fu_80_reg[30] [6]),
        .I1(vSize[7]),
        .I2(\i_fu_80_reg[30] [5]),
        .I3(vSize[6]),
        .O(\icmp_ln25_2_reg_279[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln25_2_reg_279[0]_i_35 
       (.I0(\i_fu_80_reg[30] [4]),
        .I1(vSize[5]),
        .I2(\i_fu_80_reg[30] [3]),
        .I3(vSize[4]),
        .O(\icmp_ln25_2_reg_279[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln25_2_reg_279[0]_i_36 
       (.I0(\i_fu_80_reg[30] [2]),
        .I1(vSize[3]),
        .I2(\i_fu_80_reg[30] [1]),
        .I3(vSize[2]),
        .O(\icmp_ln25_2_reg_279[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h0990)) 
    \icmp_ln25_2_reg_279[0]_i_37 
       (.I0(vSize[1]),
        .I1(\i_fu_80_reg[30] [0]),
        .I2(\i_fu_80_reg[30]_0 [0]),
        .I3(vSize[0]),
        .O(\icmp_ln25_2_reg_279[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln25_2_reg_279[0]_i_4 
       (.I0(vSize[30]),
        .I1(\i_fu_80_reg[30] [29]),
        .I2(vSize[31]),
        .I3(trunc_ln25_fu_209_p1),
        .O(\icmp_ln25_2_reg_279[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln25_2_reg_279[0]_i_5 
       (.I0(vSize[28]),
        .I1(\i_fu_80_reg[30] [27]),
        .I2(\i_fu_80_reg[30] [28]),
        .I3(vSize[29]),
        .O(\icmp_ln25_2_reg_279[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln25_2_reg_279[0]_i_6 
       (.I0(vSize[26]),
        .I1(\i_fu_80_reg[30] [25]),
        .I2(\i_fu_80_reg[30] [26]),
        .I3(vSize[27]),
        .O(\icmp_ln25_2_reg_279[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln25_2_reg_279[0]_i_7 
       (.I0(vSize[24]),
        .I1(\i_fu_80_reg[30] [23]),
        .I2(\i_fu_80_reg[30] [24]),
        .I3(vSize[25]),
        .O(\icmp_ln25_2_reg_279[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln25_2_reg_279[0]_i_8 
       (.I0(vSize[31]),
        .I1(trunc_ln25_fu_209_p1),
        .I2(\i_fu_80_reg[30] [29]),
        .I3(vSize[30]),
        .O(\icmp_ln25_2_reg_279[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln25_2_reg_279[0]_i_9 
       (.I0(\i_fu_80_reg[30] [28]),
        .I1(vSize[29]),
        .I2(\i_fu_80_reg[30] [27]),
        .I3(vSize[28]),
        .O(\icmp_ln25_2_reg_279[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln25_2_reg_279_pp0_iter1_reg[0]_i_1 
       (.I0(icmp_ln25_2_reg_279),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(icmp_ln25_2_reg_279_pp0_iter1_reg),
        .O(\icmp_ln25_2_reg_279_reg[0] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln25_2_reg_279_reg[0]_i_12 
       (.CI(\icmp_ln25_2_reg_279_reg[0]_i_21_n_0 ),
        .CO({\icmp_ln25_2_reg_279_reg[0]_i_12_n_0 ,\icmp_ln25_2_reg_279_reg[0]_i_12_n_1 ,\icmp_ln25_2_reg_279_reg[0]_i_12_n_2 ,\icmp_ln25_2_reg_279_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln25_2_reg_279[0]_i_22_n_0 ,\icmp_ln25_2_reg_279[0]_i_23_n_0 ,\icmp_ln25_2_reg_279[0]_i_24_n_0 ,\icmp_ln25_2_reg_279[0]_i_25_n_0 }),
        .O(\NLW_icmp_ln25_2_reg_279_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\icmp_ln25_2_reg_279[0]_i_26_n_0 ,\icmp_ln25_2_reg_279[0]_i_27_n_0 ,\icmp_ln25_2_reg_279[0]_i_28_n_0 ,\icmp_ln25_2_reg_279[0]_i_29_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln25_2_reg_279_reg[0]_i_2 
       (.CI(\icmp_ln25_2_reg_279_reg[0]_i_3_n_0 ),
        .CO({icmp_ln25_2_fu_213_p2,\icmp_ln25_2_reg_279_reg[0]_i_2_n_1 ,\icmp_ln25_2_reg_279_reg[0]_i_2_n_2 ,\icmp_ln25_2_reg_279_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln25_2_reg_279[0]_i_4_n_0 ,\icmp_ln25_2_reg_279[0]_i_5_n_0 ,\icmp_ln25_2_reg_279[0]_i_6_n_0 ,\icmp_ln25_2_reg_279[0]_i_7_n_0 }),
        .O(\NLW_icmp_ln25_2_reg_279_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln25_2_reg_279[0]_i_8_n_0 ,\icmp_ln25_2_reg_279[0]_i_9_n_0 ,\icmp_ln25_2_reg_279[0]_i_10_n_0 ,\icmp_ln25_2_reg_279[0]_i_11_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln25_2_reg_279_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\icmp_ln25_2_reg_279_reg[0]_i_21_n_0 ,\icmp_ln25_2_reg_279_reg[0]_i_21_n_1 ,\icmp_ln25_2_reg_279_reg[0]_i_21_n_2 ,\icmp_ln25_2_reg_279_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln25_2_reg_279[0]_i_30_n_0 ,\icmp_ln25_2_reg_279[0]_i_31_n_0 ,\icmp_ln25_2_reg_279[0]_i_32_n_0 ,\icmp_ln25_2_reg_279[0]_i_33_n_0 }),
        .O(\NLW_icmp_ln25_2_reg_279_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\icmp_ln25_2_reg_279[0]_i_34_n_0 ,\icmp_ln25_2_reg_279[0]_i_35_n_0 ,\icmp_ln25_2_reg_279[0]_i_36_n_0 ,\icmp_ln25_2_reg_279[0]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln25_2_reg_279_reg[0]_i_3 
       (.CI(\icmp_ln25_2_reg_279_reg[0]_i_12_n_0 ),
        .CO({\icmp_ln25_2_reg_279_reg[0]_i_3_n_0 ,\icmp_ln25_2_reg_279_reg[0]_i_3_n_1 ,\icmp_ln25_2_reg_279_reg[0]_i_3_n_2 ,\icmp_ln25_2_reg_279_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln25_2_reg_279[0]_i_13_n_0 ,\icmp_ln25_2_reg_279[0]_i_14_n_0 ,\icmp_ln25_2_reg_279[0]_i_15_n_0 ,\icmp_ln25_2_reg_279[0]_i_16_n_0 }),
        .O(\NLW_icmp_ln25_2_reg_279_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln25_2_reg_279[0]_i_17_n_0 ,\icmp_ln25_2_reg_279[0]_i_18_n_0 ,\icmp_ln25_2_reg_279[0]_i_19_n_0 ,\icmp_ln25_2_reg_279[0]_i_20_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__4 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__4 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h8808080877F7F7F7)) 
    \mOutPtr[3]_i_1__12 
       (.I0(full_n_reg_0),
        .I1(wrsp_valid),
        .I2(\mOutPtr_reg[3]_1 ),
        .I3(\mOutPtr_reg[3]_0 ),
        .I4(last_resp),
        .I5(\mOutPtr[3]_i_3__0_n_0 ),
        .O(\mOutPtr[3]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_2__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hAA8AFFFF)) 
    \mOutPtr[3]_i_3__0 
       (.I0(gmem0_BVALID),
        .I1(icmp_ln25_2_reg_279_pp0_iter15_reg),
        .I2(dout_vld_reg_1),
        .I3(dout_vld_reg_0),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h80AA000000000000)) 
    \mOutPtr[3]_i_4__0 
       (.I0(\mOutPtr[3]_i_3__0_n_0 ),
        .I1(last_resp),
        .I2(\mOutPtr_reg[3]_0 ),
        .I3(\mOutPtr_reg[3]_1 ),
        .I4(wrsp_valid),
        .I5(full_n_reg_0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_reg[5][0]_srl6_i_1 
       (.I0(\first_iter_0_reg_145_reg[0] ),
        .I1(first_iter_0_reg_145),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(gmem0_AWREADY),
        .O(push_1));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_reg[5][0]_srl6_i_1__0 
       (.I0(\first_iter_0_reg_145_reg[0] ),
        .I1(first_iter_0_reg_145),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(gmem0_ARREADY),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_reg[5][0]_srl6_i_1__1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(first_iter_0_reg_145),
        .I2(\first_iter_0_reg_145_reg[0] ),
        .I3(gmem1_ARREADY),
        .O(push));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[5][0]_srl6_i_2 
       (.I0(Q[1]),
        .I1(dout_vld_reg_0),
        .O(\ap_CS_fsm_reg[1] ));
  LUT3 #(
    .INIT(8'h20)) 
    mem_reg_i_1
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(dout_vld_reg_0),
        .I2(gmem0_WREADY),
        .O(we));
  LUT6 #(
    .INIT(64'hFFF2FFF2FFFFFFF2)) 
    mem_reg_i_3__1
       (.I0(dout_vld_reg_2),
        .I1(gmem0_BVALID),
        .I2(dout_vld_reg_3),
        .I3(dout_vld_reg_4),
        .I4(ap_enable_reg_pp0_iter9),
        .I5(gmem0_RVALID),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h000D0000FFFFFFFF)) 
    mem_reg_i_5
       (.I0(dout_vld_reg_2),
        .I1(gmem0_BVALID),
        .I2(dout_vld_reg_3),
        .I3(dout_vld_reg_4),
        .I4(ap_enable_reg_pp0_iter9),
        .I5(gmem0_RVALID),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \raddr_reg[7]_i_12 
       (.I0(icmp_ln25_2_reg_279_pp0_iter15_reg),
        .I1(dout_vld_reg_1),
        .I2(gmem0_BVALID),
        .O(\icmp_ln25_2_reg_279_pp0_iter15_reg_reg[0]__0 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[3]_1 ),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(p_4_in));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_fifo" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized4
   (\bus_wide_gen.offset_valid ,
    full_n_reg_0,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.last_split__0 ,
    D,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    ap_rst_n_0,
    ready_for_outstanding,
    pop,
    E,
    tmp_valid_reg,
    s_ready_t_reg,
    ap_enable_reg_pp0_iter9_reg,
    \bus_wide_gen.split_cnt_buf_reg[1]_1 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    full_n_reg_1,
    ARREADY_Dummy,
    dout,
    beat_valid,
    Q,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[17] ,
    \bus_wide_gen.data_buf_reg[18] ,
    \bus_wide_gen.data_buf_reg[19] ,
    \bus_wide_gen.data_buf_reg[20] ,
    \bus_wide_gen.data_buf_reg[21] ,
    \bus_wide_gen.data_buf_reg[22] ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.first_beat_reg ,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_2 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_1 ,
    \raddr_reg_reg[7] ,
    ready_for_outstanding_reg,
    \raddr_reg[7]_i_4 ,
    rreq_valid,
    \dout_reg[3] ,
    \dout_reg[1] ,
    tmp_valid0,
    \bus_wide_gen.data_valid_reg ,
    ap_enable_reg_pp0_iter9,
    gmem0_RVALID);
  output \bus_wide_gen.offset_valid ;
  output full_n_reg_0;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.last_split__0 ;
  output [23:0]D;
  output \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  output [0:0]\bus_wide_gen.split_cnt_buf_reg[0] ;
  output ap_rst_n_0;
  output ready_for_outstanding;
  output pop;
  output [0:0]E;
  output [0:0]tmp_valid_reg;
  output s_ready_t_reg;
  output ap_enable_reg_pp0_iter9_reg;
  output \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  output \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input full_n_reg_1;
  input ARREADY_Dummy;
  input [33:0]dout;
  input beat_valid;
  input [15:0]Q;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[17] ;
  input \bus_wide_gen.data_buf_reg[18] ;
  input \bus_wide_gen.data_buf_reg[19] ;
  input \bus_wide_gen.data_buf_reg[20] ;
  input \bus_wide_gen.data_buf_reg[21] ;
  input \bus_wide_gen.data_buf_reg[22] ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.first_beat_reg ;
  input \bus_wide_gen.ready_for_data__0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_2 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  input \raddr_reg_reg[7] ;
  input ready_for_outstanding_reg;
  input \raddr_reg[7]_i_4 ;
  input rreq_valid;
  input [1:0]\dout_reg[3] ;
  input [1:0]\dout_reg[1] ;
  input tmp_valid0;
  input \bus_wide_gen.data_valid_reg ;
  input ap_enable_reg_pp0_iter9;
  input gmem0_RVALID;

  wire ARREADY_Dummy;
  wire [23:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_1;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_42;
  wire U_fifo_srl_n_44;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter9;
  wire ap_enable_reg_pp0_iter9_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire beat_valid;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[17] ;
  wire \bus_wide_gen.data_buf_reg[18] ;
  wire \bus_wide_gen.data_buf_reg[19] ;
  wire \bus_wide_gen.data_buf_reg[20] ;
  wire \bus_wide_gen.data_buf_reg[21] ;
  wire \bus_wide_gen.data_buf_reg[22] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.first_beat_reg ;
  wire \bus_wide_gen.last_split__0 ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt_buf[0]_i_5_n_0 ;
  wire [0:0]\bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_2 ;
  wire [33:0]dout;
  wire [1:0]\dout_reg[1] ;
  wire [1:0]\dout_reg[3] ;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__4_n_0;
  wire empty_n_reg_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem0_RVALID;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_15_in;
  wire p_1_in;
  wire pop;
  wire pop_0;
  wire push;
  wire \raddr[0]_i_1__1_n_0 ;
  wire \raddr[3]_i_3__2_n_0 ;
  wire [3:0]raddr_reg;
  wire \raddr_reg[7]_i_4 ;
  wire \raddr_reg_reg[7] ;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire rreq_valid;
  wire s_ready_t_reg;
  wire tmp_valid0;
  wire [0:0]tmp_valid_reg;

  bd_0_hls_inst_0_kernel_gmem0_m_axi_srl__parameterized3 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({U_fifo_srl_n_5,U_fifo_srl_n_6,U_fifo_srl_n_7}),
        .E(U_fifo_srl_n_3),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_enable_reg_pp0_iter9_reg(ap_enable_reg_pp0_iter9_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_1),
        .ap_rst_n_1(ap_rst_n_0),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[15] (Q),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf_reg[16] ),
        .\bus_wide_gen.data_buf_reg[17] (\bus_wide_gen.data_buf_reg[17] ),
        .\bus_wide_gen.data_buf_reg[18] (\bus_wide_gen.data_buf_reg[18] ),
        .\bus_wide_gen.data_buf_reg[19] (\bus_wide_gen.data_buf_reg[19] ),
        .\bus_wide_gen.data_buf_reg[20] (\bus_wide_gen.data_buf_reg[20] ),
        .\bus_wide_gen.data_buf_reg[21] (\bus_wide_gen.data_buf_reg[21] ),
        .\bus_wide_gen.data_buf_reg[22] (\bus_wide_gen.data_buf_reg[22] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.data_buf_reg[23] ),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.split_cnt_buf[0]_i_5_n_0 ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.first_beat_reg (\bus_wide_gen.first_beat_reg ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_1 (\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg[1] ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_1 (\bus_wide_gen.split_cnt_buf_reg[1]_1 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_2 (\bus_wide_gen.split_cnt_buf_reg[1]_2 ),
        .dout(dout),
        .\dout_reg[0]_0 (\bus_wide_gen.offset_valid ),
        .\dout_reg[1]_0 (\bus_wide_gen.last_split__0 ),
        .\dout_reg[1]_1 (\dout_reg[1] ),
        .\dout_reg[3]_0 (\dout_reg[3] ),
        .dout_vld_reg(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_42),
        .full_n_reg(U_fifo_srl_n_44),
        .full_n_reg_0(full_n_reg_1),
        .full_n_reg_1(full_n_reg_0),
        .gmem0_RVALID(gmem0_RVALID),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .mem_reg(D),
        .p_15_in(p_15_in),
        .p_1_in(p_1_in),
        .pop(pop),
        .pop_0(pop_0),
        .push(push),
        .\raddr_reg[3] (\raddr[3]_i_3__2_n_0 ),
        .\raddr_reg[7]_i_4_0 (\raddr_reg[7]_i_4 ),
        .\raddr_reg_reg[7] (\raddr_reg_reg[7] ),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(ready_for_outstanding_reg));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \bus_wide_gen.split_cnt_buf[0]_i_4 
       (.I0(\bus_wide_gen.offset_valid ),
        .I1(beat_valid),
        .I2(\bus_wide_gen.first_beat_reg ),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h1050)) 
    \bus_wide_gen.split_cnt_buf[0]_i_5 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(beat_valid),
        .I3(\bus_wide_gen.first_beat_reg ),
        .O(\bus_wide_gen.split_cnt_buf[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[95]_i_1__0 
       (.I0(full_n_reg_1),
        .I1(ARREADY_Dummy),
        .I2(full_n_reg_0),
        .O(tmp_valid_reg));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_42),
        .Q(\bus_wide_gen.offset_valid ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(empty_n_i_2__4_n_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(pop_0),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_1),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_44),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_44),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_44),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_44),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_44),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \raddr[3]_i_3__2 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[2]),
        .I2(raddr_reg[1]),
        .O(\raddr[3]_i_3__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_5),
        .Q(raddr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \tmp_addr[63]_i_1 
       (.I0(ARREADY_Dummy),
        .I1(full_n_reg_0),
        .I2(full_n_reg_1),
        .I3(rreq_valid),
        .O(E));
  LUT4 #(
    .INIT(16'hFF4C)) 
    tmp_valid_i_1
       (.I0(ARREADY_Dummy),
        .I1(full_n_reg_1),
        .I2(full_n_reg_0),
        .I3(tmp_valid0),
        .O(s_ready_t_reg));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_fifo" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized5
   (beat_valid,
    full_n_reg_0,
    empty_n_reg_0,
    full_n_reg_1,
    dout_vld_reg_0,
    dout,
    SR,
    ap_clk,
    \bus_wide_gen.last_split__0 ,
    ap_rst_n,
    pop,
    Q,
    \bus_wide_gen.offset_valid ,
    WEBWE,
    din);
  output beat_valid;
  output full_n_reg_0;
  output empty_n_reg_0;
  output full_n_reg_1;
  output dout_vld_reg_0;
  output [33:0]dout;
  input [0:0]SR;
  input ap_clk;
  input \bus_wide_gen.last_split__0 ;
  input ap_rst_n;
  input pop;
  input [0:0]Q;
  input \bus_wide_gen.offset_valid ;
  input [0:0]WEBWE;
  input [33:0]din;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.last_split__0 ;
  wire \bus_wide_gen.offset_valid ;
  wire [33:0]din;
  wire [33:0]dout;
  wire dout_vld_i_1__6_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__6_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_1__5_n_0 ;
  wire \mOutPtr[4]_i_1__1_n_0 ;
  wire \mOutPtr[5]_i_1__0_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[6]_i_2__0_n_0 ;
  wire \mOutPtr[6]_i_3__0_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[7]_i_2_n_0 ;
  wire \mOutPtr[7]_i_4_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire \mOutPtr[8]_i_2_n_0 ;
  wire \mOutPtr[8]_i_3_n_0 ;
  wire \mOutPtr[8]_i_4_n_0 ;
  wire \mOutPtr[8]_i_5_n_0 ;
  wire \mOutPtr[8]_i_6_n_0 ;
  wire \mOutPtr[8]_i_7_n_0 ;
  wire \mOutPtr[8]_i_8_n_0 ;
  wire \mOutPtr[8]_i_9_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire \mOutPtr_reg_n_0_[8] ;
  wire pop;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire \raddr_reg_n_0_[4] ;
  wire \raddr_reg_n_0_[5] ;
  wire \raddr_reg_n_0_[6] ;
  wire \raddr_reg_n_0_[7] ;
  wire [7:0]rnext;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[1]_i_2_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[3]_i_2_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[7]_i_1_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;

  bd_0_hls_inst_0_kernel_gmem0_m_axi_mem__parameterized0 U_fifo_mem
       (.Q({\waddr_reg_n_0_[7] ,\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .SR(SR),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.last_split__0 (\bus_wide_gen.last_split__0 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .din(din),
        .dout(dout),
        .dout_vld_reg(dout_vld_reg_0),
        .pop(pop),
        .\raddr_reg_reg[0]_0 (empty_n_reg_0),
        .\raddr_reg_reg[0]_1 (beat_valid),
        .\raddr_reg_reg[1]_0 (\raddr_reg_n_0_[0] ),
        .\raddr_reg_reg[1]_1 (\raddr_reg_n_0_[1] ),
        .\raddr_reg_reg[2]_0 (\raddr_reg_n_0_[2] ),
        .\raddr_reg_reg[3]_0 (\raddr_reg_n_0_[3] ),
        .\raddr_reg_reg[4]_0 (\raddr_reg_n_0_[4] ),
        .\raddr_reg_reg[5]_0 (\raddr_reg_n_0_[5] ),
        .\raddr_reg_reg[6]_0 (\raddr_reg_n_0_[6] ),
        .\raddr_reg_reg[7]_0 (\raddr_reg_n_0_[7] ),
        .rnext(rnext));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__6
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(\bus_wide_gen.last_split__0 ),
        .O(dout_vld_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    empty_n_i_1
       (.I0(\mOutPtr[8]_i_6_n_0 ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(empty_n_i_2__6_n_0),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[8]_i_1_n_0 ),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[8] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hFDF5FFF5)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__6_n_0),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(Q),
        .O(full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__6
       (.I0(full_n_i_3__1_n_0),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_3__1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[8] ),
        .O(full_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__5 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_1__1 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[4]_i_3__3 
       (.I0(full_n_reg_0),
        .I1(Q),
        .O(full_n_reg_1));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[5]_i_1__0 
       (.I0(\mOutPtr[8]_i_3_n_0 ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFFF5000FFFC0003)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[6]_i_2__0_n_0 ),
        .I1(\mOutPtr[6]_i_3__0_n_0 ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .I5(mOutPtr18_out),
        .O(\mOutPtr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[6]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mOutPtr[6]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hECFCFCFCFCFCFCEC)) 
    \mOutPtr[7]_i_1 
       (.I0(\mOutPtr[8]_i_3_n_0 ),
        .I1(\mOutPtr[7]_i_2_n_0 ),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .I5(mOutPtr18_out),
        .O(\mOutPtr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000A0000000A3330)) 
    \mOutPtr[7]_i_2 
       (.I0(\mOutPtr[7]_i_4_n_0 ),
        .I1(\mOutPtr[8]_i_6_n_0 ),
        .I2(full_n_reg_1),
        .I3(pop),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr[6]_i_3__0_n_0 ),
        .O(\mOutPtr[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h08880808)) 
    \mOutPtr[7]_i_3 
       (.I0(Q),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(\bus_wide_gen.last_split__0 ),
        .I4(beat_valid),
        .O(mOutPtr18_out));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mOutPtr[7]_i_4 
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr[6]_i_2__0_n_0 ),
        .O(\mOutPtr[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h2FD0D0D0)) 
    \mOutPtr[8]_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.last_split__0 ),
        .I2(empty_n_reg_0),
        .I3(full_n_reg_0),
        .I4(Q),
        .O(\mOutPtr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8FBF8)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr[8]_i_3_n_0 ),
        .I1(\mOutPtr_reg_n_0_[8] ),
        .I2(\mOutPtr[8]_i_4_n_0 ),
        .I3(\mOutPtr[8]_i_5_n_0 ),
        .I4(\mOutPtr[8]_i_6_n_0 ),
        .I5(\mOutPtr[8]_i_7_n_0 ),
        .O(\mOutPtr[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFFFEFEFE55)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr[8]_i_8_n_0 ),
        .I3(full_n_reg_1),
        .I4(pop),
        .I5(\mOutPtr[6]_i_2__0_n_0 ),
        .O(\mOutPtr[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \mOutPtr[8]_i_4 
       (.I0(\mOutPtr[6]_i_2__0_n_0 ),
        .I1(\mOutPtr[8]_i_9_n_0 ),
        .I2(\mOutPtr_reg_n_0_[8] ),
        .I3(full_n_reg_1),
        .I4(pop),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EAEE)) 
    \mOutPtr[8]_i_5 
       (.I0(full_n_reg_1),
        .I1(empty_n_reg_0),
        .I2(\bus_wide_gen.last_split__0 ),
        .I3(beat_valid),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr[6]_i_3__0_n_0 ),
        .O(\mOutPtr[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[8]_i_6 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFF100000000)) 
    \mOutPtr[8]_i_7 
       (.I0(full_n_reg_1),
        .I1(pop),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .I5(\mOutPtr_reg_n_0_[8] ),
        .O(\mOutPtr[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[8]_i_8 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[8]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[8]_i_9 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[8]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_0_[7] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\waddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\waddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr[7]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[7] ),
        .O(\waddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .O(\waddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[7]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_fifo" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized6
   (dout_vld_reg_0,
    full_n_reg_0,
    ap_rst_n_0,
    pop,
    empty_n_reg_0,
    E,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.first_pad ,
    WVALID_Dummy_reg,
    SR,
    ap_clk,
    ap_rst_n,
    ost_ctrl_valid,
    \raddr_reg[3]_0 ,
    p_8_in,
    p_12_in,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    \bus_wide_gen.last_pad__0 ,
    WLAST_Dummy_reg_1,
    AWREADY_Dummy_0,
    AWVALID_Dummy,
    ost_ctrl_ready,
    \mOutPtr_reg[4]_0 ,
    push,
    in);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output [0:0]ap_rst_n_0;
  output pop;
  output empty_n_reg_0;
  output [0:0]E;
  output \bus_wide_gen.ready_for_data__0 ;
  output \bus_wide_gen.first_pad ;
  output WVALID_Dummy_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_valid;
  input \raddr_reg[3]_0 ;
  input p_8_in;
  input p_12_in;
  input [7:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input \bus_wide_gen.last_pad__0 ;
  input WLAST_Dummy_reg_1;
  input AWREADY_Dummy_0;
  input AWVALID_Dummy;
  input ost_ctrl_ready;
  input \mOutPtr_reg[4]_0 ;
  input push;
  input [3:0]in;

  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_1;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_6;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__7_n_0;
  wire empty_n_reg_0;
  wire full_n_i_2__7_n_0;
  wire full_n_reg_0;
  wire [3:0]in;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire \mOutPtr[4]_i_2__0_n_0 ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__2_n_0 ;
  wire \raddr[1]_i_1__0_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr[3]_i_1__0_n_0 ;
  wire \raddr[3]_i_2__0_n_0 ;
  wire [3:0]raddr_reg;
  wire \raddr_reg[3]_0 ;

  bd_0_hls_inst_0_kernel_gmem0_m_axi_srl__parameterized4 U_fifo_srl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .AWVALID_Dummy(AWVALID_Dummy),
        .E(pop),
        .Q(Q),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_1),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(U_fifo_srl_n_1),
        .\dout_reg[3]_0 (empty_n_reg_0),
        .\dout_reg[3]_1 (raddr_reg),
        .dout_vld_reg(E),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n_reg(U_fifo_srl_n_4),
        .full_n_reg(U_fifo_srl_n_6),
        .full_n_reg_0(full_n_i_2__7_n_0),
        .in(in),
        .\mOutPtr_reg[4] (full_n_reg_0),
        .\mOutPtr_reg[4]_0 (\mOutPtr_reg[4]_0 ),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push));
  LUT4 #(
    .INIT(16'h8AFF)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_3 
       (.I0(dout_vld_reg_0),
        .I1(WLAST_Dummy_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WVALID_Dummy),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.last_pad__0 ),
        .O(\bus_wide_gen.first_pad ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_4),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(empty_n_i_2__7_n_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_12_in),
        .I4(U_fifo_srl_n_6),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_1),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\mOutPtr[3]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\mOutPtr[4]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__0 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[0]),
        .I2(empty_n_reg_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__0 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD55555555)) 
    \raddr[3]_i_1__0 
       (.I0(\raddr_reg[3]_0 ),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[3]),
        .I4(raddr_reg[0]),
        .I5(p_8_in),
        .O(\raddr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCC999)) 
    \raddr[3]_i_2__0 
       (.I0(raddr_reg[2]),
        .I1(raddr_reg[3]),
        .I2(empty_n_reg_0),
        .I3(p_12_in),
        .I4(raddr_reg[1]),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__0_n_0 ),
        .D(\raddr[0]_i_1__2_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__0_n_0 ),
        .D(\raddr[1]_i_1__0_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__0_n_0 ),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__0_n_0 ),
        .D(\raddr[3]_i_2__0_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_fifo" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized7
   (req_fifo_valid,
    full_n_reg_0,
    \last_cnt_reg[4] ,
    \dout_reg[67] ,
    SR,
    ap_clk,
    rs_req_ready,
    req_en__0,
    AWVALID_Dummy,
    ap_rst_n,
    Q,
    in);
  output req_fifo_valid;
  output full_n_reg_0;
  output \last_cnt_reg[4] ;
  output [65:0]\dout_reg[67] ;
  input [0:0]SR;
  input ap_clk;
  input rs_req_ready;
  input req_en__0;
  input AWVALID_Dummy;
  input ap_rst_n;
  input [3:0]Q;
  input [65:0]in;

  wire AWVALID_Dummy;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [65:0]\dout_reg[67] ;
  wire dout_vld_i_1__8_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__8_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__8_n_0;
  wire full_n_i_2__8_n_0;
  wire full_n_reg_0;
  wire [65:0]in;
  wire \last_cnt_reg[4] ;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr[2]_i_1__10_n_0 ;
  wire \mOutPtr[3]_i_1__9_n_0 ;
  wire \mOutPtr[4]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_2__5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_12_in;
  wire p_8_in;
  wire \raddr[0]_i_1__3_n_0 ;
  wire \raddr[1]_i_1__5_n_0 ;
  wire \raddr[2]_i_1__5_n_0 ;
  wire \raddr[3]_i_1__5_n_0 ;
  wire \raddr[3]_i_2__5_n_0 ;
  wire \raddr[3]_i_3__5_n_0 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  bd_0_hls_inst_0_kernel_gmem0_m_axi_srl__parameterized5 U_fifo_srl
       (.AWVALID_Dummy(AWVALID_Dummy),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[2]_0 (full_n_reg_0),
        .\dout_reg[67]_0 (\dout_reg[67] ),
        .\dout_reg[67]_1 (req_fifo_valid),
        .\dout_reg[67]_2 (empty_n_reg_n_0),
        .\dout_reg[67]_3 (raddr_reg),
        .in(in),
        .\last_cnt_reg[4] (\last_cnt_reg[4] ),
        .req_en__0(req_en__0),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    dout_vld_i_1__8
       (.I0(req_fifo_valid),
        .I1(empty_n_reg_n_0),
        .I2(req_en__0),
        .I3(rs_req_ready),
        .O(dout_vld_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__8_n_0),
        .Q(req_fifo_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(empty_n_i_2__8_n_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(full_n_i_2__8_n_0),
        .I2(full_n_reg_0),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__10 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__10 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__9 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[4]_i_1__3 
       (.I0(p_12_in),
        .I1(p_8_in),
        .O(\mOutPtr[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h2AFF000000000000)) 
    \mOutPtr[4]_i_3__11 
       (.I0(req_fifo_valid),
        .I1(rs_req_ready),
        .I2(req_en__0),
        .I3(empty_n_reg_n_0),
        .I4(full_n_reg_0),
        .I5(AWVALID_Dummy),
        .O(p_12_in));
  LUT6 #(
    .INIT(64'h0000D500D500D500)) 
    \mOutPtr[4]_i_4__2 
       (.I0(req_fifo_valid),
        .I1(rs_req_ready),
        .I2(req_en__0),
        .I3(empty_n_reg_n_0),
        .I4(full_n_reg_0),
        .I5(AWVALID_Dummy),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[4]_i_2__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__5 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[0]),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__5 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5555FFFD5555)) 
    \raddr[3]_i_1__5 
       (.I0(\raddr[3]_i_3__5_n_0 ),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[3]),
        .I4(p_8_in),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCC999)) 
    \raddr[3]_i_2__5 
       (.I0(raddr_reg[2]),
        .I1(raddr_reg[3]),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .I4(raddr_reg[1]),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__5 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .O(\raddr[3]_i_3__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[0]_i_1__3_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[1]_i_1__5_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[2]_i_1__5_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[3]_i_2__5_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_fifo" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized8
   (full_n_reg_0,
    ap_rst_n_0,
    full_n_reg_1,
    s_ready_t_reg,
    dout_vld_reg_0,
    Q,
    D,
    \bus_wide_gen.data_valid_reg ,
    req_en__0,
    m_axi_gmem0_WVALID,
    \last_cnt_reg[0] ,
    E,
    full_n_reg_2,
    SR,
    ap_clk,
    ap_rst_n,
    \last_cnt_reg[4] ,
    WVALID_Dummy,
    WVALID_Dummy_reg,
    rs_req_ready,
    flying_req_reg,
    flying_req_reg_0,
    \last_cnt_reg[4]_0 ,
    wdata_valid,
    req_fifo_valid,
    \dout_reg[67] ,
    m_axi_gmem0_WREADY,
    in);
  output full_n_reg_0;
  output ap_rst_n_0;
  output full_n_reg_1;
  output s_ready_t_reg;
  output dout_vld_reg_0;
  output [36:0]Q;
  output [3:0]D;
  output \bus_wide_gen.data_valid_reg ;
  output req_en__0;
  output m_axi_gmem0_WVALID;
  output \last_cnt_reg[0] ;
  output [0:0]E;
  output full_n_reg_2;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \last_cnt_reg[4] ;
  input WVALID_Dummy;
  input WVALID_Dummy_reg;
  input rs_req_ready;
  input flying_req_reg;
  input flying_req_reg_0;
  input [4:0]\last_cnt_reg[4]_0 ;
  input wdata_valid;
  input req_fifo_valid;
  input \dout_reg[67] ;
  input m_axi_gmem0_WREADY;
  input [36:0]in;

  wire [3:0]D;
  wire [0:0]E;
  wire [36:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \bus_wide_gen.data_valid_reg ;
  wire \dout_reg[67] ;
  wire dout_vld_i_1__9_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__9_n_0;
  wire empty_n_reg_n_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_i_1__9_n_0;
  wire full_n_i_2__9_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire [36:0]in;
  wire \last_cnt_reg[0] ;
  wire \last_cnt_reg[4] ;
  wire [4:0]\last_cnt_reg[4]_0 ;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr[2]_i_1__11_n_0 ;
  wire \mOutPtr[3]_i_1__10_n_0 ;
  wire \mOutPtr[4]_i_1__8_n_0 ;
  wire \mOutPtr[4]_i_2__6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_gmem0_WREADY;
  wire m_axi_gmem0_WVALID;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire \raddr[0]_i_1__4_n_0 ;
  wire \raddr[1]_i_1__6_n_0 ;
  wire \raddr[2]_i_1__6_n_0 ;
  wire \raddr[3]_i_1__6_n_0 ;
  wire \raddr[3]_i_2__6_n_0 ;
  wire \raddr[3]_i_3__6_n_0 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_reg;
  wire wdata_valid;

  bd_0_hls_inst_0_kernel_gmem0_m_axi_srl__parameterized6 U_fifo_srl
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[36]_0 (raddr_reg),
        .\dout_reg[67] (\dout_reg[67] ),
        .dout_vld_reg(dout_vld_reg_0),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .in(in),
        .\last_cnt_reg[0] (\last_cnt_reg[0] ),
        .\last_cnt_reg[4] (\last_cnt_reg[4]_0 ),
        .\last_cnt_reg[4]_0 (full_n_reg_0),
        .\last_cnt_reg[4]_1 (\last_cnt_reg[4] ),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .pop(pop),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .s_ready_t_reg(s_ready_t_reg));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    WVALID_Dummy_i_1
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[4] ),
        .I2(WVALID_Dummy),
        .I3(WVALID_Dummy_reg),
        .O(full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hF7550000)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_4 
       (.I0(WVALID_Dummy),
        .I1(\last_cnt_reg[4] ),
        .I2(full_n_reg_0),
        .I3(WVALID_Dummy_reg),
        .I4(wdata_valid),
        .O(\bus_wide_gen.data_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h10555555)) 
    \data_buf[31]_i_1 
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[4] ),
        .I3(WVALID_Dummy),
        .I4(WVALID_Dummy_reg),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hB000FFFF)) 
    \data_buf[31]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[4] ),
        .I2(WVALID_Dummy),
        .I3(WVALID_Dummy_reg),
        .I4(ap_rst_n),
        .O(full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__9
       (.I0(empty_n_reg_n_0),
        .I1(fifo_valid),
        .I2(m_axi_gmem0_WREADY),
        .I3(\last_cnt_reg[0] ),
        .O(dout_vld_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__9_n_0),
        .Q(fifo_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(empty_n_i_2__9_n_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_12_in),
        .I4(\mOutPtr[4]_i_1__8_n_0 ),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(full_n_i_2__9_n_0),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[4] ),
        .I4(pop),
        .O(full_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \mOutPtr[1]_i_1__11 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[4] ),
        .I2(pop),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \mOutPtr[2]_i_1__11 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[4] ),
        .I2(pop),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__10 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__10_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[4]_i_1__8 
       (.I0(pop),
        .I1(\last_cnt_reg[4] ),
        .I2(full_n_reg_0),
        .O(\mOutPtr[4]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__5 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[4] ),
        .I2(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_0 ),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_0 ),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_0 ),
        .D(\mOutPtr[2]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_0 ),
        .D(\mOutPtr[3]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_0 ),
        .D(\mOutPtr[4]_i_2__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_gmem0_WVALID_INST_0
       (.I0(\last_cnt_reg[0] ),
        .I1(fifo_valid),
        .O(m_axi_gmem0_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h9999999969999999)) 
    \raddr[1]_i_1__6 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[0]),
        .I2(empty_n_reg_n_0),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[4] ),
        .I5(pop),
        .O(\raddr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__6 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD55555555)) 
    \raddr[3]_i_1__6 
       (.I0(\raddr[3]_i_3__6_n_0 ),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[3]),
        .I4(raddr_reg[0]),
        .I5(p_8_in),
        .O(\raddr[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCC999)) 
    \raddr[3]_i_2__6 
       (.I0(raddr_reg[2]),
        .I1(raddr_reg[3]),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .I4(raddr_reg[1]),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \raddr[3]_i_3__6 
       (.I0(pop),
        .I1(\last_cnt_reg[4] ),
        .I2(full_n_reg_0),
        .I3(empty_n_reg_n_0),
        .O(\raddr[3]_i_3__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \raddr[3]_i_4__1 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[4] ),
        .I2(pop),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[0]_i_1__4_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[1]_i_1__6_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[2]_i_1__6_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[3]_i_2__6_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_load" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_load
   (\bus_wide_gen.offset_full_n ,
    gmem0_ARREADY,
    RREADY_Dummy,
    tmp_valid_reg_0,
    gmem0_RVALID,
    RBURST_READY_Dummy,
    \first_iter_0_reg_145_reg[0] ,
    full_n_reg,
    E,
    \tmp_addr_reg[63]_0 ,
    \tmp_len_reg[31]_0 ,
    I_RDATA,
    SR,
    ap_clk,
    first_iter_0_reg_145,
    gmem1_ARREADY,
    gmem0_AWREADY,
    \mOutPtr_reg[0] ,
    ap_rst_n,
    ARREADY_Dummy,
    Q,
    \bus_wide_gen.ready_for_data__0 ,
    ap_enable_reg_pp0_iter9,
    \raddr_reg[7]_i_6 ,
    \raddr_reg[7]_i_6_0 ,
    icmp_ln25_1_reg_2750,
    \bus_wide_gen.data_valid_reg_0 ,
    push,
    in,
    WEBWE,
    din);
  output \bus_wide_gen.offset_full_n ;
  output gmem0_ARREADY;
  output RREADY_Dummy;
  output tmp_valid_reg_0;
  output gmem0_RVALID;
  output RBURST_READY_Dummy;
  output \first_iter_0_reg_145_reg[0] ;
  output full_n_reg;
  output [0:0]E;
  output [63:0]\tmp_addr_reg[63]_0 ;
  output [31:0]\tmp_len_reg[31]_0 ;
  output [7:0]I_RDATA;
  input [0:0]SR;
  input ap_clk;
  input first_iter_0_reg_145;
  input gmem1_ARREADY;
  input gmem0_AWREADY;
  input \mOutPtr_reg[0] ;
  input ap_rst_n;
  input ARREADY_Dummy;
  input [0:0]Q;
  input \bus_wide_gen.ready_for_data__0 ;
  input ap_enable_reg_pp0_iter9;
  input \raddr_reg[7]_i_6 ;
  input \raddr_reg[7]_i_6_0 ;
  input icmp_ln25_1_reg_2750;
  input \bus_wide_gen.data_valid_reg_0 ;
  input push;
  input [94:0]in;
  input [0:0]WEBWE;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [7:0]I_RDATA;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_2;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_4;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire burst_ready;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.first_beat_reg_n_0 ;
  wire \bus_wide_gen.last_split__0 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.rreq_offset_n_10 ;
  wire \bus_wide_gen.rreq_offset_n_11 ;
  wire \bus_wide_gen.rreq_offset_n_12 ;
  wire \bus_wide_gen.rreq_offset_n_13 ;
  wire \bus_wide_gen.rreq_offset_n_14 ;
  wire \bus_wide_gen.rreq_offset_n_15 ;
  wire \bus_wide_gen.rreq_offset_n_16 ;
  wire \bus_wide_gen.rreq_offset_n_17 ;
  wire \bus_wide_gen.rreq_offset_n_18 ;
  wire \bus_wide_gen.rreq_offset_n_19 ;
  wire \bus_wide_gen.rreq_offset_n_2 ;
  wire \bus_wide_gen.rreq_offset_n_20 ;
  wire \bus_wide_gen.rreq_offset_n_21 ;
  wire \bus_wide_gen.rreq_offset_n_22 ;
  wire \bus_wide_gen.rreq_offset_n_23 ;
  wire \bus_wide_gen.rreq_offset_n_24 ;
  wire \bus_wide_gen.rreq_offset_n_25 ;
  wire \bus_wide_gen.rreq_offset_n_26 ;
  wire \bus_wide_gen.rreq_offset_n_27 ;
  wire \bus_wide_gen.rreq_offset_n_28 ;
  wire \bus_wide_gen.rreq_offset_n_30 ;
  wire \bus_wide_gen.rreq_offset_n_35 ;
  wire \bus_wide_gen.rreq_offset_n_36 ;
  wire \bus_wide_gen.rreq_offset_n_37 ;
  wire \bus_wide_gen.rreq_offset_n_38 ;
  wire \bus_wide_gen.rreq_offset_n_4 ;
  wire \bus_wide_gen.rreq_offset_n_5 ;
  wire \bus_wide_gen.rreq_offset_n_6 ;
  wire \bus_wide_gen.rreq_offset_n_7 ;
  wire \bus_wide_gen.rreq_offset_n_8 ;
  wire \bus_wide_gen.rreq_offset_n_9 ;
  wire [1:1]\bus_wide_gen.split_cnt__5 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[1] ;
  wire [33:0]din;
  wire fifo_rreq_n_100;
  wire fifo_rreq_n_101;
  wire fifo_rreq_n_102;
  wire fifo_rreq_n_103;
  wire fifo_rreq_n_104;
  wire fifo_rreq_n_105;
  wire fifo_rreq_n_106;
  wire fifo_rreq_n_107;
  wire fifo_rreq_n_108;
  wire fifo_rreq_n_109;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_117;
  wire fifo_rreq_n_118;
  wire fifo_rreq_n_119;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_121;
  wire fifo_rreq_n_122;
  wire fifo_rreq_n_123;
  wire fifo_rreq_n_124;
  wire fifo_rreq_n_125;
  wire fifo_rreq_n_126;
  wire fifo_rreq_n_127;
  wire fifo_rreq_n_128;
  wire fifo_rreq_n_129;
  wire fifo_rreq_n_130;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_96;
  wire fifo_rreq_n_97;
  wire fifo_rreq_n_98;
  wire fifo_rreq_n_99;
  wire first_iter_0_reg_145;
  wire \first_iter_0_reg_145_reg[0] ;
  wire full_n_reg;
  wire gmem0_ARREADY;
  wire gmem0_AWREADY;
  wire gmem0_RVALID;
  wire gmem1_ARREADY;
  wire icmp_ln25_1_reg_2750;
  wire [94:0]in;
  wire last_beat;
  wire \mOutPtr_reg[0] ;
  wire next_rreq;
  wire pop;
  wire push;
  wire \raddr_reg[7]_i_6 ;
  wire \raddr_reg[7]_i_6_0 ;
  wire ready_for_outstanding;
  wire [30:0]rreq_len;
  wire rreq_valid;
  wire [63:0]\tmp_addr_reg[63]_0 ;
  wire [31:0]tmp_len0;
  wire tmp_len0_carry__0_n_0;
  wire tmp_len0_carry__0_n_1;
  wire tmp_len0_carry__0_n_2;
  wire tmp_len0_carry__0_n_3;
  wire tmp_len0_carry__1_n_0;
  wire tmp_len0_carry__1_n_1;
  wire tmp_len0_carry__1_n_2;
  wire tmp_len0_carry__1_n_3;
  wire tmp_len0_carry__2_n_0;
  wire tmp_len0_carry__2_n_1;
  wire tmp_len0_carry__2_n_2;
  wire tmp_len0_carry__2_n_3;
  wire tmp_len0_carry__3_n_0;
  wire tmp_len0_carry__3_n_1;
  wire tmp_len0_carry__3_n_2;
  wire tmp_len0_carry__3_n_3;
  wire tmp_len0_carry__4_n_0;
  wire tmp_len0_carry__4_n_1;
  wire tmp_len0_carry__4_n_2;
  wire tmp_len0_carry__4_n_3;
  wire tmp_len0_carry__5_n_0;
  wire tmp_len0_carry__5_n_1;
  wire tmp_len0_carry__5_n_2;
  wire tmp_len0_carry__5_n_3;
  wire tmp_len0_carry__6_n_2;
  wire tmp_len0_carry__6_n_3;
  wire tmp_len0_carry_n_0;
  wire tmp_len0_carry_n_1;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire [31:0]\tmp_len_reg[31]_0 ;
  wire tmp_valid0;
  wire tmp_valid_reg_0;
  wire [3:2]NLW_tmp_len0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_len0_carry__6_O_UNCONNECTED;

  bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized5 buff_rdata
       (.Q(Q),
        .SR(SR),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.last_split__0 (\bus_wide_gen.last_split__0 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .din(din),
        .dout({burst_ready,last_beat,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38}),
        .dout_vld_reg_0(buff_rdata_n_4),
        .empty_n_reg_0(buff_rdata_n_2),
        .full_n_reg_0(RREADY_Dummy),
        .full_n_reg_1(full_n_reg),
        .pop(pop));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_27 ),
        .Q(I_RDATA[0]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_26 ),
        .Q(I_RDATA[1]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_6 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_5 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_4 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(buff_rdata_n_14),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .R(\bus_wide_gen.rreq_offset_n_2 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(buff_rdata_n_13),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .R(\bus_wide_gen.rreq_offset_n_2 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(buff_rdata_n_12),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .R(\bus_wide_gen.rreq_offset_n_2 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(buff_rdata_n_11),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .R(\bus_wide_gen.rreq_offset_n_2 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(buff_rdata_n_10),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .R(\bus_wide_gen.rreq_offset_n_2 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(buff_rdata_n_9),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .R(\bus_wide_gen.rreq_offset_n_2 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_25 ),
        .Q(I_RDATA[2]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(buff_rdata_n_8),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .R(\bus_wide_gen.rreq_offset_n_2 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(buff_rdata_n_7),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .R(\bus_wide_gen.rreq_offset_n_2 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_24 ),
        .Q(I_RDATA[3]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_23 ),
        .Q(I_RDATA[4]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_22 ),
        .Q(I_RDATA[5]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_21 ),
        .Q(I_RDATA[6]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_20 ),
        .Q(I_RDATA[7]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_28 ),
        .D(\bus_wide_gen.rreq_offset_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_36 ),
        .Q(gmem0_RVALID),
        .R(SR));
  FDRE \bus_wide_gen.first_beat_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_30 ),
        .Q(\bus_wide_gen.first_beat_reg_n_0 ),
        .R(1'b0));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized4 \bus_wide_gen.rreq_offset 
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({\bus_wide_gen.rreq_offset_n_4 ,\bus_wide_gen.rreq_offset_n_5 ,\bus_wide_gen.rreq_offset_n_6 ,\bus_wide_gen.rreq_offset_n_7 ,\bus_wide_gen.rreq_offset_n_8 ,\bus_wide_gen.rreq_offset_n_9 ,\bus_wide_gen.rreq_offset_n_10 ,\bus_wide_gen.rreq_offset_n_11 ,\bus_wide_gen.rreq_offset_n_12 ,\bus_wide_gen.rreq_offset_n_13 ,\bus_wide_gen.rreq_offset_n_14 ,\bus_wide_gen.rreq_offset_n_15 ,\bus_wide_gen.rreq_offset_n_16 ,\bus_wide_gen.rreq_offset_n_17 ,\bus_wide_gen.rreq_offset_n_18 ,\bus_wide_gen.rreq_offset_n_19 ,\bus_wide_gen.rreq_offset_n_20 ,\bus_wide_gen.rreq_offset_n_21 ,\bus_wide_gen.rreq_offset_n_22 ,\bus_wide_gen.rreq_offset_n_23 ,\bus_wide_gen.rreq_offset_n_24 ,\bus_wide_gen.rreq_offset_n_25 ,\bus_wide_gen.rreq_offset_n_26 ,\bus_wide_gen.rreq_offset_n_27 }),
        .E(next_rreq),
        .Q({\bus_wide_gen.data_buf_reg_n_0_[23] ,\bus_wide_gen.data_buf_reg_n_0_[22] ,\bus_wide_gen.data_buf_reg_n_0_[21] ,\bus_wide_gen.data_buf_reg_n_0_[20] ,\bus_wide_gen.data_buf_reg_n_0_[19] ,\bus_wide_gen.data_buf_reg_n_0_[18] ,\bus_wide_gen.data_buf_reg_n_0_[17] ,\bus_wide_gen.data_buf_reg_n_0_[16] ,\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_enable_reg_pp0_iter9_reg(\bus_wide_gen.rreq_offset_n_36 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.rreq_offset_n_30 ),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .\bus_wide_gen.data_buf_reg[17] (\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .\bus_wide_gen.data_buf_reg[18] (\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .\bus_wide_gen.data_buf_reg[19] (\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .\bus_wide_gen.data_buf_reg[20] (\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .\bus_wide_gen.data_buf_reg[21] (\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .\bus_wide_gen.data_buf_reg[22] (\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.first_beat_reg (\bus_wide_gen.first_beat_reg_n_0 ),
        .\bus_wide_gen.last_split__0 (\bus_wide_gen.last_split__0 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt__5 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.rreq_offset_n_38 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_1 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.rreq_offset_n_2 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.rreq_offset_n_28 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_1 (\bus_wide_gen.rreq_offset_n_37 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_2 (\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .dout({burst_ready,last_beat,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38}),
        .\dout_reg[1] (\tmp_len_reg[31]_0 [1:0]),
        .\dout_reg[3] (\tmp_addr_reg[63]_0 [1:0]),
        .full_n_reg_0(\bus_wide_gen.offset_full_n ),
        .full_n_reg_1(tmp_valid_reg_0),
        .gmem0_RVALID(gmem0_RVALID),
        .pop(pop),
        .\raddr_reg[7]_i_4 (fifo_rreq_n_3),
        .\raddr_reg_reg[7] (buff_rdata_n_2),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(buff_rdata_n_4),
        .rreq_valid(rreq_valid),
        .s_ready_t_reg(\bus_wide_gen.rreq_offset_n_35 ),
        .tmp_valid0(tmp_valid0),
        .tmp_valid_reg(E));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_38 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_37 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .R(1'b0));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized0_1 fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(tmp_len0[0]),
        .E(next_rreq),
        .Q({rreq_len,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92,fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95,fifo_rreq_n_96,fifo_rreq_n_97,fifo_rreq_n_98,fifo_rreq_n_99}),
        .S({fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_valid_reg (fifo_rreq_n_3),
        .\dout_reg[68] ({fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111}),
        .\dout_reg[72] ({fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106,fifo_rreq_n_107}),
        .\dout_reg[80] ({fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115,fifo_rreq_n_116}),
        .\dout_reg[84] ({fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119,fifo_rreq_n_120}),
        .\dout_reg[88] ({fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123,fifo_rreq_n_124}),
        .\dout_reg[92] ({fifo_rreq_n_125,fifo_rreq_n_126,fifo_rreq_n_127,fifo_rreq_n_128}),
        .\dout_reg[94] ({fifo_rreq_n_129,fifo_rreq_n_130}),
        .\dout_reg[94]_0 (\bus_wide_gen.offset_full_n ),
        .\dout_reg[94]_1 (tmp_valid_reg_0),
        .first_iter_0_reg_145(first_iter_0_reg_145),
        .\first_iter_0_reg_145_reg[0] (\first_iter_0_reg_145_reg[0] ),
        .full_n_reg_0(gmem0_ARREADY),
        .gmem0_AWREADY(gmem0_AWREADY),
        .gmem0_RVALID(gmem0_RVALID),
        .gmem1_ARREADY(gmem1_ARREADY),
        .icmp_ln25_1_reg_2750(icmp_ln25_1_reg_2750),
        .in(in),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .push(push),
        .\raddr_reg[7]_i_6 (\raddr_reg[7]_i_6 ),
        .\raddr_reg[7]_i_6_0 (\raddr_reg[7]_i_6_0 ),
        .\raddr_reg[7]_i_6_1 (\bus_wide_gen.split_cnt__5 ),
        .rreq_valid(rreq_valid),
        .tmp_valid0(tmp_valid0));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(SR));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_99),
        .Q(\tmp_addr_reg[63]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_89),
        .Q(\tmp_addr_reg[63]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_88),
        .Q(\tmp_addr_reg[63]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_87),
        .Q(\tmp_addr_reg[63]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_86),
        .Q(\tmp_addr_reg[63]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_85),
        .Q(\tmp_addr_reg[63]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_84),
        .Q(\tmp_addr_reg[63]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_83),
        .Q(\tmp_addr_reg[63]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_82),
        .Q(\tmp_addr_reg[63]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_81),
        .Q(\tmp_addr_reg[63]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_80),
        .Q(\tmp_addr_reg[63]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_98),
        .Q(\tmp_addr_reg[63]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_79),
        .Q(\tmp_addr_reg[63]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_78),
        .Q(\tmp_addr_reg[63]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_77),
        .Q(\tmp_addr_reg[63]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_76),
        .Q(\tmp_addr_reg[63]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_75),
        .Q(\tmp_addr_reg[63]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_74),
        .Q(\tmp_addr_reg[63]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_73),
        .Q(\tmp_addr_reg[63]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_72),
        .Q(\tmp_addr_reg[63]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_71),
        .Q(\tmp_addr_reg[63]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_70),
        .Q(\tmp_addr_reg[63]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_97),
        .Q(\tmp_addr_reg[63]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_69),
        .Q(\tmp_addr_reg[63]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_68),
        .Q(\tmp_addr_reg[63]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(\tmp_addr_reg[63]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(\tmp_addr_reg[63]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(\tmp_addr_reg[63]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(\tmp_addr_reg[63]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(\tmp_addr_reg[63]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(\tmp_addr_reg[63]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(\tmp_addr_reg[63]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(\tmp_addr_reg[63]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_96),
        .Q(\tmp_addr_reg[63]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(\tmp_addr_reg[63]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(\tmp_addr_reg[63]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(\tmp_addr_reg[63]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(\tmp_addr_reg[63]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(\tmp_addr_reg[63]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(\tmp_addr_reg[63]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(\tmp_addr_reg[63]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(\tmp_addr_reg[63]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(\tmp_addr_reg[63]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(\tmp_addr_reg[63]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_95),
        .Q(\tmp_addr_reg[63]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(\tmp_addr_reg[63]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(\tmp_addr_reg[63]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(\tmp_addr_reg[63]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(\tmp_addr_reg[63]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(\tmp_addr_reg[63]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(\tmp_addr_reg[63]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(\tmp_addr_reg[63]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(\tmp_addr_reg[63]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(\tmp_addr_reg[63]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(\tmp_addr_reg[63]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_94),
        .Q(\tmp_addr_reg[63]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(\tmp_addr_reg[63]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(\tmp_addr_reg[63]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(\tmp_addr_reg[63]_0 [62]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(\tmp_addr_reg[63]_0 [63]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_93),
        .Q(\tmp_addr_reg[63]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_92),
        .Q(\tmp_addr_reg[63]_0 [7]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_91),
        .Q(\tmp_addr_reg[63]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_90),
        .Q(\tmp_addr_reg[63]_0 [9]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({tmp_len0_carry_n_0,tmp_len0_carry_n_1,tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(rreq_len[0]),
        .DI(rreq_len[4:1]),
        .O(tmp_len0[4:1]),
        .S({fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111}));
  CARRY4 tmp_len0_carry__0
       (.CI(tmp_len0_carry_n_0),
        .CO({tmp_len0_carry__0_n_0,tmp_len0_carry__0_n_1,tmp_len0_carry__0_n_2,tmp_len0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[8:5]),
        .O(tmp_len0[8:5]),
        .S({fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106,fifo_rreq_n_107}));
  CARRY4 tmp_len0_carry__1
       (.CI(tmp_len0_carry__0_n_0),
        .CO({tmp_len0_carry__1_n_0,tmp_len0_carry__1_n_1,tmp_len0_carry__1_n_2,tmp_len0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[12:9]),
        .O(tmp_len0[12:9]),
        .S({fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103}));
  CARRY4 tmp_len0_carry__2
       (.CI(tmp_len0_carry__1_n_0),
        .CO({tmp_len0_carry__2_n_0,tmp_len0_carry__2_n_1,tmp_len0_carry__2_n_2,tmp_len0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[16:13]),
        .O(tmp_len0[16:13]),
        .S({fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115,fifo_rreq_n_116}));
  CARRY4 tmp_len0_carry__3
       (.CI(tmp_len0_carry__2_n_0),
        .CO({tmp_len0_carry__3_n_0,tmp_len0_carry__3_n_1,tmp_len0_carry__3_n_2,tmp_len0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[20:17]),
        .O(tmp_len0[20:17]),
        .S({fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119,fifo_rreq_n_120}));
  CARRY4 tmp_len0_carry__4
       (.CI(tmp_len0_carry__3_n_0),
        .CO({tmp_len0_carry__4_n_0,tmp_len0_carry__4_n_1,tmp_len0_carry__4_n_2,tmp_len0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[24:21]),
        .O(tmp_len0[24:21]),
        .S({fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123,fifo_rreq_n_124}));
  CARRY4 tmp_len0_carry__5
       (.CI(tmp_len0_carry__4_n_0),
        .CO({tmp_len0_carry__5_n_0,tmp_len0_carry__5_n_1,tmp_len0_carry__5_n_2,tmp_len0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[28:25]),
        .O(tmp_len0[28:25]),
        .S({fifo_rreq_n_125,fifo_rreq_n_126,fifo_rreq_n_127,fifo_rreq_n_128}));
  CARRY4 tmp_len0_carry__6
       (.CI(tmp_len0_carry__5_n_0),
        .CO({NLW_tmp_len0_carry__6_CO_UNCONNECTED[3:2],tmp_len0_carry__6_n_2,tmp_len0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rreq_len[30:29]}),
        .O({NLW_tmp_len0_carry__6_O_UNCONNECTED[3],tmp_len0[31:29]}),
        .S({1'b0,1'b1,fifo_rreq_n_129,fifo_rreq_n_130}));
  FDRE \tmp_len_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[0]),
        .Q(\tmp_len_reg[31]_0 [0]),
        .R(SR));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[10]),
        .Q(\tmp_len_reg[31]_0 [10]),
        .R(SR));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[11]),
        .Q(\tmp_len_reg[31]_0 [11]),
        .R(SR));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[12]),
        .Q(\tmp_len_reg[31]_0 [12]),
        .R(SR));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[13]),
        .Q(\tmp_len_reg[31]_0 [13]),
        .R(SR));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[14]),
        .Q(\tmp_len_reg[31]_0 [14]),
        .R(SR));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[15]),
        .Q(\tmp_len_reg[31]_0 [15]),
        .R(SR));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[16]),
        .Q(\tmp_len_reg[31]_0 [16]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(\tmp_len_reg[31]_0 [17]),
        .R(SR));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[18]),
        .Q(\tmp_len_reg[31]_0 [18]),
        .R(SR));
  FDRE \tmp_len_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[19]),
        .Q(\tmp_len_reg[31]_0 [19]),
        .R(SR));
  FDRE \tmp_len_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[1]),
        .Q(\tmp_len_reg[31]_0 [1]),
        .R(SR));
  FDRE \tmp_len_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[20]),
        .Q(\tmp_len_reg[31]_0 [20]),
        .R(SR));
  FDRE \tmp_len_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[21]),
        .Q(\tmp_len_reg[31]_0 [21]),
        .R(SR));
  FDRE \tmp_len_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[22]),
        .Q(\tmp_len_reg[31]_0 [22]),
        .R(SR));
  FDRE \tmp_len_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[23]),
        .Q(\tmp_len_reg[31]_0 [23]),
        .R(SR));
  FDRE \tmp_len_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[24]),
        .Q(\tmp_len_reg[31]_0 [24]),
        .R(SR));
  FDRE \tmp_len_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[25]),
        .Q(\tmp_len_reg[31]_0 [25]),
        .R(SR));
  FDRE \tmp_len_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[26]),
        .Q(\tmp_len_reg[31]_0 [26]),
        .R(SR));
  FDRE \tmp_len_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[27]),
        .Q(\tmp_len_reg[31]_0 [27]),
        .R(SR));
  FDRE \tmp_len_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[28]),
        .Q(\tmp_len_reg[31]_0 [28]),
        .R(SR));
  FDRE \tmp_len_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[29]),
        .Q(\tmp_len_reg[31]_0 [29]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[31]_0 [2]),
        .R(SR));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[30]),
        .Q(\tmp_len_reg[31]_0 [30]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[31]),
        .Q(\tmp_len_reg[31]_0 [31]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[3]),
        .Q(\tmp_len_reg[31]_0 [3]),
        .R(SR));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[4]),
        .Q(\tmp_len_reg[31]_0 [4]),
        .R(SR));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[5]),
        .Q(\tmp_len_reg[31]_0 [5]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[6]),
        .Q(\tmp_len_reg[31]_0 [6]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[7]),
        .Q(\tmp_len_reg[31]_0 [7]),
        .R(SR));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[8]),
        .Q(\tmp_len_reg[31]_0 [8]),
        .R(SR));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[9]),
        .Q(\tmp_len_reg[31]_0 [9]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_35 ),
        .Q(tmp_valid_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_mem" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_mem
   (ap_enable_reg_pp0_iter16_reg,
    pop,
    rnext,
    dout,
    mem_reg_i_3__1,
    icmp_ln25_2_reg_279_pp0_iter15_reg,
    ap_rst_n,
    raddr,
    \bus_wide_gen.ready_for_data__0_1 ,
    \bus_wide_gen.offset_valid ,
    mem_reg_0,
    mem_reg_1,
    ap_clk,
    we,
    SR,
    Q,
    mem_reg_2);
  output ap_enable_reg_pp0_iter16_reg;
  output pop;
  output [5:0]rnext;
  output [8:0]dout;
  input mem_reg_i_3__1;
  input icmp_ln25_2_reg_279_pp0_iter15_reg;
  input ap_rst_n;
  input [5:0]raddr;
  input \bus_wide_gen.ready_for_data__0_1 ;
  input \bus_wide_gen.offset_valid ;
  input mem_reg_0;
  input mem_reg_1;
  input ap_clk;
  input we;
  input [0:0]SR;
  input [5:0]Q;
  input [7:0]mem_reg_2;

  wire [5:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter16_reg;
  wire ap_rst_n;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.ready_for_data__0_1 ;
  wire [8:0]dout;
  wire icmp_ln25_2_reg_279_pp0_iter15_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [7:0]mem_reg_2;
  wire mem_reg_i_2__1_n_0;
  wire mem_reg_i_3__1;
  wire pop;
  wire [5:0]raddr;
  wire [5:0]raddr_reg;
  wire \raddr_reg[5]_i_2_n_0 ;
  wire \raddr_reg[5]_i_3_n_0 ;
  wire [5:0]rnext;
  wire we;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 6}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "567" *) 
  (* RTL_RAM_NAME = "inst/gmem0_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,mem_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:9],dout}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we),
        .ENBWREN(mem_reg_i_2__1_n_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(SR),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_2__1
       (.I0(pop),
        .I1(ap_rst_n),
        .O(mem_reg_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h8F00)) 
    mem_reg_i_4
       (.I0(\bus_wide_gen.ready_for_data__0_1 ),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(mem_reg_0),
        .I3(mem_reg_1),
        .O(pop));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_5__0
       (.I0(mem_reg_i_3__1),
        .I1(icmp_ln25_2_reg_279_pp0_iter15_reg),
        .O(ap_enable_reg_pp0_iter16_reg));
  LUT3 #(
    .INIT(8'h4A)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr[0]),
        .I1(\raddr_reg[5]_i_2_n_0 ),
        .I2(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h4F80)) 
    \raddr_reg[1]_i_1 
       (.I0(raddr[0]),
        .I1(\raddr_reg[5]_i_2_n_0 ),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h70FF8000)) 
    \raddr_reg[2]_i_1 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(\raddr_reg[5]_i_2_n_0 ),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h7F00FFFF80000000)) 
    \raddr_reg[3]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(\raddr_reg[5]_i_2_n_0 ),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hB308)) 
    \raddr_reg[4]_i_1 
       (.I0(\raddr_reg[5]_i_2_n_0 ),
        .I1(pop),
        .I2(\raddr_reg[5]_i_3_n_0 ),
        .I3(raddr[4]),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hC060CCCC)) 
    \raddr_reg[5]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[5]),
        .I2(\raddr_reg[5]_i_2_n_0 ),
        .I3(\raddr_reg[5]_i_3_n_0 ),
        .I4(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \raddr_reg[5]_i_2 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .I4(raddr[1]),
        .I5(raddr[0]),
        .O(\raddr_reg[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[5]_i_3 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .O(\raddr_reg[5]_i_3_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_mem" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_mem__parameterized0
   (rnext,
    dout_vld_reg,
    dout,
    \raddr_reg_reg[0]_0 ,
    \bus_wide_gen.last_split__0 ,
    \raddr_reg_reg[0]_1 ,
    ap_rst_n,
    \raddr_reg_reg[1]_0 ,
    \raddr_reg_reg[6]_0 ,
    \raddr_reg_reg[7]_0 ,
    pop,
    \raddr_reg_reg[1]_1 ,
    \raddr_reg_reg[2]_0 ,
    \raddr_reg_reg[3]_0 ,
    \raddr_reg_reg[4]_0 ,
    \raddr_reg_reg[5]_0 ,
    \bus_wide_gen.offset_valid ,
    ap_clk,
    SR,
    Q,
    din,
    WEBWE);
  output [7:0]rnext;
  output dout_vld_reg;
  output [33:0]dout;
  input \raddr_reg_reg[0]_0 ;
  input \bus_wide_gen.last_split__0 ;
  input \raddr_reg_reg[0]_1 ;
  input ap_rst_n;
  input \raddr_reg_reg[1]_0 ;
  input \raddr_reg_reg[6]_0 ;
  input \raddr_reg_reg[7]_0 ;
  input pop;
  input \raddr_reg_reg[1]_1 ;
  input \raddr_reg_reg[2]_0 ;
  input \raddr_reg_reg[3]_0 ;
  input \raddr_reg_reg[4]_0 ;
  input \raddr_reg_reg[5]_0 ;
  input \bus_wide_gen.offset_valid ;
  input ap_clk;
  input [0:0]SR;
  input [7:0]Q;
  input [33:0]din;
  input [0:0]WEBWE;

  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.last_split__0 ;
  wire \bus_wide_gen.offset_valid ;
  wire [33:0]din;
  wire [33:0]dout;
  wire dout_vld_reg;
  wire mem_reg_i_1__0_n_0;
  wire pop;
  wire [7:0]raddr_reg;
  wire \raddr_reg[2]_i_2_n_0 ;
  wire \raddr_reg[3]_i_2_n_0 ;
  wire \raddr_reg[4]_i_2_n_0 ;
  wire \raddr_reg[5]_i_2__0_n_0 ;
  wire \raddr_reg[7]_i_2_n_0 ;
  wire \raddr_reg[7]_i_3_n_0 ;
  wire \raddr_reg[7]_i_5_n_0 ;
  wire \raddr_reg_reg[0]_0 ;
  wire \raddr_reg_reg[0]_1 ;
  wire \raddr_reg_reg[1]_0 ;
  wire \raddr_reg_reg[1]_1 ;
  wire \raddr_reg_reg[2]_0 ;
  wire \raddr_reg_reg[3]_0 ;
  wire \raddr_reg_reg[4]_0 ;
  wire \raddr_reg_reg[5]_0 ;
  wire \raddr_reg_reg[6]_0 ;
  wire \raddr_reg_reg[7]_0 ;
  wire [7:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP(dout[33:32]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1__0_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'h8AFF)) 
    mem_reg_i_1__0
       (.I0(\raddr_reg_reg[0]_0 ),
        .I1(\bus_wide_gen.last_split__0 ),
        .I2(\raddr_reg_reg[0]_1 ),
        .I3(ap_rst_n),
        .O(mem_reg_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    mem_reg_i_6
       (.I0(\raddr_reg_reg[0]_1 ),
        .I1(dout[32]),
        .I2(\bus_wide_gen.offset_valid ),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'h3F338088)) 
    \raddr_reg[0]_i_1__1 
       (.I0(\raddr_reg[7]_i_2_n_0 ),
        .I1(\raddr_reg_reg[0]_0 ),
        .I2(\bus_wide_gen.last_split__0 ),
        .I3(\raddr_reg_reg[0]_1 ),
        .I4(\raddr_reg_reg[1]_0 ),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h44F4FFFF88080000)) 
    \raddr_reg[1]_i_1__0 
       (.I0(\raddr_reg_reg[1]_0 ),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\raddr_reg_reg[0]_1 ),
        .I3(\bus_wide_gen.last_split__0 ),
        .I4(\raddr_reg_reg[0]_0 ),
        .I5(\raddr_reg_reg[1]_1 ),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h88F8FFFF44040000)) 
    \raddr_reg[2]_i_1__0 
       (.I0(\raddr_reg[2]_i_2_n_0 ),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\raddr_reg_reg[0]_1 ),
        .I3(\bus_wide_gen.last_split__0 ),
        .I4(\raddr_reg_reg[0]_0 ),
        .I5(\raddr_reg_reg[2]_0 ),
        .O(rnext[2]));
  LUT2 #(
    .INIT(4'h7)) 
    \raddr_reg[2]_i_2 
       (.I0(\raddr_reg_reg[1]_1 ),
        .I1(\raddr_reg_reg[1]_0 ),
        .O(\raddr_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88F8FFFF44040000)) 
    \raddr_reg[3]_i_1__0 
       (.I0(\raddr_reg[3]_i_2_n_0 ),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\raddr_reg_reg[0]_1 ),
        .I3(\bus_wide_gen.last_split__0 ),
        .I4(\raddr_reg_reg[0]_0 ),
        .I5(\raddr_reg_reg[3]_0 ),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr_reg[3]_i_2 
       (.I0(\raddr_reg_reg[1]_0 ),
        .I1(\raddr_reg_reg[1]_1 ),
        .I2(\raddr_reg_reg[2]_0 ),
        .O(\raddr_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88F8FFFF44040000)) 
    \raddr_reg[4]_i_1__0 
       (.I0(\raddr_reg[4]_i_2_n_0 ),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\raddr_reg_reg[0]_1 ),
        .I3(\bus_wide_gen.last_split__0 ),
        .I4(\raddr_reg_reg[0]_0 ),
        .I5(\raddr_reg_reg[4]_0 ),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[4]_i_2 
       (.I0(\raddr_reg_reg[2]_0 ),
        .I1(\raddr_reg_reg[1]_1 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[3]_0 ),
        .O(\raddr_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F4FFFF88080000)) 
    \raddr_reg[5]_i_1__0 
       (.I0(\raddr_reg[5]_i_2__0_n_0 ),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\raddr_reg_reg[0]_1 ),
        .I3(\bus_wide_gen.last_split__0 ),
        .I4(\raddr_reg_reg[0]_0 ),
        .I5(\raddr_reg_reg[5]_0 ),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[5]_i_2__0 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[1]_1 ),
        .I4(\raddr_reg_reg[2]_0 ),
        .O(\raddr_reg[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBB3F3300008088)) 
    \raddr_reg[6]_i_1 
       (.I0(\raddr_reg[7]_i_2_n_0 ),
        .I1(\raddr_reg_reg[0]_0 ),
        .I2(\bus_wide_gen.last_split__0 ),
        .I3(\raddr_reg_reg[0]_1 ),
        .I4(\raddr_reg[7]_i_3_n_0 ),
        .I5(\raddr_reg_reg[6]_0 ),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hC060CCCC)) 
    \raddr_reg[7]_i_1 
       (.I0(\raddr_reg_reg[6]_0 ),
        .I1(\raddr_reg_reg[7]_0 ),
        .I2(\raddr_reg[7]_i_2_n_0 ),
        .I3(\raddr_reg[7]_i_3_n_0 ),
        .I4(pop),
        .O(rnext[7]));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \raddr_reg[7]_i_2 
       (.I0(\raddr_reg_reg[5]_0 ),
        .I1(\raddr_reg_reg[4]_0 ),
        .I2(\raddr_reg_reg[6]_0 ),
        .I3(\raddr_reg_reg[7]_0 ),
        .I4(\raddr_reg[7]_i_5_n_0 ),
        .O(\raddr_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \raddr_reg[7]_i_3 
       (.I0(\raddr_reg_reg[2]_0 ),
        .I1(\raddr_reg_reg[1]_1 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[3]_0 ),
        .I4(\raddr_reg_reg[4]_0 ),
        .I5(\raddr_reg_reg[5]_0 ),
        .O(\raddr_reg[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \raddr_reg[7]_i_5 
       (.I0(\raddr_reg_reg[2]_0 ),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(\raddr_reg_reg[1]_1 ),
        .I3(\raddr_reg_reg[1]_0 ),
        .O(\raddr_reg[7]_i_5_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_read" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_read
   (m_axi_gmem0_ARADDR,
    ARREADY_Dummy,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    Q,
    \data_p1_reg[32] ,
    WEBWE,
    din,
    m_axi_gmem0_ARLEN,
    ap_clk,
    SR,
    ap_rst_n,
    RREADY_Dummy,
    m_axi_gmem0_RVALID,
    \mOutPtr_reg[4] ,
    s_ready_t_reg_0,
    \bus_wide_gen.offset_full_n ,
    m_axi_gmem0_ARREADY,
    RBURST_READY_Dummy,
    \data_p2_reg[63] ,
    \data_p2_reg[95] ,
    \data_p2_reg[32] ,
    E);
  output [61:0]m_axi_gmem0_ARADDR;
  output ARREADY_Dummy;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32] ;
  output [0:0]WEBWE;
  output [0:0]din;
  output [3:0]m_axi_gmem0_ARLEN;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input RREADY_Dummy;
  input m_axi_gmem0_RVALID;
  input \mOutPtr_reg[4] ;
  input s_ready_t_reg_0;
  input \bus_wide_gen.offset_full_n ;
  input m_axi_gmem0_ARREADY;
  input RBURST_READY_Dummy;
  input [63:0]\data_p2_reg[63] ;
  input [31:0]\data_p2_reg[95] ;
  input [32:0]\data_p2_reg[32] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p1_reg[32] ;
  wire [32:0]\data_p2_reg[32] ;
  wire [63:0]\data_p2_reg[63] ;
  wire [31:0]\data_p2_reg[95] ;
  wire [0:0]din;
  wire fifo_burst_n_1;
  wire fifo_burst_n_2;
  wire \mOutPtr_reg[4] ;
  wire [61:0]m_axi_gmem0_ARADDR;
  wire [3:0]m_axi_gmem0_ARLEN;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_RVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;

  bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized2_5 fifo_burst
       (.Q(\data_p1_reg[32] [32]),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .din(din),
        .dout_vld_reg_0(Q),
        .empty_n_reg_0(fifo_burst_n_2),
        .full_n_reg_0(fifo_burst_n_1),
        .\mOutPtr_reg[4]_0 (\mOutPtr_reg[4] ),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized2_6 fifo_rctl
       (.RBURST_READY_Dummy(RBURST_READY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_burst_converter_7 rreq_burst_conv
       (.D({\data_p2_reg[95] ,\data_p2_reg[63] }),
        .E(E),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\dout_reg[0] (fifo_burst_n_1),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .m_axi_gmem0_ARLEN(m_axi_gmem0_ARLEN),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push),
        .s_ready_t_reg(ARREADY_Dummy),
        .s_ready_t_reg_0(s_ready_t_reg_0));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (\data_p1_reg[32] ),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\dout_reg[0] (fifo_burst_n_2),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .pop(pop),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_reg_slice
   (s_ready_t_reg_0,
    SR,
    ap_rst_n_0,
    p_15_in,
    next_req,
    E,
    D,
    Q,
    single_sect__18,
    last_sect_reg,
    \data_p1_reg[95]_0 ,
    \data_p1_reg[75]_0 ,
    \data_p1_reg[3]_0 ,
    \data_p1_reg[7]_0 ,
    \data_p1_reg[11]_0 ,
    ap_clk,
    ap_rst_n,
    last_sect_reg_0,
    req_handling_reg,
    tmp_valid,
    \bus_wide_gen.offset_full_n ,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg_0,
    ost_ctrl_ready,
    \sect_total_buf_reg[19] ,
    AWREADY_Dummy_0,
    \sect_total_buf_reg[19]_0 ,
    \sect_total_buf_reg[19]_1 ,
    \could_multi_bursts.loop_cnt[5]_i_5_0 ,
    \data_p2_reg[95]_0 ,
    S,
    \sect_total_reg[3]_i_2_0 ,
    \sect_total_reg[3] ,
    \data_p2_reg[95]_1 );
  output s_ready_t_reg_0;
  output [0:0]SR;
  output ap_rst_n_0;
  output p_15_in;
  output next_req;
  output [0:0]E;
  output [51:0]D;
  output [73:0]Q;
  output single_sect__18;
  output last_sect_reg;
  output [19:0]\data_p1_reg[95]_0 ;
  output [9:0]\data_p1_reg[75]_0 ;
  output [3:0]\data_p1_reg[3]_0 ;
  output [3:0]\data_p1_reg[7]_0 ;
  output [3:0]\data_p1_reg[11]_0 ;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg_0;
  input req_handling_reg;
  input tmp_valid;
  input \bus_wide_gen.offset_full_n ;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg_0;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[19] ;
  input AWREADY_Dummy_0;
  input \sect_total_buf_reg[19]_0 ;
  input \sect_total_buf_reg[19]_1 ;
  input [19:0]\could_multi_bursts.loop_cnt[5]_i_5_0 ;
  input [95:0]\data_p2_reg[95]_0 ;
  input [1:0]S;
  input [3:0]\sect_total_reg[3]_i_2_0 ;
  input [3:0]\sect_total_reg[3] ;
  input [0:0]\data_p2_reg[95]_1 ;

  wire AWREADY_Dummy_0;
  wire [51:0]D;
  wire [0:0]E;
  wire [73:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \beat_len[1]_i_2_n_0 ;
  wire \beat_len[1]_i_3_n_0 ;
  wire \beat_len_reg[1]_i_1_n_0 ;
  wire \beat_len_reg[1]_i_1_n_1 ;
  wire \beat_len_reg[1]_i_1_n_2 ;
  wire \beat_len_reg[1]_i_1_n_3 ;
  wire \beat_len_reg[5]_i_1_n_0 ;
  wire \beat_len_reg[5]_i_1_n_1 ;
  wire \beat_len_reg[5]_i_1_n_2 ;
  wire \beat_len_reg[5]_i_1_n_3 ;
  wire \beat_len_reg[9]_i_1_n_1 ;
  wire \beat_len_reg[9]_i_1_n_2 ;
  wire \beat_len_reg[9]_i_1_n_3 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.loop_cnt[5]_i_10_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_11_n_0 ;
  wire [19:0]\could_multi_bursts.loop_cnt[5]_i_5_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_9_n_0 ;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_1__0_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[68]_i_1_n_0 ;
  wire \data_p1[69]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[70]_i_1_n_0 ;
  wire \data_p1[71]_i_1_n_0 ;
  wire \data_p1[72]_i_1_n_0 ;
  wire \data_p1[73]_i_1_n_0 ;
  wire \data_p1[74]_i_1_n_0 ;
  wire \data_p1[75]_i_1_n_0 ;
  wire \data_p1[76]_i_1_n_0 ;
  wire \data_p1[77]_i_1_n_0 ;
  wire \data_p1[78]_i_1_n_0 ;
  wire \data_p1[79]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[80]_i_1_n_0 ;
  wire \data_p1[81]_i_1_n_0 ;
  wire \data_p1[82]_i_1_n_0 ;
  wire \data_p1[83]_i_1_n_0 ;
  wire \data_p1[84]_i_1_n_0 ;
  wire \data_p1[85]_i_1_n_0 ;
  wire \data_p1[86]_i_1_n_0 ;
  wire \data_p1[87]_i_1_n_0 ;
  wire \data_p1[88]_i_1_n_0 ;
  wire \data_p1[89]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[90]_i_1_n_0 ;
  wire \data_p1[91]_i_1_n_0 ;
  wire \data_p1[92]_i_1_n_0 ;
  wire \data_p1[93]_i_1_n_0 ;
  wire \data_p1[94]_i_1_n_0 ;
  wire \data_p1[95]_i_2_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [3:0]\data_p1_reg[11]_0 ;
  wire [3:0]\data_p1_reg[3]_0 ;
  wire [9:0]\data_p1_reg[75]_0 ;
  wire [3:0]\data_p1_reg[7]_0 ;
  wire [19:0]\data_p1_reg[95]_0 ;
  wire [95:0]\data_p2_reg[95]_0 ;
  wire [0:0]\data_p2_reg[95]_1 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[68] ;
  wire \data_p2_reg_n_0_[69] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[70] ;
  wire \data_p2_reg_n_0_[71] ;
  wire \data_p2_reg_n_0_[72] ;
  wire \data_p2_reg_n_0_[73] ;
  wire \data_p2_reg_n_0_[74] ;
  wire \data_p2_reg_n_0_[75] ;
  wire \data_p2_reg_n_0_[76] ;
  wire \data_p2_reg_n_0_[77] ;
  wire \data_p2_reg_n_0_[78] ;
  wire \data_p2_reg_n_0_[79] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[80] ;
  wire \data_p2_reg_n_0_[81] ;
  wire \data_p2_reg_n_0_[82] ;
  wire \data_p2_reg_n_0_[83] ;
  wire \data_p2_reg_n_0_[84] ;
  wire \data_p2_reg_n_0_[85] ;
  wire \data_p2_reg_n_0_[86] ;
  wire \data_p2_reg_n_0_[87] ;
  wire \data_p2_reg_n_0_[88] ;
  wire \data_p2_reg_n_0_[89] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[90] ;
  wire \data_p2_reg_n_0_[91] ;
  wire \data_p2_reg_n_0_[92] ;
  wire \data_p2_reg_n_0_[93] ;
  wire \data_p2_reg_n_0_[94] ;
  wire \data_p2_reg_n_0_[95] ;
  wire \data_p2_reg_n_0_[9] ;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire load_p1;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire [31:0]p_1_in;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_total[3]_i_15_n_0 ;
  wire \sect_total[3]_i_16_n_0 ;
  wire \sect_total_buf_reg[19] ;
  wire \sect_total_buf_reg[19]_0 ;
  wire \sect_total_buf_reg[19]_1 ;
  wire \sect_total_reg[11]_i_1_n_0 ;
  wire \sect_total_reg[11]_i_1_n_1 ;
  wire \sect_total_reg[11]_i_1_n_2 ;
  wire \sect_total_reg[11]_i_1_n_3 ;
  wire \sect_total_reg[15]_i_1_n_0 ;
  wire \sect_total_reg[15]_i_1_n_1 ;
  wire \sect_total_reg[15]_i_1_n_2 ;
  wire \sect_total_reg[15]_i_1_n_3 ;
  wire \sect_total_reg[19]_i_2_n_1 ;
  wire \sect_total_reg[19]_i_2_n_2 ;
  wire \sect_total_reg[19]_i_2_n_3 ;
  wire [3:0]\sect_total_reg[3] ;
  wire \sect_total_reg[3]_i_1_n_0 ;
  wire \sect_total_reg[3]_i_1_n_1 ;
  wire \sect_total_reg[3]_i_1_n_2 ;
  wire \sect_total_reg[3]_i_1_n_3 ;
  wire [3:0]\sect_total_reg[3]_i_2_0 ;
  wire \sect_total_reg[3]_i_2_n_0 ;
  wire \sect_total_reg[3]_i_2_n_1 ;
  wire \sect_total_reg[3]_i_2_n_2 ;
  wire \sect_total_reg[3]_i_2_n_3 ;
  wire \sect_total_reg[3]_i_3_n_0 ;
  wire \sect_total_reg[3]_i_3_n_1 ;
  wire \sect_total_reg[3]_i_3_n_2 ;
  wire \sect_total_reg[3]_i_3_n_3 ;
  wire \sect_total_reg[3]_i_8_n_0 ;
  wire \sect_total_reg[3]_i_8_n_1 ;
  wire \sect_total_reg[3]_i_8_n_2 ;
  wire \sect_total_reg[3]_i_8_n_3 ;
  wire \sect_total_reg[7]_i_1_n_0 ;
  wire \sect_total_reg[7]_i_1_n_1 ;
  wire \sect_total_reg[7]_i_1_n_2 ;
  wire \sect_total_reg[7]_i_1_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire tmp_valid;
  wire [1:0]\NLW_beat_len_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h1410141010101410)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(next_req),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(tmp_valid),
        .I4(s_ready_t_reg_0),
        .I5(\bus_wide_gen.offset_full_n ),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h7142606042424242)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(next_req),
        .I3(\bus_wide_gen.offset_full_n ),
        .I4(s_ready_t_reg_0),
        .I5(tmp_valid),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_2 
       (.I0(p_1_in[1]),
        .I1(Q[1]),
        .O(\beat_len[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_3 
       (.I0(p_1_in[0]),
        .I1(Q[0]),
        .O(\beat_len[1]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_reg[1]_i_1_n_0 ,\beat_len_reg[1]_i_1_n_1 ,\beat_len_reg[1]_i_1_n_2 ,\beat_len_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in[1:0]}),
        .O({\data_p1_reg[75]_0 [1:0],\NLW_beat_len_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[65:64],\beat_len[1]_i_2_n_0 ,\beat_len[1]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[5]_i_1 
       (.CI(\beat_len_reg[1]_i_1_n_0 ),
        .CO({\beat_len_reg[5]_i_1_n_0 ,\beat_len_reg[5]_i_1_n_1 ,\beat_len_reg[5]_i_1_n_2 ,\beat_len_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[75]_0 [5:2]),
        .S(Q[69:66]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[9]_i_1 
       (.CI(\beat_len_reg[5]_i_1_n_0 ),
        .CO({\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_reg[9]_i_1_n_1 ,\beat_len_reg[9]_i_1_n_2 ,\beat_len_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[75]_0 [9:6]),
        .S(Q[73:70]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \could_multi_bursts.loop_cnt[5]_i_10 
       (.I0(\could_multi_bursts.loop_cnt[5]_i_11_n_0 ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_5_0 [2]),
        .I2(\could_multi_bursts.loop_cnt[5]_i_5_0 [3]),
        .I3(\could_multi_bursts.loop_cnt[5]_i_5_0 [0]),
        .I4(\could_multi_bursts.loop_cnt[5]_i_5_0 [1]),
        .O(\could_multi_bursts.loop_cnt[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.loop_cnt[5]_i_11 
       (.I0(\could_multi_bursts.loop_cnt[5]_i_5_0 [4]),
        .I1(\could_multi_bursts.loop_cnt[5]_i_5_0 [5]),
        .I2(\could_multi_bursts.loop_cnt[5]_i_5_0 [6]),
        .I3(\could_multi_bursts.loop_cnt[5]_i_5_0 [7]),
        .I4(\could_multi_bursts.loop_cnt[5]_i_5_0 [9]),
        .I5(\could_multi_bursts.loop_cnt[5]_i_5_0 [8]),
        .O(\could_multi_bursts.loop_cnt[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \could_multi_bursts.loop_cnt[5]_i_5 
       (.I0(\could_multi_bursts.loop_cnt[5]_i_5_0 [11]),
        .I1(\could_multi_bursts.loop_cnt[5]_i_5_0 [10]),
        .I2(\could_multi_bursts.loop_cnt[5]_i_5_0 [13]),
        .I3(\could_multi_bursts.loop_cnt[5]_i_5_0 [12]),
        .I4(\could_multi_bursts.loop_cnt[5]_i_9_n_0 ),
        .I5(\could_multi_bursts.loop_cnt[5]_i_10_n_0 ),
        .O(single_sect__18));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.loop_cnt[5]_i_9 
       (.I0(\could_multi_bursts.loop_cnt[5]_i_5_0 [14]),
        .I1(\could_multi_bursts.loop_cnt[5]_i_5_0 [15]),
        .I2(\could_multi_bursts.loop_cnt[5]_i_5_0 [16]),
        .I3(\could_multi_bursts.loop_cnt[5]_i_5_0 [17]),
        .I4(\could_multi_bursts.loop_cnt[5]_i_5_0 [19]),
        .I5(\could_multi_bursts.loop_cnt[5]_i_5_0 [18]),
        .O(\could_multi_bursts.loop_cnt[5]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_0_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1 
       (.I0(\data_p2_reg_n_0_[68] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[68]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1 
       (.I0(\data_p2_reg_n_0_[69] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[69]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1 
       (.I0(\data_p2_reg_n_0_[70] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[70]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1 
       (.I0(\data_p2_reg_n_0_[71] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [71]),
        .O(\data_p1[71]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1 
       (.I0(\data_p2_reg_n_0_[72] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [72]),
        .O(\data_p1[72]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1 
       (.I0(\data_p2_reg_n_0_[73] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [73]),
        .O(\data_p1[73]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1 
       (.I0(\data_p2_reg_n_0_[74] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [74]),
        .O(\data_p1[74]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1 
       (.I0(\data_p2_reg_n_0_[75] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [75]),
        .O(\data_p1[75]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1 
       (.I0(\data_p2_reg_n_0_[76] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [76]),
        .O(\data_p1[76]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1 
       (.I0(\data_p2_reg_n_0_[77] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [77]),
        .O(\data_p1[77]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1 
       (.I0(\data_p2_reg_n_0_[78] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [78]),
        .O(\data_p1[78]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1 
       (.I0(\data_p2_reg_n_0_[79] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [79]),
        .O(\data_p1[79]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1 
       (.I0(\data_p2_reg_n_0_[80] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [80]),
        .O(\data_p1[80]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1 
       (.I0(\data_p2_reg_n_0_[81] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [81]),
        .O(\data_p1[81]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1 
       (.I0(\data_p2_reg_n_0_[82] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [82]),
        .O(\data_p1[82]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1 
       (.I0(\data_p2_reg_n_0_[83] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [83]),
        .O(\data_p1[83]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1 
       (.I0(\data_p2_reg_n_0_[84] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [84]),
        .O(\data_p1[84]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1 
       (.I0(\data_p2_reg_n_0_[85] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [85]),
        .O(\data_p1[85]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[86]_i_1 
       (.I0(\data_p2_reg_n_0_[86] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [86]),
        .O(\data_p1[86]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[87]_i_1 
       (.I0(\data_p2_reg_n_0_[87] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [87]),
        .O(\data_p1[87]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[88]_i_1 
       (.I0(\data_p2_reg_n_0_[88] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [88]),
        .O(\data_p1[88]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_1 
       (.I0(\data_p2_reg_n_0_[89] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [89]),
        .O(\data_p1[89]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[90]_i_1 
       (.I0(\data_p2_reg_n_0_[90] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [90]),
        .O(\data_p1[90]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[91]_i_1 
       (.I0(\data_p2_reg_n_0_[91] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [91]),
        .O(\data_p1[91]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[92]_i_1 
       (.I0(\data_p2_reg_n_0_[92] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [92]),
        .O(\data_p1[92]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[93]_i_1 
       (.I0(\data_p2_reg_n_0_[93] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [93]),
        .O(\data_p1[93]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[94]_i_1 
       (.I0(\data_p2_reg_n_0_[94] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [94]),
        .O(\data_p1[94]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A200FF00A2A2)) 
    \data_p1[95]_i_1 
       (.I0(tmp_valid),
        .I1(s_ready_t_reg_0),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(next_req),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(\data_p2_reg_n_0_[95] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [95]),
        .O(\data_p1[95]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_0 ),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_0 ),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_0 ),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_0 ),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_0 ),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1_n_0 ),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1_n_0 ),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1_n_0 ),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1_n_0 ),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1_n_0 ),
        .Q(p_1_in[13]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1_n_0 ),
        .Q(p_1_in[14]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1_n_0 ),
        .Q(p_1_in[15]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1_n_0 ),
        .Q(p_1_in[16]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1_n_0 ),
        .Q(p_1_in[17]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1_n_0 ),
        .Q(p_1_in[18]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1_n_0 ),
        .Q(p_1_in[19]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1_n_0 ),
        .Q(p_1_in[20]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1_n_0 ),
        .Q(p_1_in[21]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1_n_0 ),
        .Q(p_1_in[22]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1_n_0 ),
        .Q(p_1_in[23]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1_n_0 ),
        .Q(p_1_in[24]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1_n_0 ),
        .Q(p_1_in[25]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1_n_0 ),
        .Q(p_1_in[26]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1_n_0 ),
        .Q(p_1_in[27]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1_n_0 ),
        .Q(p_1_in[28]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1_n_0 ),
        .Q(p_1_in[29]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1_n_0 ),
        .Q(p_1_in[30]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_0 ),
        .Q(p_1_in[31]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(\data_p2_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(\data_p2_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(\data_p2_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(\data_p2_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(\data_p2_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(\data_p2_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [74]),
        .Q(\data_p2_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [75]),
        .Q(\data_p2_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [76]),
        .Q(\data_p2_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [77]),
        .Q(\data_p2_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [78]),
        .Q(\data_p2_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [79]),
        .Q(\data_p2_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [80]),
        .Q(\data_p2_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [81]),
        .Q(\data_p2_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [82]),
        .Q(\data_p2_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [83]),
        .Q(\data_p2_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [84]),
        .Q(\data_p2_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [85]),
        .Q(\data_p2_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [86]),
        .Q(\data_p2_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [87]),
        .Q(\data_p2_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [88]),
        .Q(\data_p2_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [89]),
        .Q(\data_p2_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [90]),
        .Q(\data_p2_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [91]),
        .Q(\data_p2_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [92]),
        .Q(\data_p2_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [93]),
        .Q(\data_p2_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [94]),
        .Q(\data_p2_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [95]),
        .Q(\data_p2_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1
       (.I0(Q[7]),
        .I1(Q[69]),
        .O(\data_p1_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2
       (.I0(Q[6]),
        .I1(Q[68]),
        .O(\data_p1_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3
       (.I0(Q[5]),
        .I1(Q[67]),
        .O(\data_p1_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4
       (.I0(Q[4]),
        .I1(Q[66]),
        .O(\data_p1_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1
       (.I0(Q[11]),
        .I1(Q[73]),
        .O(\data_p1_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2
       (.I0(Q[10]),
        .I1(Q[72]),
        .O(\data_p1_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_3
       (.I0(Q[9]),
        .I1(Q[71]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_4
       (.I0(Q[8]),
        .I1(Q[70]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1
       (.I0(Q[3]),
        .I1(Q[65]),
        .O(\data_p1_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2
       (.I0(Q[2]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3
       (.I0(Q[1]),
        .I1(p_1_in[1]),
        .O(\data_p1_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4
       (.I0(Q[0]),
        .I1(p_1_in[0]),
        .O(\data_p1_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    last_sect_i_1
       (.I0(ap_rst_n),
        .I1(last_sect_reg_0),
        .I2(p_15_in),
        .I3(req_handling_reg),
        .I4(next_req),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF57FFFF0000)) 
    req_handling_i_1
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_valid),
        .I4(next_req),
        .I5(req_handling_reg_0),
        .O(last_sect_reg));
  LUT6 #(
    .INIT(64'hF5F5F0F0F5F575F5)) 
    s_ready_t_i_1
       (.I0(state__0[1]),
        .I1(tmp_valid),
        .I2(s_ready_t_reg_0),
        .I3(\bus_wide_gen.offset_full_n ),
        .I4(next_req),
        .I5(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(Q[62]),
        .I1(next_req),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(Q[63]),
        .I1(next_req),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_len_buf[3]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[19] ),
        .I2(AWREADY_Dummy_0),
        .I3(\sect_total_buf_reg[19]_0 ),
        .I4(\sect_total_buf_reg[19]_1 ),
        .I5(req_handling_reg_0),
        .O(p_15_in));
  LUT5 #(
    .INIT(32'hA8FF0000)) 
    \sect_total[19]_i_1 
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_handling_reg_0),
        .I4(req_valid),
        .O(next_req));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_15 
       (.I0(p_1_in[1]),
        .I1(Q[1]),
        .O(\sect_total[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_16 
       (.I0(p_1_in[0]),
        .I1(Q[0]),
        .O(\sect_total[3]_i_16_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[11]_i_1 
       (.CI(\sect_total_reg[7]_i_1_n_0 ),
        .CO({\sect_total_reg[11]_i_1_n_0 ,\sect_total_reg[11]_i_1_n_1 ,\sect_total_reg[11]_i_1_n_2 ,\sect_total_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[95]_0 [11:8]),
        .S(p_1_in[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[15]_i_1 
       (.CI(\sect_total_reg[11]_i_1_n_0 ),
        .CO({\sect_total_reg[15]_i_1_n_0 ,\sect_total_reg[15]_i_1_n_1 ,\sect_total_reg[15]_i_1_n_2 ,\sect_total_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[95]_0 [15:12]),
        .S(p_1_in[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2 
       (.CI(\sect_total_reg[15]_i_1_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED [3],\sect_total_reg[19]_i_2_n_1 ,\sect_total_reg[19]_i_2_n_2 ,\sect_total_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[95]_0 [19:16]),
        .S(p_1_in[31:28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_1 
       (.CI(\sect_total_reg[3]_i_2_n_0 ),
        .CO({\sect_total_reg[3]_i_1_n_0 ,\sect_total_reg[3]_i_1_n_1 ,\sect_total_reg[3]_i_1_n_2 ,\sect_total_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[95]_0 [3:0]),
        .S(p_1_in[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_2 
       (.CI(\sect_total_reg[3]_i_3_n_0 ),
        .CO({\sect_total_reg[3]_i_2_n_0 ,\sect_total_reg[3]_i_2_n_1 ,\sect_total_reg[3]_i_2_n_2 ,\sect_total_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[73:70]),
        .O(\NLW_sect_total_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_3 
       (.CI(\sect_total_reg[3]_i_8_n_0 ),
        .CO({\sect_total_reg[3]_i_3_n_0 ,\sect_total_reg[3]_i_3_n_1 ,\sect_total_reg[3]_i_3_n_2 ,\sect_total_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[69:66]),
        .O(\NLW_sect_total_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3]_i_2_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\sect_total_reg[3]_i_8_n_0 ,\sect_total_reg[3]_i_8_n_1 ,\sect_total_reg[3]_i_8_n_2 ,\sect_total_reg[3]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[65:64],p_1_in[1:0]}),
        .O(\NLW_sect_total_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S({S,\sect_total[3]_i_15_n_0 ,\sect_total[3]_i_16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[7]_i_1 
       (.CI(\sect_total_reg[3]_i_1_n_0 ),
        .CO({\sect_total_reg[7]_i_1_n_0 ,\sect_total_reg[7]_i_1_n_1 ,\sect_total_reg[7]_i_1_n_2 ,\sect_total_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[95]_0 [7:4]),
        .S(p_1_in[19:16]));
  LUT6 #(
    .INIT(64'hEE4CCC4C4C4CCC4C)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(req_valid),
        .I2(next_req),
        .I3(tmp_valid),
        .I4(s_ready_t_reg_0),
        .I5(\bus_wide_gen.offset_full_n ),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDFFFFDDDDDDDD)) 
    \state[1]_i_1 
       (.I0(req_valid),
        .I1(next_req),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(s_ready_t_reg_0),
        .I4(tmp_valid),
        .I5(state),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(req_valid),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_reg_slice_8
   (s_ready_t_reg_0,
    ap_rst_n_0,
    p_15_in,
    next_req,
    E,
    D,
    Q,
    single_sect__18,
    last_sect_reg,
    \data_p1_reg[95]_0 ,
    \data_p1_reg[75]_0 ,
    \data_p1_reg[3]_0 ,
    \data_p1_reg[7]_0 ,
    \data_p1_reg[11]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    last_sect_reg_0,
    req_handling_reg,
    s_ready_t_reg_1,
    \bus_wide_gen.offset_full_n ,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg_0,
    ost_ctrl_ready,
    \sect_total_buf_reg[19] ,
    m_axi_gmem0_ARREADY,
    \sect_total_buf_reg[19]_0 ,
    \sect_total_buf_reg[19]_1 ,
    \could_multi_bursts.loop_cnt[5]_i_5__0_0 ,
    \data_p2_reg[95]_0 ,
    S,
    \sect_total_reg[3]_i_2__0_0 ,
    \sect_total_reg[3] ,
    \data_p2_reg[95]_1 );
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output p_15_in;
  output next_req;
  output [0:0]E;
  output [51:0]D;
  output [73:0]Q;
  output single_sect__18;
  output last_sect_reg;
  output [19:0]\data_p1_reg[95]_0 ;
  output [9:0]\data_p1_reg[75]_0 ;
  output [3:0]\data_p1_reg[3]_0 ;
  output [3:0]\data_p1_reg[7]_0 ;
  output [3:0]\data_p1_reg[11]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg_0;
  input req_handling_reg;
  input s_ready_t_reg_1;
  input \bus_wide_gen.offset_full_n ;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg_0;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[19] ;
  input m_axi_gmem0_ARREADY;
  input \sect_total_buf_reg[19]_0 ;
  input \sect_total_buf_reg[19]_1 ;
  input [19:0]\could_multi_bursts.loop_cnt[5]_i_5__0_0 ;
  input [95:0]\data_p2_reg[95]_0 ;
  input [1:0]S;
  input [3:0]\sect_total_reg[3]_i_2__0_0 ;
  input [3:0]\sect_total_reg[3] ;
  input [0:0]\data_p2_reg[95]_1 ;

  wire [51:0]D;
  wire [0:0]E;
  wire [73:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \beat_len[1]_i_2__0_n_0 ;
  wire \beat_len[1]_i_3__0_n_0 ;
  wire \beat_len_reg[1]_i_1__0_n_0 ;
  wire \beat_len_reg[1]_i_1__0_n_1 ;
  wire \beat_len_reg[1]_i_1__0_n_2 ;
  wire \beat_len_reg[1]_i_1__0_n_3 ;
  wire \beat_len_reg[5]_i_1__0_n_0 ;
  wire \beat_len_reg[5]_i_1__0_n_1 ;
  wire \beat_len_reg[5]_i_1__0_n_2 ;
  wire \beat_len_reg[5]_i_1__0_n_3 ;
  wire \beat_len_reg[9]_i_1__0_n_1 ;
  wire \beat_len_reg[9]_i_1__0_n_2 ;
  wire \beat_len_reg[9]_i_1__0_n_3 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.loop_cnt[5]_i_10__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_11__0_n_0 ;
  wire [19:0]\could_multi_bursts.loop_cnt[5]_i_5__0_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_9__0_n_0 ;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[32]_i_1__1_n_0 ;
  wire \data_p1[33]_i_1__1_n_0 ;
  wire \data_p1[34]_i_1__1_n_0 ;
  wire \data_p1[35]_i_1__1_n_0 ;
  wire \data_p1[36]_i_1__1_n_0 ;
  wire \data_p1[37]_i_1__1_n_0 ;
  wire \data_p1[38]_i_1__1_n_0 ;
  wire \data_p1[39]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[40]_i_1__1_n_0 ;
  wire \data_p1[41]_i_1__1_n_0 ;
  wire \data_p1[42]_i_1__1_n_0 ;
  wire \data_p1[43]_i_1__1_n_0 ;
  wire \data_p1[44]_i_1__1_n_0 ;
  wire \data_p1[45]_i_1__1_n_0 ;
  wire \data_p1[46]_i_1__1_n_0 ;
  wire \data_p1[47]_i_1__1_n_0 ;
  wire \data_p1[48]_i_1__1_n_0 ;
  wire \data_p1[49]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[50]_i_1__1_n_0 ;
  wire \data_p1[51]_i_1__1_n_0 ;
  wire \data_p1[52]_i_1__1_n_0 ;
  wire \data_p1[53]_i_1__1_n_0 ;
  wire \data_p1[54]_i_1__1_n_0 ;
  wire \data_p1[55]_i_1__1_n_0 ;
  wire \data_p1[56]_i_1__1_n_0 ;
  wire \data_p1[57]_i_1__1_n_0 ;
  wire \data_p1[58]_i_1__1_n_0 ;
  wire \data_p1[59]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[60]_i_1__1_n_0 ;
  wire \data_p1[61]_i_1__1_n_0 ;
  wire \data_p1[62]_i_1__1_n_0 ;
  wire \data_p1[63]_i_1__1_n_0 ;
  wire \data_p1[64]_i_1__1_n_0 ;
  wire \data_p1[65]_i_1__1_n_0 ;
  wire \data_p1[66]_i_1__1_n_0 ;
  wire \data_p1[67]_i_1__1_n_0 ;
  wire \data_p1[68]_i_1__0_n_0 ;
  wire \data_p1[69]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[70]_i_1__0_n_0 ;
  wire \data_p1[71]_i_1__0_n_0 ;
  wire \data_p1[72]_i_1__0_n_0 ;
  wire \data_p1[73]_i_1__0_n_0 ;
  wire \data_p1[74]_i_1__0_n_0 ;
  wire \data_p1[75]_i_1__0_n_0 ;
  wire \data_p1[76]_i_1__0_n_0 ;
  wire \data_p1[77]_i_1__0_n_0 ;
  wire \data_p1[78]_i_1__0_n_0 ;
  wire \data_p1[79]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[80]_i_1__0_n_0 ;
  wire \data_p1[81]_i_1__0_n_0 ;
  wire \data_p1[82]_i_1__0_n_0 ;
  wire \data_p1[83]_i_1__0_n_0 ;
  wire \data_p1[84]_i_1__0_n_0 ;
  wire \data_p1[85]_i_1__0_n_0 ;
  wire \data_p1[86]_i_1__0_n_0 ;
  wire \data_p1[87]_i_1__0_n_0 ;
  wire \data_p1[88]_i_1__0_n_0 ;
  wire \data_p1[89]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[90]_i_1__0_n_0 ;
  wire \data_p1[91]_i_1__0_n_0 ;
  wire \data_p1[92]_i_1__0_n_0 ;
  wire \data_p1[93]_i_1__0_n_0 ;
  wire \data_p1[94]_i_1__0_n_0 ;
  wire \data_p1[95]_i_2__0_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [3:0]\data_p1_reg[11]_0 ;
  wire [3:0]\data_p1_reg[3]_0 ;
  wire [9:0]\data_p1_reg[75]_0 ;
  wire [3:0]\data_p1_reg[7]_0 ;
  wire [19:0]\data_p1_reg[95]_0 ;
  wire [95:0]data_p2;
  wire [95:0]\data_p2_reg[95]_0 ;
  wire [0:0]\data_p2_reg[95]_1 ;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire load_p1;
  wire m_axi_gmem0_ARREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire [31:0]p_1_in;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire s_ready_t_i_1__2_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_total[3]_i_15__0_n_0 ;
  wire \sect_total[3]_i_16__0_n_0 ;
  wire \sect_total_buf_reg[19] ;
  wire \sect_total_buf_reg[19]_0 ;
  wire \sect_total_buf_reg[19]_1 ;
  wire \sect_total_reg[11]_i_1__0_n_0 ;
  wire \sect_total_reg[11]_i_1__0_n_1 ;
  wire \sect_total_reg[11]_i_1__0_n_2 ;
  wire \sect_total_reg[11]_i_1__0_n_3 ;
  wire \sect_total_reg[15]_i_1__0_n_0 ;
  wire \sect_total_reg[15]_i_1__0_n_1 ;
  wire \sect_total_reg[15]_i_1__0_n_2 ;
  wire \sect_total_reg[15]_i_1__0_n_3 ;
  wire \sect_total_reg[19]_i_2__0_n_1 ;
  wire \sect_total_reg[19]_i_2__0_n_2 ;
  wire \sect_total_reg[19]_i_2__0_n_3 ;
  wire [3:0]\sect_total_reg[3] ;
  wire \sect_total_reg[3]_i_1__0_n_0 ;
  wire \sect_total_reg[3]_i_1__0_n_1 ;
  wire \sect_total_reg[3]_i_1__0_n_2 ;
  wire \sect_total_reg[3]_i_1__0_n_3 ;
  wire [3:0]\sect_total_reg[3]_i_2__0_0 ;
  wire \sect_total_reg[3]_i_2__0_n_0 ;
  wire \sect_total_reg[3]_i_2__0_n_1 ;
  wire \sect_total_reg[3]_i_2__0_n_2 ;
  wire \sect_total_reg[3]_i_2__0_n_3 ;
  wire \sect_total_reg[3]_i_3__0_n_0 ;
  wire \sect_total_reg[3]_i_3__0_n_1 ;
  wire \sect_total_reg[3]_i_3__0_n_2 ;
  wire \sect_total_reg[3]_i_3__0_n_3 ;
  wire \sect_total_reg[3]_i_8__0_n_0 ;
  wire \sect_total_reg[3]_i_8__0_n_1 ;
  wire \sect_total_reg[3]_i_8__0_n_2 ;
  wire \sect_total_reg[3]_i_8__0_n_3 ;
  wire \sect_total_reg[7]_i_1__0_n_0 ;
  wire \sect_total_reg[7]_i_1__0_n_1 ;
  wire \sect_total_reg[7]_i_1__0_n_2 ;
  wire \sect_total_reg[7]_i_1__0_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;
  wire [1:0]\NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h1410141010101410)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(next_req),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_1),
        .I4(s_ready_t_reg_0),
        .I5(\bus_wide_gen.offset_full_n ),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h7142606042424242)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(next_req),
        .I3(\bus_wide_gen.offset_full_n ),
        .I4(s_ready_t_reg_0),
        .I5(s_ready_t_reg_1),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_2__0 
       (.I0(p_1_in[1]),
        .I1(Q[1]),
        .O(\beat_len[1]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_3__0 
       (.I0(p_1_in[0]),
        .I1(Q[0]),
        .O(\beat_len[1]_i_3__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[1]_i_1__0 
       (.CI(1'b0),
        .CO({\beat_len_reg[1]_i_1__0_n_0 ,\beat_len_reg[1]_i_1__0_n_1 ,\beat_len_reg[1]_i_1__0_n_2 ,\beat_len_reg[1]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in[1:0]}),
        .O({\data_p1_reg[75]_0 [1:0],\NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({Q[65:64],\beat_len[1]_i_2__0_n_0 ,\beat_len[1]_i_3__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[5]_i_1__0 
       (.CI(\beat_len_reg[1]_i_1__0_n_0 ),
        .CO({\beat_len_reg[5]_i_1__0_n_0 ,\beat_len_reg[5]_i_1__0_n_1 ,\beat_len_reg[5]_i_1__0_n_2 ,\beat_len_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[75]_0 [5:2]),
        .S(Q[69:66]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[9]_i_1__0 
       (.CI(\beat_len_reg[5]_i_1__0_n_0 ),
        .CO({\NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED [3],\beat_len_reg[9]_i_1__0_n_1 ,\beat_len_reg[9]_i_1__0_n_2 ,\beat_len_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[75]_0 [9:6]),
        .S(Q[73:70]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \could_multi_bursts.loop_cnt[5]_i_10__0 
       (.I0(\could_multi_bursts.loop_cnt[5]_i_11__0_n_0 ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [2]),
        .I2(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [3]),
        .I3(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [0]),
        .I4(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [1]),
        .O(\could_multi_bursts.loop_cnt[5]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.loop_cnt[5]_i_11__0 
       (.I0(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [4]),
        .I1(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [5]),
        .I2(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [6]),
        .I3(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [7]),
        .I4(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [9]),
        .I5(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [8]),
        .O(\could_multi_bursts.loop_cnt[5]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \could_multi_bursts.loop_cnt[5]_i_5__0 
       (.I0(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [11]),
        .I1(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [10]),
        .I2(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [13]),
        .I3(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [12]),
        .I4(\could_multi_bursts.loop_cnt[5]_i_9__0_n_0 ),
        .I5(\could_multi_bursts.loop_cnt[5]_i_10__0_n_0 ),
        .O(single_sect__18));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.loop_cnt[5]_i_9__0 
       (.I0(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [14]),
        .I1(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [15]),
        .I2(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [16]),
        .I3(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [17]),
        .I4(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [19]),
        .I5(\could_multi_bursts.loop_cnt[5]_i_5__0_0 [18]),
        .O(\could_multi_bursts.loop_cnt[5]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[33]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[35]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[36]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[37]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[38]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[39]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[40]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[41]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[42]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[43]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[44]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[45]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[46]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[47]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[48]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[49]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[50]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[51]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[52]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[53]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[54]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[55]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[56]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[57]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[58]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[59]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[60]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[61]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[62]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__1 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[63]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1__1 
       (.I0(data_p2[64]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[64]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1__1 
       (.I0(data_p2[65]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[65]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__1 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[66]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__1 
       (.I0(data_p2[67]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[67]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1__0 
       (.I0(data_p2[68]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[68]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1__0 
       (.I0(data_p2[69]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[69]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1__0 
       (.I0(data_p2[70]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[70]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1__0 
       (.I0(data_p2[71]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [71]),
        .O(\data_p1[71]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1__0 
       (.I0(data_p2[72]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [72]),
        .O(\data_p1[72]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1__0 
       (.I0(data_p2[73]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [73]),
        .O(\data_p1[73]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1__0 
       (.I0(data_p2[74]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [74]),
        .O(\data_p1[74]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1__0 
       (.I0(data_p2[75]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [75]),
        .O(\data_p1[75]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1__0 
       (.I0(data_p2[76]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [76]),
        .O(\data_p1[76]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1__0 
       (.I0(data_p2[77]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [77]),
        .O(\data_p1[77]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1__0 
       (.I0(data_p2[78]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [78]),
        .O(\data_p1[78]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1__0 
       (.I0(data_p2[79]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [79]),
        .O(\data_p1[79]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1__0 
       (.I0(data_p2[80]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [80]),
        .O(\data_p1[80]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1__0 
       (.I0(data_p2[81]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [81]),
        .O(\data_p1[81]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1__0 
       (.I0(data_p2[82]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [82]),
        .O(\data_p1[82]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1__0 
       (.I0(data_p2[83]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [83]),
        .O(\data_p1[83]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1__0 
       (.I0(data_p2[84]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [84]),
        .O(\data_p1[84]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1__0 
       (.I0(data_p2[85]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [85]),
        .O(\data_p1[85]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[86]_i_1__0 
       (.I0(data_p2[86]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [86]),
        .O(\data_p1[86]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[87]_i_1__0 
       (.I0(data_p2[87]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [87]),
        .O(\data_p1[87]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[88]_i_1__0 
       (.I0(data_p2[88]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [88]),
        .O(\data_p1[88]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_1__0 
       (.I0(data_p2[89]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [89]),
        .O(\data_p1[89]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[90]_i_1__0 
       (.I0(data_p2[90]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [90]),
        .O(\data_p1[90]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[91]_i_1__0 
       (.I0(data_p2[91]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [91]),
        .O(\data_p1[91]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[92]_i_1__0 
       (.I0(data_p2[92]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [92]),
        .O(\data_p1[92]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[93]_i_1__0 
       (.I0(data_p2[93]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [93]),
        .O(\data_p1[93]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[94]_i_1__0 
       (.I0(data_p2[94]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [94]),
        .O(\data_p1[94]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000A200FF00A2A2)) 
    \data_p1[95]_i_1__0 
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_0),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(next_req),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2__0 
       (.I0(data_p2[95]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [95]),
        .O(\data_p1[95]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__1_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1__1_n_0 ),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1__1_n_0 ),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__1_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__1_n_0 ),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1__0_n_0 ),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1__0_n_0 ),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1__0_n_0 ),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1__0_n_0 ),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1__0_n_0 ),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1__0_n_0 ),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1__0_n_0 ),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1__0_n_0 ),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1__0_n_0 ),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1__0_n_0 ),
        .Q(p_1_in[13]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1__0_n_0 ),
        .Q(p_1_in[14]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1__0_n_0 ),
        .Q(p_1_in[15]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1__0_n_0 ),
        .Q(p_1_in[16]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1__0_n_0 ),
        .Q(p_1_in[17]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1__0_n_0 ),
        .Q(p_1_in[18]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1__0_n_0 ),
        .Q(p_1_in[19]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1__0_n_0 ),
        .Q(p_1_in[20]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1__0_n_0 ),
        .Q(p_1_in[21]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1__0_n_0 ),
        .Q(p_1_in[22]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1__0_n_0 ),
        .Q(p_1_in[23]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1__0_n_0 ),
        .Q(p_1_in[24]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1__0_n_0 ),
        .Q(p_1_in[25]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1__0_n_0 ),
        .Q(p_1_in[26]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1__0_n_0 ),
        .Q(p_1_in[27]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1__0_n_0 ),
        .Q(p_1_in[28]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1__0_n_0 ),
        .Q(p_1_in[29]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1__0_n_0 ),
        .Q(p_1_in[30]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2__0_n_0 ),
        .Q(p_1_in[31]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(data_p2[64]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(data_p2[65]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(data_p2[69]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(data_p2[73]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [74]),
        .Q(data_p2[74]),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [75]),
        .Q(data_p2[75]),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [76]),
        .Q(data_p2[76]),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [77]),
        .Q(data_p2[77]),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [78]),
        .Q(data_p2[78]),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [79]),
        .Q(data_p2[79]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [80]),
        .Q(data_p2[80]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [81]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [82]),
        .Q(data_p2[82]),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [83]),
        .Q(data_p2[83]),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [84]),
        .Q(data_p2[84]),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [85]),
        .Q(data_p2[85]),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [86]),
        .Q(data_p2[86]),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [87]),
        .Q(data_p2[87]),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [88]),
        .Q(data_p2[88]),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [89]),
        .Q(data_p2[89]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [90]),
        .Q(data_p2[90]),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [91]),
        .Q(data_p2[91]),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [92]),
        .Q(data_p2[92]),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [93]),
        .Q(data_p2[93]),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [94]),
        .Q(data_p2[94]),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [95]),
        .Q(data_p2[95]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[95]_1 ),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1__0
       (.I0(Q[7]),
        .I1(Q[69]),
        .O(\data_p1_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2__0
       (.I0(Q[6]),
        .I1(Q[68]),
        .O(\data_p1_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3__0
       (.I0(Q[5]),
        .I1(Q[67]),
        .O(\data_p1_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4__0
       (.I0(Q[4]),
        .I1(Q[66]),
        .O(\data_p1_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1__0
       (.I0(Q[11]),
        .I1(Q[73]),
        .O(\data_p1_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2__0
       (.I0(Q[10]),
        .I1(Q[72]),
        .O(\data_p1_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_3__0
       (.I0(Q[9]),
        .I1(Q[71]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_4__0
       (.I0(Q[8]),
        .I1(Q[70]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1__0
       (.I0(Q[3]),
        .I1(Q[65]),
        .O(\data_p1_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2__0
       (.I0(Q[2]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3__0
       (.I0(Q[1]),
        .I1(p_1_in[1]),
        .O(\data_p1_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4__0
       (.I0(Q[0]),
        .I1(p_1_in[0]),
        .O(\data_p1_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    last_sect_i_1__0
       (.I0(ap_rst_n),
        .I1(last_sect_reg_0),
        .I2(p_15_in),
        .I3(req_handling_reg),
        .I4(next_req),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF57FFFF0000)) 
    req_handling_i_1__0
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_valid),
        .I4(next_req),
        .I5(req_handling_reg_0),
        .O(last_sect_reg));
  LUT6 #(
    .INIT(64'hF5F5F0F0F5F575F5)) 
    s_ready_t_i_1__2
       (.I0(state__0[1]),
        .I1(s_ready_t_reg_1),
        .I2(s_ready_t_reg_0),
        .I3(\bus_wide_gen.offset_full_n ),
        .I4(next_req),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_addr_buf[63]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[19] ),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\sect_total_buf_reg[19]_0 ),
        .I4(\sect_total_buf_reg[19]_1 ),
        .I5(req_handling_reg_0),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(Q[62]),
        .I1(next_req),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1__0 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(Q[63]),
        .I1(next_req),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hA8FF0000)) 
    \sect_total[19]_i_1__0 
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_handling_reg_0),
        .I4(req_valid),
        .O(next_req));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_15__0 
       (.I0(p_1_in[1]),
        .I1(Q[1]),
        .O(\sect_total[3]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_16__0 
       (.I0(p_1_in[0]),
        .I1(Q[0]),
        .O(\sect_total[3]_i_16__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[11]_i_1__0 
       (.CI(\sect_total_reg[7]_i_1__0_n_0 ),
        .CO({\sect_total_reg[11]_i_1__0_n_0 ,\sect_total_reg[11]_i_1__0_n_1 ,\sect_total_reg[11]_i_1__0_n_2 ,\sect_total_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[95]_0 [11:8]),
        .S(p_1_in[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[15]_i_1__0 
       (.CI(\sect_total_reg[11]_i_1__0_n_0 ),
        .CO({\sect_total_reg[15]_i_1__0_n_0 ,\sect_total_reg[15]_i_1__0_n_1 ,\sect_total_reg[15]_i_1__0_n_2 ,\sect_total_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[95]_0 [15:12]),
        .S(p_1_in[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__0 
       (.CI(\sect_total_reg[15]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED [3],\sect_total_reg[19]_i_2__0_n_1 ,\sect_total_reg[19]_i_2__0_n_2 ,\sect_total_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[95]_0 [19:16]),
        .S(p_1_in[31:28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_1__0 
       (.CI(\sect_total_reg[3]_i_2__0_n_0 ),
        .CO({\sect_total_reg[3]_i_1__0_n_0 ,\sect_total_reg[3]_i_1__0_n_1 ,\sect_total_reg[3]_i_1__0_n_2 ,\sect_total_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[95]_0 [3:0]),
        .S(p_1_in[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_2__0 
       (.CI(\sect_total_reg[3]_i_3__0_n_0 ),
        .CO({\sect_total_reg[3]_i_2__0_n_0 ,\sect_total_reg[3]_i_2__0_n_1 ,\sect_total_reg[3]_i_2__0_n_2 ,\sect_total_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[73:70]),
        .O(\NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_3__0 
       (.CI(\sect_total_reg[3]_i_8__0_n_0 ),
        .CO({\sect_total_reg[3]_i_3__0_n_0 ,\sect_total_reg[3]_i_3__0_n_1 ,\sect_total_reg[3]_i_3__0_n_2 ,\sect_total_reg[3]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[69:66]),
        .O(\NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3]_i_2__0_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_8__0 
       (.CI(1'b0),
        .CO({\sect_total_reg[3]_i_8__0_n_0 ,\sect_total_reg[3]_i_8__0_n_1 ,\sect_total_reg[3]_i_8__0_n_2 ,\sect_total_reg[3]_i_8__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[65:64],p_1_in[1:0]}),
        .O(\NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED [3:0]),
        .S({S,\sect_total[3]_i_15__0_n_0 ,\sect_total[3]_i_16__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[7]_i_1__0 
       (.CI(\sect_total_reg[3]_i_1__0_n_0 ),
        .CO({\sect_total_reg[7]_i_1__0_n_0 ,\sect_total_reg[7]_i_1__0_n_1 ,\sect_total_reg[7]_i_1__0_n_2 ,\sect_total_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[95]_0 [7:4]),
        .S(p_1_in[19:16]));
  LUT6 #(
    .INIT(64'hEE4CCC4C4C4CCC4C)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(req_valid),
        .I2(next_req),
        .I3(s_ready_t_reg_1),
        .I4(s_ready_t_reg_0),
        .I5(\bus_wide_gen.offset_full_n ),
        .O(\state[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDFFFFDDDDDDDD)) 
    \state[1]_i_1__1 
       (.I0(req_valid),
        .I1(next_req),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(s_ready_t_reg_0),
        .I4(s_ready_t_reg_1),
        .I5(state),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(req_valid),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    m_axi_gmem0_AWVALID,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    s_ready_t_reg_0,
    m_axi_gmem0_AWREADY,
    D);
  output rs_req_ready;
  output m_axi_gmem0_AWVALID;
  output [65:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input s_ready_t_reg_0;
  input m_axi_gmem0_AWREADY;
  input [65:0]D;

  wire [65:0]D;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[64]_i_1__0_n_0 ;
  wire \data_p1[65]_i_1__0_n_0 ;
  wire \data_p1[66]_i_1__0_n_0 ;
  wire \data_p1[67]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire flying_req0;
  wire load_p1;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire [1:0]next__0;
  wire rs_req_ready;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0150)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_gmem0_AWREADY),
        .I1(s_ready_t_reg_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h003CCC0A)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(rs_req_ready),
        .I1(m_axi_gmem0_AWREADY),
        .I2(s_ready_t_reg_0),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h04C5)) 
    \data_p1[63]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem0_AWREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1__0 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1__0 
       (.I0(\data_p2_reg_n_0_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__0 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__0 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[67]_i_1 
       (.I0(rs_req_ready),
        .I1(s_ready_t_reg_0),
        .O(flying_req0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[65]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hFFFB3131)) 
    s_ready_t_i_1__0
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem0_AWREADY),
        .I3(s_ready_t_reg_0),
        .I4(rs_req_ready),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(rs_req_ready),
        .R(SR));
  LUT5 #(
    .INIT(32'h5FFF0C00)) 
    \state[0]_i_1__0 
       (.I0(m_axi_gmem0_AWREADY),
        .I1(rs_req_ready),
        .I2(s_ready_t_reg_0),
        .I3(state),
        .I4(m_axi_gmem0_AWVALID),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF8F)) 
    \state[1]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(m_axi_gmem0_AWVALID),
        .I3(m_axi_gmem0_AWREADY),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(m_axi_gmem0_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    p_4_in,
    m_axi_gmem0_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input p_4_in;
  input m_axi_gmem0_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem0_BVALID;
  wire [1:0]next__0;
  wire p_4_in;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem0_BVALID),
        .I3(p_4_in),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h0CCA03C0)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(p_4_in),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem0_BVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFF44DF55)) 
    s_ready_t_i_1__1
       (.I0(state__0[1]),
        .I1(p_4_in),
        .I2(m_axi_gmem0_BVALID),
        .I3(s_ready_t_reg_0),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDFF8080)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(m_axi_gmem0_BVALID),
        .I2(s_ready_t_reg_0),
        .I3(p_4_in),
        .I4(Q),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \state[1]_i_1__4 
       (.I0(p_4_in),
        .I1(Q),
        .I2(m_axi_gmem0_BVALID),
        .I3(state),
        .O(\state[1]_i_1__4_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    Q,
    pop,
    \data_p1_reg[32]_0 ,
    WEBWE,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_gmem0_RVALID,
    burst_valid,
    \dout_reg[0] ,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output pop;
  output [32:0]\data_p1_reg[32]_0 ;
  output [0:0]WEBWE;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_gmem0_RVALID;
  input burst_valid;
  input \dout_reg[0] ;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire burst_valid;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[10]_i_1__2_n_0 ;
  wire \data_p1[11]_i_1__2_n_0 ;
  wire \data_p1[12]_i_1__2_n_0 ;
  wire \data_p1[13]_i_1__2_n_0 ;
  wire \data_p1[14]_i_1__2_n_0 ;
  wire \data_p1[15]_i_1__2_n_0 ;
  wire \data_p1[16]_i_1__2_n_0 ;
  wire \data_p1[17]_i_1__2_n_0 ;
  wire \data_p1[18]_i_1__2_n_0 ;
  wire \data_p1[19]_i_1__2_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__2_n_0 ;
  wire \data_p1[21]_i_1__2_n_0 ;
  wire \data_p1[22]_i_1__2_n_0 ;
  wire \data_p1[23]_i_1__2_n_0 ;
  wire \data_p1[24]_i_1__2_n_0 ;
  wire \data_p1[25]_i_1__2_n_0 ;
  wire \data_p1[26]_i_1__2_n_0 ;
  wire \data_p1[27]_i_1__2_n_0 ;
  wire \data_p1[28]_i_1__2_n_0 ;
  wire \data_p1[29]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[30]_i_1__2_n_0 ;
  wire \data_p1[31]_i_1__2_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[7]_i_1__2_n_0 ;
  wire \data_p1[8]_i_1__2_n_0 ;
  wire \data_p1[9]_i_1__2_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem0_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire s_ready_t_i_1__3_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__5_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem0_RVALID),
        .I3(RREADY_Dummy),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(RREADY_Dummy),
        .I2(m_axi_gmem0_RVALID),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1__2 
       (.I0(m_axi_gmem0_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(m_axi_gmem0_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1__0 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\dout_reg[0] ),
        .O(pop));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(Q),
        .I1(RREADY_Dummy),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hF5F0F575)) 
    s_ready_t_i_1__3
       (.I0(state__0[1]),
        .I1(m_axi_gmem0_RVALID),
        .I2(s_ready_t_reg_0),
        .I3(RREADY_Dummy),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDFF8080)) 
    \state[0]_i_1__3 
       (.I0(state),
        .I1(m_axi_gmem0_RVALID),
        .I2(s_ready_t_reg_0),
        .I3(RREADY_Dummy),
        .I4(Q),
        .O(\state[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[1]_i_1__5 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(state),
        .I3(m_axi_gmem0_RVALID),
        .O(\state[1]_i_1__5_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__5_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_srl" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_srl
   (dout_vld_reg,
    \dout_reg[31]_0 ,
    ap_rst_n_0,
    pop,
    E,
    push,
    D,
    \mOutPtr_reg[0] ,
    \dout_reg[33]_0 ,
    p_54_in,
    \dout_reg[33]_1 ,
    \dout_reg[32]_0 ,
    dout_vld_reg_0,
    \bus_wide_gen.first_pad_reg ,
    \bus_wide_gen.pad_oh_reg_reg[2] ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \dout_reg[30]_0 ,
    \dout_reg[10]_0 ,
    \dout_reg[21]_0 ,
    \dout_reg[27]_0 ,
    \bus_wide_gen.pad_oh_reg_reg[2]_0 ,
    empty_n_reg,
    dout_vld_reg_1,
    full_n_reg,
    \bus_wide_gen.ready_for_data__0_1 ,
    \bus_wide_gen.data_gen[3].data_buf_reg[24] ,
    CO,
    ap_rst_n,
    Q,
    S,
    p_1_in,
    AWREADY_Dummy,
    full_n_reg_0,
    full_n_reg_1,
    \dout_reg[33]_2 ,
    dout_vld_reg_2,
    \raddr_reg[3] ,
    \dout_reg[33]_3 ,
    \mOutPtr_reg[4] ,
    burst_valid,
    WREADY_Dummy,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    \dout_reg[0]_0 ,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    \bus_wide_gen.data_gen[2].strb_buf_reg[2] ,
    \bus_wide_gen.len_cnt_reg ,
    ap_clk,
    SR);
  output dout_vld_reg;
  output \dout_reg[31]_0 ;
  output ap_rst_n_0;
  output pop;
  output [0:0]E;
  output push;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[0] ;
  output \dout_reg[33]_0 ;
  output p_54_in;
  output [0:0]\dout_reg[33]_1 ;
  output [0:0]\dout_reg[32]_0 ;
  output [0:0]dout_vld_reg_0;
  output [0:0]\bus_wide_gen.first_pad_reg ;
  output [0:0]\bus_wide_gen.pad_oh_reg_reg[2] ;
  output [0:0]\bus_wide_gen.pad_oh_reg_reg[1] ;
  output [0:0]\dout_reg[30]_0 ;
  output [3:0]\dout_reg[10]_0 ;
  output [3:0]\dout_reg[21]_0 ;
  output [1:0]\dout_reg[27]_0 ;
  output [2:0]\bus_wide_gen.pad_oh_reg_reg[2]_0 ;
  output empty_n_reg;
  output dout_vld_reg_1;
  output [0:0]full_n_reg;
  input \bus_wide_gen.ready_for_data__0_1 ;
  input \bus_wide_gen.data_gen[3].data_buf_reg[24] ;
  input [0:0]CO;
  input ap_rst_n;
  input [31:0]Q;
  input [1:0]S;
  input p_1_in;
  input AWREADY_Dummy;
  input full_n_reg_0;
  input full_n_reg_1;
  input [1:0]\dout_reg[33]_2 ;
  input dout_vld_reg_2;
  input \raddr_reg[3] ;
  input [3:0]\dout_reg[33]_3 ;
  input [4:0]\mOutPtr_reg[4] ;
  input burst_valid;
  input WREADY_Dummy;
  input \bus_wide_gen.data_valid_reg ;
  input \bus_wide_gen.data_valid_reg_0 ;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input [2:0]\dout_reg[0]_0 ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  input \bus_wide_gen.data_gen[2].strb_buf_reg[2] ;
  input [29:0]\bus_wide_gen.len_cnt_reg ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire burst_valid;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0 ;
  wire \bus_wide_gen.data_gen[2].data_buf[23]_i_3_n_0 ;
  wire \bus_wide_gen.data_gen[2].strb_buf_reg[2] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg[24] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire [1:0]\bus_wide_gen.din ;
  wire [0:0]\bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.len_cnt[0]_i_6_n_0 ;
  wire [29:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_4_n_0 ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_5_n_0 ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_6_n_0 ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_7_n_0 ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_8_n_0 ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_9_n_0 ;
  wire [0:0]\bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire [0:0]\bus_wide_gen.pad_oh_reg_reg[2] ;
  wire [2:0]\bus_wide_gen.pad_oh_reg_reg[2]_0 ;
  wire \bus_wide_gen.ready_for_data__0_1 ;
  wire \dout[33]_i_10_n_0 ;
  wire \dout[33]_i_11_n_0 ;
  wire \dout[33]_i_12_n_0 ;
  wire \dout[33]_i_2_n_0 ;
  wire \dout[33]_i_3_n_0 ;
  wire \dout[33]_i_5_n_0 ;
  wire \dout[33]_i_6_n_0 ;
  wire \dout[33]_i_7_n_0 ;
  wire \dout[33]_i_8_n_0 ;
  wire \dout[33]_i_9_n_0 ;
  wire [2:0]\dout_reg[0]_0 ;
  wire [3:0]\dout_reg[10]_0 ;
  wire [3:0]\dout_reg[21]_0 ;
  wire [1:0]\dout_reg[27]_0 ;
  wire [0:0]\dout_reg[30]_0 ;
  wire \dout_reg[31]_0 ;
  wire [0:0]\dout_reg[32]_0 ;
  wire \dout_reg[33]_0 ;
  wire [0:0]\dout_reg[33]_1 ;
  wire [1:0]\dout_reg[33]_2 ;
  wire [3:0]\dout_reg[33]_3 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[10] ;
  wire \dout_reg_n_0_[11] ;
  wire \dout_reg_n_0_[12] ;
  wire \dout_reg_n_0_[13] ;
  wire \dout_reg_n_0_[14] ;
  wire \dout_reg_n_0_[15] ;
  wire \dout_reg_n_0_[16] ;
  wire \dout_reg_n_0_[17] ;
  wire \dout_reg_n_0_[18] ;
  wire \dout_reg_n_0_[19] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[20] ;
  wire \dout_reg_n_0_[21] ;
  wire \dout_reg_n_0_[22] ;
  wire \dout_reg_n_0_[23] ;
  wire \dout_reg_n_0_[24] ;
  wire \dout_reg_n_0_[25] ;
  wire \dout_reg_n_0_[26] ;
  wire \dout_reg_n_0_[27] ;
  wire \dout_reg_n_0_[28] ;
  wire \dout_reg_n_0_[29] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[32] ;
  wire \dout_reg_n_0_[33] ;
  wire \dout_reg_n_0_[3] ;
  wire \dout_reg_n_0_[4] ;
  wire \dout_reg_n_0_[5] ;
  wire \dout_reg_n_0_[6] ;
  wire \dout_reg_n_0_[7] ;
  wire \dout_reg_n_0_[8] ;
  wire \dout_reg_n_0_[9] ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_reg;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mOutPtr[4]_i_4_n_0 ;
  wire [3:0]\mOutPtr_reg[0] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_i_2_n_0 ;
  wire \mem_reg[14][0]_srl15_i_2_n_1 ;
  wire \mem_reg[14][0]_srl15_i_2_n_2 ;
  wire \mem_reg[14][0]_srl15_i_2_n_3 ;
  wire \mem_reg[14][0]_srl15_i_2_n_4 ;
  wire \mem_reg[14][0]_srl15_i_2_n_5 ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][10]_srl15_i_1_n_0 ;
  wire \mem_reg[14][10]_srl15_i_1_n_1 ;
  wire \mem_reg[14][10]_srl15_i_1_n_2 ;
  wire \mem_reg[14][10]_srl15_i_1_n_3 ;
  wire \mem_reg[14][10]_srl15_i_1_n_4 ;
  wire \mem_reg[14][10]_srl15_i_1_n_5 ;
  wire \mem_reg[14][10]_srl15_i_1_n_6 ;
  wire \mem_reg[14][10]_srl15_i_1_n_7 ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_i_1_n_0 ;
  wire \mem_reg[14][14]_srl15_i_1_n_1 ;
  wire \mem_reg[14][14]_srl15_i_1_n_2 ;
  wire \mem_reg[14][14]_srl15_i_1_n_3 ;
  wire \mem_reg[14][14]_srl15_i_1_n_4 ;
  wire \mem_reg[14][14]_srl15_i_1_n_5 ;
  wire \mem_reg[14][14]_srl15_i_1_n_6 ;
  wire \mem_reg[14][14]_srl15_i_1_n_7 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_i_1_n_0 ;
  wire \mem_reg[14][18]_srl15_i_1_n_1 ;
  wire \mem_reg[14][18]_srl15_i_1_n_2 ;
  wire \mem_reg[14][18]_srl15_i_1_n_3 ;
  wire \mem_reg[14][18]_srl15_i_1_n_4 ;
  wire \mem_reg[14][18]_srl15_i_1_n_5 ;
  wire \mem_reg[14][18]_srl15_i_1_n_6 ;
  wire \mem_reg[14][18]_srl15_i_1_n_7 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_i_1_n_0 ;
  wire \mem_reg[14][22]_srl15_i_1_n_1 ;
  wire \mem_reg[14][22]_srl15_i_1_n_2 ;
  wire \mem_reg[14][22]_srl15_i_1_n_3 ;
  wire \mem_reg[14][22]_srl15_i_1_n_4 ;
  wire \mem_reg[14][22]_srl15_i_1_n_5 ;
  wire \mem_reg[14][22]_srl15_i_1_n_6 ;
  wire \mem_reg[14][22]_srl15_i_1_n_7 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_i_1_n_1 ;
  wire \mem_reg[14][26]_srl15_i_1_n_2 ;
  wire \mem_reg[14][26]_srl15_i_1_n_3 ;
  wire \mem_reg[14][26]_srl15_i_1_n_4 ;
  wire \mem_reg[14][26]_srl15_i_1_n_5 ;
  wire \mem_reg[14][26]_srl15_i_1_n_6 ;
  wire \mem_reg[14][26]_srl15_i_1_n_7 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_i_1_n_0 ;
  wire \mem_reg[14][2]_srl15_i_1_n_1 ;
  wire \mem_reg[14][2]_srl15_i_1_n_2 ;
  wire \mem_reg[14][2]_srl15_i_1_n_3 ;
  wire \mem_reg[14][2]_srl15_i_1_n_4 ;
  wire \mem_reg[14][2]_srl15_i_1_n_5 ;
  wire \mem_reg[14][2]_srl15_i_1_n_6 ;
  wire \mem_reg[14][2]_srl15_i_1_n_7 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_i_1_n_0 ;
  wire \mem_reg[14][6]_srl15_i_1_n_1 ;
  wire \mem_reg[14][6]_srl15_i_1_n_2 ;
  wire \mem_reg[14][6]_srl15_i_1_n_3 ;
  wire \mem_reg[14][6]_srl15_i_1_n_4 ;
  wire \mem_reg[14][6]_srl15_i_1_n_5 ;
  wire \mem_reg[14][6]_srl15_i_1_n_6 ;
  wire \mem_reg[14][6]_srl15_i_1_n_7 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire p_12_in;
  wire p_1_in;
  wire [31:30]p_1_out;
  wire p_54_in;
  wire p_56_in;
  wire pop;
  wire push;
  wire \raddr_reg[3] ;
  wire [1:0]\NLW_mem_reg[14][0]_srl15_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_mem_reg[14][26]_srl15_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hFB333333)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_1 
       (.I0(\dout_reg_n_0_[32] ),
        .I1(ap_rst_n),
        .I2(\dout_reg_n_0_[33] ),
        .I3(\bus_wide_gen.ready_for_data__0_1 ),
        .I4(p_56_in),
        .O(\dout_reg[32]_0 ));
  LUT6 #(
    .INIT(64'h0080008000808080)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_2 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I1(\bus_wide_gen.ready_for_data__0_1 ),
        .I2(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I3(p_56_in),
        .I4(\dout_reg_n_0_[32] ),
        .I5(\dout_reg_n_0_[33] ),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0_1 ),
        .I1(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I2(CO),
        .I3(\bus_wide_gen.din [0]),
        .I4(\bus_wide_gen.din [1]),
        .I5(\bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0 ),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h0808A80808080808)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_2 
       (.I0(\bus_wide_gen.data_gen[2].strb_buf_reg[2] ),
        .I1(\dout_reg[0]_0 [0]),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I3(\dout_reg_n_0_[32] ),
        .I4(\dout_reg_n_0_[33] ),
        .I5(p_56_in),
        .O(\bus_wide_gen.pad_oh_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_3 
       (.I0(p_56_in),
        .I1(\bus_wide_gen.ready_for_data__0_1 ),
        .I2(\dout_reg_n_0_[33] ),
        .I3(ap_rst_n),
        .O(\bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_1 
       (.I0(p_56_in),
        .I1(\dout_reg_n_0_[33] ),
        .I2(\dout_reg_n_0_[32] ),
        .I3(\bus_wide_gen.ready_for_data__0_1 ),
        .I4(\bus_wide_gen.data_gen[2].data_buf[23]_i_3_n_0 ),
        .O(\dout_reg[33]_1 ));
  LUT6 #(
    .INIT(64'h0808A80808080808)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_2 
       (.I0(\bus_wide_gen.data_gen[2].strb_buf_reg[2] ),
        .I1(\dout_reg[0]_0 [1]),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I3(\dout_reg_n_0_[33] ),
        .I4(\dout_reg_n_0_[32] ),
        .I5(p_56_in),
        .O(\bus_wide_gen.pad_oh_reg_reg[2] ));
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_3 
       (.I0(\bus_wide_gen.din [1]),
        .I1(\bus_wide_gen.ready_for_data__0_1 ),
        .I2(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I3(CO),
        .I4(ap_rst_n),
        .O(\bus_wide_gen.data_gen[2].data_buf[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF3333333B3333333)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_1 
       (.I0(\bus_wide_gen.din [0]),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I4(\bus_wide_gen.ready_for_data__0_1 ),
        .I5(\bus_wide_gen.din [1]),
        .O(\dout_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h8FFF8F8F88888888)) 
    \bus_wide_gen.data_valid_i_1 
       (.I0(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I1(\dout_reg[31]_0 ),
        .I2(burst_valid),
        .I3(WREADY_Dummy),
        .I4(\bus_wide_gen.data_valid_reg ),
        .I5(\bus_wide_gen.data_valid_reg_0 ),
        .O(dout_vld_reg_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__0_i_1 
       (.I0(\dout_reg_n_0_[21] ),
        .I1(\bus_wide_gen.len_cnt_reg [21]),
        .I2(\dout_reg_n_0_[22] ),
        .I3(\bus_wide_gen.len_cnt_reg [22]),
        .I4(\bus_wide_gen.len_cnt_reg [23]),
        .I5(\dout_reg_n_0_[23] ),
        .O(\dout_reg[21]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__0_i_2 
       (.I0(\dout_reg_n_0_[18] ),
        .I1(\bus_wide_gen.len_cnt_reg [18]),
        .I2(\dout_reg_n_0_[19] ),
        .I3(\bus_wide_gen.len_cnt_reg [19]),
        .I4(\bus_wide_gen.len_cnt_reg [20]),
        .I5(\dout_reg_n_0_[20] ),
        .O(\dout_reg[21]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__0_i_3 
       (.I0(\dout_reg_n_0_[15] ),
        .I1(\bus_wide_gen.len_cnt_reg [15]),
        .I2(\dout_reg_n_0_[16] ),
        .I3(\bus_wide_gen.len_cnt_reg [16]),
        .I4(\bus_wide_gen.len_cnt_reg [17]),
        .I5(\dout_reg_n_0_[17] ),
        .O(\dout_reg[21]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__0_i_4 
       (.I0(\dout_reg_n_0_[14] ),
        .I1(\bus_wide_gen.len_cnt_reg [14]),
        .I2(\dout_reg_n_0_[13] ),
        .I3(\bus_wide_gen.len_cnt_reg [13]),
        .I4(\bus_wide_gen.len_cnt_reg [12]),
        .I5(\dout_reg_n_0_[12] ),
        .O(\dout_reg[21]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__1_i_1 
       (.I0(\dout_reg_n_0_[27] ),
        .I1(\bus_wide_gen.len_cnt_reg [27]),
        .I2(\dout_reg_n_0_[29] ),
        .I3(\bus_wide_gen.len_cnt_reg [29]),
        .I4(\bus_wide_gen.len_cnt_reg [28]),
        .I5(\dout_reg_n_0_[28] ),
        .O(\dout_reg[27]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__1_i_2 
       (.I0(\dout_reg_n_0_[24] ),
        .I1(\bus_wide_gen.len_cnt_reg [24]),
        .I2(\dout_reg_n_0_[25] ),
        .I3(\bus_wide_gen.len_cnt_reg [25]),
        .I4(\bus_wide_gen.len_cnt_reg [26]),
        .I5(\dout_reg_n_0_[26] ),
        .O(\dout_reg[27]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_1 
       (.I0(\dout_reg_n_0_[10] ),
        .I1(\bus_wide_gen.len_cnt_reg [10]),
        .I2(\dout_reg_n_0_[9] ),
        .I3(\bus_wide_gen.len_cnt_reg [9]),
        .I4(\bus_wide_gen.len_cnt_reg [11]),
        .I5(\dout_reg_n_0_[11] ),
        .O(\dout_reg[10]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_2 
       (.I0(\dout_reg_n_0_[6] ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .I2(\dout_reg_n_0_[8] ),
        .I3(\bus_wide_gen.len_cnt_reg [8]),
        .I4(\bus_wide_gen.len_cnt_reg [7]),
        .I5(\dout_reg_n_0_[7] ),
        .O(\dout_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_3 
       (.I0(\dout_reg_n_0_[5] ),
        .I1(\bus_wide_gen.len_cnt_reg [5]),
        .I2(\dout_reg_n_0_[4] ),
        .I3(\bus_wide_gen.len_cnt_reg [4]),
        .I4(\bus_wide_gen.len_cnt_reg [3]),
        .I5(\dout_reg_n_0_[3] ),
        .O(\dout_reg[10]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_4 
       (.I0(\dout_reg_n_0_[2] ),
        .I1(\bus_wide_gen.len_cnt_reg [2]),
        .I2(\dout_reg_n_0_[1] ),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [0]),
        .I5(\dout_reg_n_0_[0] ),
        .O(\dout_reg[10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\dout_reg[31]_0 ),
        .I1(\bus_wide_gen.ready_for_data__0_1 ),
        .I2(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I3(CO),
        .I4(ap_rst_n),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h8088AAAA00000000)) 
    \bus_wide_gen.len_cnt[0]_i_2 
       (.I0(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I1(burst_valid),
        .I2(WREADY_Dummy),
        .I3(\bus_wide_gen.data_valid_reg ),
        .I4(\bus_wide_gen.data_valid_reg_0 ),
        .I5(\dout_reg[31]_0 ),
        .O(p_54_in));
  LUT6 #(
    .INIT(64'hCACACACE00000000)) 
    \bus_wide_gen.len_cnt[0]_i_4 
       (.I0(\dout[33]_i_2_n_0 ),
        .I1(\dout_reg[33]_0 ),
        .I2(\bus_wide_gen.len_cnt[0]_i_6_n_0 ),
        .I3(\bus_wide_gen.din [1]),
        .I4(\bus_wide_gen.din [0]),
        .I5(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .O(\dout_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bus_wide_gen.len_cnt[0]_i_6 
       (.I0(CO),
        .I1(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .O(\bus_wide_gen.len_cnt[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h222A)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I1(p_56_in),
        .I2(\dout_reg_n_0_[32] ),
        .I3(\dout_reg_n_0_[33] ),
        .O(\bus_wide_gen.pad_oh_reg_reg[2]_0 [0]));
  LUT5 #(
    .INIT(32'h22E22222)) 
    \bus_wide_gen.pad_oh_reg[2]_i_1 
       (.I0(\dout_reg[0]_0 [0]),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(\dout_reg_n_0_[32] ),
        .I3(\dout_reg_n_0_[33] ),
        .I4(p_56_in),
        .O(\bus_wide_gen.pad_oh_reg_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h22E22222)) 
    \bus_wide_gen.pad_oh_reg[3]_i_2 
       (.I0(\dout_reg[0]_0 [1]),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(\dout_reg_n_0_[33] ),
        .I3(\dout_reg_n_0_[32] ),
        .I4(p_56_in),
        .O(\bus_wide_gen.pad_oh_reg_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \bus_wide_gen.pad_oh_reg[3]_i_3 
       (.I0(\bus_wide_gen.pad_oh_reg[3]_i_4_n_0 ),
        .I1(\bus_wide_gen.pad_oh_reg[3]_i_5_n_0 ),
        .I2(\bus_wide_gen.pad_oh_reg[3]_i_6_n_0 ),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [1]),
        .I5(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_56_in));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \bus_wide_gen.pad_oh_reg[3]_i_4 
       (.I0(\bus_wide_gen.pad_oh_reg[3]_i_7_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg [17]),
        .I2(\bus_wide_gen.len_cnt_reg [16]),
        .I3(\bus_wide_gen.len_cnt_reg [19]),
        .I4(\bus_wide_gen.len_cnt_reg [18]),
        .I5(\bus_wide_gen.pad_oh_reg[3]_i_8_n_0 ),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \bus_wide_gen.pad_oh_reg[3]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg [11]),
        .I1(\bus_wide_gen.len_cnt_reg [12]),
        .I2(\bus_wide_gen.len_cnt_reg [13]),
        .I3(\bus_wide_gen.len_cnt_reg [14]),
        .I4(\bus_wide_gen.len_cnt_reg [15]),
        .I5(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \bus_wide_gen.pad_oh_reg[3]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [4]),
        .I2(\bus_wide_gen.len_cnt_reg [5]),
        .I3(\bus_wide_gen.len_cnt_reg [6]),
        .I4(\bus_wide_gen.pad_oh_reg[3]_i_9_n_0 ),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_wide_gen.pad_oh_reg[3]_i_7 
       (.I0(\bus_wide_gen.len_cnt_reg [23]),
        .I1(\bus_wide_gen.len_cnt_reg [22]),
        .I2(\bus_wide_gen.len_cnt_reg [21]),
        .I3(\bus_wide_gen.len_cnt_reg [20]),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.pad_oh_reg[3]_i_8 
       (.I0(\bus_wide_gen.len_cnt_reg [24]),
        .I1(\bus_wide_gen.len_cnt_reg [25]),
        .I2(\bus_wide_gen.len_cnt_reg [26]),
        .I3(\bus_wide_gen.len_cnt_reg [27]),
        .I4(\bus_wide_gen.len_cnt_reg [29]),
        .I5(\bus_wide_gen.len_cnt_reg [28]),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_wide_gen.pad_oh_reg[3]_i_9 
       (.I0(\bus_wide_gen.len_cnt_reg [10]),
        .I1(\bus_wide_gen.len_cnt_reg [9]),
        .I2(\bus_wide_gen.len_cnt_reg [8]),
        .I3(\bus_wide_gen.len_cnt_reg [7]),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \dout[33]_i_1 
       (.I0(\dout[33]_i_2_n_0 ),
        .I1(\dout[33]_i_3_n_0 ),
        .I2(\dout_reg[33]_0 ),
        .I3(\dout[33]_i_5_n_0 ),
        .I4(\dout[33]_i_6_n_0 ),
        .I5(\dout[33]_i_7_n_0 ),
        .O(pop));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dout[33]_i_10 
       (.I0(\bus_wide_gen.pad_oh_reg[3]_i_4_n_0 ),
        .I1(\dout[33]_i_11_n_0 ),
        .I2(\dout_reg_n_0_[33] ),
        .I3(\dout_reg_n_0_[32] ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I5(\dout_reg[0]_0 [0]),
        .O(\dout[33]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \dout[33]_i_11 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\dout[33]_i_12_n_0 ),
        .I4(\bus_wide_gen.pad_oh_reg[3]_i_9_n_0 ),
        .I5(\bus_wide_gen.pad_oh_reg[3]_i_5_n_0 ),
        .O(\dout[33]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \dout[33]_i_12 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\bus_wide_gen.len_cnt_reg [5]),
        .I2(\bus_wide_gen.len_cnt_reg [4]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(\dout[33]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h8FF080F08F008000)) 
    \dout[33]_i_2 
       (.I0(\dout[33]_i_8_n_0 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(\bus_wide_gen.din [1]),
        .I3(\bus_wide_gen.din [0]),
        .I4(\dout[33]_i_9_n_0 ),
        .I5(\dout[33]_i_10_n_0 ),
        .O(\dout[33]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dout[33]_i_3 
       (.I0(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I1(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I2(CO),
        .O(\dout[33]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \dout[33]_i_4 
       (.I0(p_56_in),
        .I1(\dout_reg_n_0_[33] ),
        .I2(\dout_reg_n_0_[32] ),
        .I3(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I4(\dout_reg[0]_0 [2]),
        .O(\dout_reg[33]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h777F0000)) 
    \dout[33]_i_5 
       (.I0(CO),
        .I1(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I2(\bus_wide_gen.din [1]),
        .I3(\bus_wide_gen.din [0]),
        .I4(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .O(\dout[33]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8888088808080808)) 
    \dout[33]_i_6 
       (.I0(CO),
        .I1(dout_vld_reg_2),
        .I2(\bus_wide_gen.data_valid_reg_0 ),
        .I3(\bus_wide_gen.data_valid_reg ),
        .I4(WREADY_Dummy),
        .I5(burst_valid),
        .O(\dout[33]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout[33]_i_7 
       (.I0(dout_vld_reg_2),
        .I1(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .O(\dout[33]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1FFF)) 
    \dout[33]_i_8 
       (.I0(\dout_reg_n_0_[33] ),
        .I1(\dout_reg_n_0_[32] ),
        .I2(\dout[33]_i_11_n_0 ),
        .I3(\bus_wide_gen.pad_oh_reg[3]_i_4_n_0 ),
        .O(\dout[33]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \dout[33]_i_9 
       (.I0(\bus_wide_gen.pad_oh_reg[3]_i_4_n_0 ),
        .I1(\dout[33]_i_11_n_0 ),
        .I2(\dout_reg_n_0_[32] ),
        .I3(\dout_reg_n_0_[33] ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I5(\dout_reg[0]_0 [1]),
        .O(\dout[33]_i_9_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[10] ),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[11] ),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[12] ),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[13] ),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[14] ),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[15] ),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[16] ),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[17] ),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[18] ),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[19] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[20] ),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[21] ),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[22] ),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[23] ),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[24] ),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[25] ),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[26] ),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[27] ),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[28] ),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[29] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[2] ),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\bus_wide_gen.din [0]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\bus_wide_gen.din [1]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[32] ),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[33] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[3] ),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[4] ),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[5] ),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[6] ),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[7] ),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[8] ),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1
       (.I0(dout_vld_reg_2),
        .I1(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I2(\bus_wide_gen.ready_for_data__0_1 ),
        .I3(CO),
        .I4(\dout_reg[31]_0 ),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFF5555)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(AWREADY_Dummy),
        .I3(full_n_reg_0),
        .I4(full_n_reg_1),
        .I5(pop),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFF7F00800080FF7F)) 
    \mOutPtr[1]_i_1 
       (.I0(AWREADY_Dummy),
        .I1(full_n_reg_0),
        .I2(full_n_reg_1),
        .I3(pop),
        .I4(\mOutPtr_reg[4] [0]),
        .I5(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [0]));
  LUT5 #(
    .INIT(32'hDF20F20D)) 
    \mOutPtr[2]_i_1 
       (.I0(push),
        .I1(pop),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [1]));
  LUT6 #(
    .INIT(64'hDF20FF00FF00F20D)) 
    \mOutPtr[3]_i_1 
       (.I0(push),
        .I1(pop),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [3]),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[4]_i_1__4 
       (.I0(pop),
        .I1(full_n_reg_1),
        .I2(full_n_reg_0),
        .I3(AWREADY_Dummy),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [4]),
        .I3(\mOutPtr_reg[4] [1]),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[0] [3]));
  LUT6 #(
    .INIT(64'h0202022202220222)) 
    \mOutPtr[4]_i_3 
       (.I0(push),
        .I1(\dout[33]_i_7_n_0 ),
        .I2(\dout[33]_i_6_n_0 ),
        .I3(\mOutPtr[4]_i_4_n_0 ),
        .I4(\dout[33]_i_3_n_0 ),
        .I5(\dout[33]_i_2_n_0 ),
        .O(p_12_in));
  LUT6 #(
    .INIT(64'hA808080808080808)) 
    \mOutPtr[4]_i_4 
       (.I0(\dout[33]_i_5_n_0 ),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I3(\dout_reg_n_0_[32] ),
        .I4(\dout_reg_n_0_[33] ),
        .I5(p_56_in),
        .O(\mOutPtr[4]_i_4_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2_n_5 ),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(full_n_reg_1),
        .I1(full_n_reg_0),
        .I2(AWREADY_Dummy),
        .O(push));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][0]_srl15_i_2 
       (.CI(1'b0),
        .CO({\mem_reg[14][0]_srl15_i_2_n_0 ,\mem_reg[14][0]_srl15_i_2_n_1 ,\mem_reg[14][0]_srl15_i_2_n_2 ,\mem_reg[14][0]_srl15_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[1:0]}),
        .O({\mem_reg[14][0]_srl15_i_2_n_4 ,\mem_reg[14][0]_srl15_i_2_n_5 ,\NLW_mem_reg[14][0]_srl15_i_2_O_UNCONNECTED [1:0]}),
        .S({Q[3:2],S}));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][10]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][10]_srl15_i_1 
       (.CI(\mem_reg[14][6]_srl15_i_1_n_0 ),
        .CO({\mem_reg[14][10]_srl15_i_1_n_0 ,\mem_reg[14][10]_srl15_i_1_n_1 ,\mem_reg[14][10]_srl15_i_1_n_2 ,\mem_reg[14][10]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][10]_srl15_i_1_n_4 ,\mem_reg[14][10]_srl15_i_1_n_5 ,\mem_reg[14][10]_srl15_i_1_n_6 ,\mem_reg[14][10]_srl15_i_1_n_7 }),
        .S(Q[15:12]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][10]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][10]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][10]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][14]_srl15_i_1 
       (.CI(\mem_reg[14][10]_srl15_i_1_n_0 ),
        .CO({\mem_reg[14][14]_srl15_i_1_n_0 ,\mem_reg[14][14]_srl15_i_1_n_1 ,\mem_reg[14][14]_srl15_i_1_n_2 ,\mem_reg[14][14]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][14]_srl15_i_1_n_4 ,\mem_reg[14][14]_srl15_i_1_n_5 ,\mem_reg[14][14]_srl15_i_1_n_6 ,\mem_reg[14][14]_srl15_i_1_n_7 }),
        .S(Q[19:16]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][18]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][18]_srl15_i_1 
       (.CI(\mem_reg[14][14]_srl15_i_1_n_0 ),
        .CO({\mem_reg[14][18]_srl15_i_1_n_0 ,\mem_reg[14][18]_srl15_i_1_n_1 ,\mem_reg[14][18]_srl15_i_1_n_2 ,\mem_reg[14][18]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][18]_srl15_i_1_n_4 ,\mem_reg[14][18]_srl15_i_1_n_5 ,\mem_reg[14][18]_srl15_i_1_n_6 ,\mem_reg[14][18]_srl15_i_1_n_7 }),
        .S(Q[23:20]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][18]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2_n_4 ),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][18]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][18]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][22]_srl15_i_1 
       (.CI(\mem_reg[14][18]_srl15_i_1_n_0 ),
        .CO({\mem_reg[14][22]_srl15_i_1_n_0 ,\mem_reg[14][22]_srl15_i_1_n_1 ,\mem_reg[14][22]_srl15_i_1_n_2 ,\mem_reg[14][22]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][22]_srl15_i_1_n_4 ,\mem_reg[14][22]_srl15_i_1_n_5 ,\mem_reg[14][22]_srl15_i_1_n_6 ,\mem_reg[14][22]_srl15_i_1_n_7 }),
        .S(Q[27:24]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][26]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][26]_srl15_i_1 
       (.CI(\mem_reg[14][22]_srl15_i_1_n_0 ),
        .CO({\NLW_mem_reg[14][26]_srl15_i_1_CO_UNCONNECTED [3],\mem_reg[14][26]_srl15_i_1_n_1 ,\mem_reg[14][26]_srl15_i_1_n_2 ,\mem_reg[14][26]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][26]_srl15_i_1_n_4 ,\mem_reg[14][26]_srl15_i_1_n_5 ,\mem_reg[14][26]_srl15_i_1_n_6 ,\mem_reg[14][26]_srl15_i_1_n_7 }),
        .S(Q[31:28]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][26]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][26]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][26]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][2]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][2]_srl15_i_1 
       (.CI(\mem_reg[14][0]_srl15_i_2_n_0 ),
        .CO({\mem_reg[14][2]_srl15_i_1_n_0 ,\mem_reg[14][2]_srl15_i_1_n_1 ,\mem_reg[14][2]_srl15_i_1_n_2 ,\mem_reg[14][2]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][2]_srl15_i_1_n_4 ,\mem_reg[14][2]_srl15_i_1_n_5 ,\mem_reg[14][2]_srl15_i_1_n_6 ,\mem_reg[14][2]_srl15_i_1_n_7 }),
        .S(Q[7:4]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(p_1_out[30]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mem_reg[14][30]_srl15_i_1 
       (.I0(\dout_reg[33]_2 [0]),
        .I1(Q[0]),
        .O(p_1_out[30]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(p_1_out[31]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mem_reg[14][31]_srl15_i_1 
       (.I0(\dout_reg[33]_2 [0]),
        .I1(Q[0]),
        .I2(\dout_reg[33]_2 [1]),
        .I3(Q[1]),
        .O(p_1_out[31]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[33]_2 [0]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[33]_2 [1]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][2]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][2]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][2]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][6]_srl15_i_1 
       (.CI(\mem_reg[14][2]_srl15_i_1_n_0 ),
        .CO({\mem_reg[14][6]_srl15_i_1_n_0 ,\mem_reg[14][6]_srl15_i_1_n_1 ,\mem_reg[14][6]_srl15_i_1_n_2 ,\mem_reg[14][6]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][6]_srl15_i_1_n_4 ,\mem_reg[14][6]_srl15_i_1_n_5 ,\mem_reg[14][6]_srl15_i_1_n_6 ,\mem_reg[14][6]_srl15_i_1_n_7 }),
        .S(Q[11:8]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[33]_3 [0]),
        .A1(\dout_reg[33]_3 [1]),
        .A2(\dout_reg[33]_3 [2]),
        .A3(\dout_reg[33]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h99996999)) 
    \raddr[1]_i_1 
       (.I0(\dout_reg[33]_3 [1]),
        .I1(\dout_reg[33]_3 [0]),
        .I2(dout_vld_reg_2),
        .I3(push),
        .I4(pop),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAA5595)) 
    \raddr[2]_i_1 
       (.I0(\dout_reg[33]_3 [2]),
        .I1(dout_vld_reg_2),
        .I2(push),
        .I3(pop),
        .I4(\dout_reg[33]_3 [1]),
        .I5(\dout_reg[33]_3 [0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h00AAFC00)) 
    \raddr[3]_i_1 
       (.I0(dout_vld_reg_2),
        .I1(\raddr_reg[3] ),
        .I2(\dout_reg[33]_3 [0]),
        .I3(pop),
        .I4(push),
        .O(E));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCC999)) 
    \raddr[3]_i_2 
       (.I0(\dout_reg[33]_3 [2]),
        .I1(\dout_reg[33]_3 [3]),
        .I2(dout_vld_reg_2),
        .I3(p_12_in),
        .I4(\dout_reg[33]_3 [1]),
        .I5(\dout_reg[33]_3 [0]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_srl" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_srl__parameterized0
   (full_n_reg,
    valid_length,
    Q,
    D,
    S,
    \dout_reg[72]_0 ,
    \dout_reg[76]_0 ,
    \dout_reg[80]_0 ,
    \dout_reg[84]_0 ,
    \dout_reg[88]_0 ,
    \dout_reg[92]_0 ,
    \dout_reg[94]_0 ,
    \dout_reg[94]_1 ,
    AWREADY_Dummy,
    \dout_reg[94]_2 ,
    tmp_valid_reg,
    wrsp_ready,
    \dout_reg[94]_3 ,
    push,
    in,
    \dout_reg[94]_4 ,
    \dout_reg[94]_5 ,
    \dout_reg[94]_6 ,
    ap_clk,
    SR);
  output full_n_reg;
  output valid_length;
  output [94:0]Q;
  output [0:0]D;
  output [3:0]S;
  output [3:0]\dout_reg[72]_0 ;
  output [3:0]\dout_reg[76]_0 ;
  output [3:0]\dout_reg[80]_0 ;
  output [3:0]\dout_reg[84]_0 ;
  output [3:0]\dout_reg[88]_0 ;
  output [3:0]\dout_reg[92]_0 ;
  output [1:0]\dout_reg[94]_0 ;
  input \dout_reg[94]_1 ;
  input AWREADY_Dummy;
  input \dout_reg[94]_2 ;
  input tmp_valid_reg;
  input wrsp_ready;
  input \dout_reg[94]_3 ;
  input push;
  input [94:0]in;
  input \dout_reg[94]_4 ;
  input \dout_reg[94]_5 ;
  input \dout_reg[94]_6 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [94:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [3:0]\dout_reg[72]_0 ;
  wire [3:0]\dout_reg[76]_0 ;
  wire [3:0]\dout_reg[80]_0 ;
  wire [3:0]\dout_reg[84]_0 ;
  wire [3:0]\dout_reg[88]_0 ;
  wire [3:0]\dout_reg[92]_0 ;
  wire [1:0]\dout_reg[94]_0 ;
  wire \dout_reg[94]_1 ;
  wire \dout_reg[94]_2 ;
  wire \dout_reg[94]_3 ;
  wire \dout_reg[94]_4 ;
  wire \dout_reg[94]_5 ;
  wire \dout_reg[94]_6 ;
  wire full_n_reg;
  wire [94:0]in;
  wire \mem_reg[14][0]_srl15_i_3_n_0 ;
  wire \mem_reg[14][0]_srl15_i_4_n_0 ;
  wire \mem_reg[14][0]_srl15_i_5_n_0 ;
  wire \mem_reg[14][0]_srl15_i_6_n_0 ;
  wire \mem_reg[14][0]_srl15_i_7_n_0 ;
  wire \mem_reg[14][0]_srl15_i_8_n_0 ;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][30]_srl6_n_0 ;
  wire \mem_reg[5][31]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][33]_srl6_n_0 ;
  wire \mem_reg[5][34]_srl6_n_0 ;
  wire \mem_reg[5][35]_srl6_n_0 ;
  wire \mem_reg[5][36]_srl6_n_0 ;
  wire \mem_reg[5][37]_srl6_n_0 ;
  wire \mem_reg[5][38]_srl6_n_0 ;
  wire \mem_reg[5][39]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][40]_srl6_n_0 ;
  wire \mem_reg[5][41]_srl6_n_0 ;
  wire \mem_reg[5][42]_srl6_n_0 ;
  wire \mem_reg[5][43]_srl6_n_0 ;
  wire \mem_reg[5][44]_srl6_n_0 ;
  wire \mem_reg[5][45]_srl6_n_0 ;
  wire \mem_reg[5][46]_srl6_n_0 ;
  wire \mem_reg[5][47]_srl6_n_0 ;
  wire \mem_reg[5][48]_srl6_n_0 ;
  wire \mem_reg[5][49]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][50]_srl6_n_0 ;
  wire \mem_reg[5][51]_srl6_n_0 ;
  wire \mem_reg[5][52]_srl6_n_0 ;
  wire \mem_reg[5][53]_srl6_n_0 ;
  wire \mem_reg[5][54]_srl6_n_0 ;
  wire \mem_reg[5][55]_srl6_n_0 ;
  wire \mem_reg[5][56]_srl6_n_0 ;
  wire \mem_reg[5][57]_srl6_n_0 ;
  wire \mem_reg[5][58]_srl6_n_0 ;
  wire \mem_reg[5][59]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][60]_srl6_n_0 ;
  wire \mem_reg[5][61]_srl6_n_0 ;
  wire \mem_reg[5][62]_srl6_n_0 ;
  wire \mem_reg[5][63]_srl6_n_0 ;
  wire \mem_reg[5][64]_srl6_n_0 ;
  wire \mem_reg[5][65]_srl6_n_0 ;
  wire \mem_reg[5][66]_srl6_n_0 ;
  wire \mem_reg[5][67]_srl6_n_0 ;
  wire \mem_reg[5][68]_srl6_n_0 ;
  wire \mem_reg[5][69]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][70]_srl6_n_0 ;
  wire \mem_reg[5][71]_srl6_n_0 ;
  wire \mem_reg[5][72]_srl6_n_0 ;
  wire \mem_reg[5][73]_srl6_n_0 ;
  wire \mem_reg[5][74]_srl6_n_0 ;
  wire \mem_reg[5][75]_srl6_n_0 ;
  wire \mem_reg[5][76]_srl6_n_0 ;
  wire \mem_reg[5][77]_srl6_n_0 ;
  wire \mem_reg[5][78]_srl6_n_0 ;
  wire \mem_reg[5][79]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][80]_srl6_n_0 ;
  wire \mem_reg[5][81]_srl6_n_0 ;
  wire \mem_reg[5][82]_srl6_n_0 ;
  wire \mem_reg[5][83]_srl6_n_0 ;
  wire \mem_reg[5][84]_srl6_n_0 ;
  wire \mem_reg[5][85]_srl6_n_0 ;
  wire \mem_reg[5][86]_srl6_n_0 ;
  wire \mem_reg[5][87]_srl6_n_0 ;
  wire \mem_reg[5][88]_srl6_n_0 ;
  wire \mem_reg[5][89]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][90]_srl6_n_0 ;
  wire \mem_reg[5][91]_srl6_n_0 ;
  wire \mem_reg[5][92]_srl6_n_0 ;
  wire \mem_reg[5][93]_srl6_n_0 ;
  wire \mem_reg[5][94]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire pop;
  wire push;
  wire tmp_valid_reg;
  wire valid_length;
  wire wrsp_ready;

  LUT6 #(
    .INIT(64'h80AA0000AAAAAAAA)) 
    \dout[94]_i_1 
       (.I0(\dout_reg[94]_3 ),
        .I1(\dout_reg[94]_1 ),
        .I2(AWREADY_Dummy),
        .I3(\dout_reg[94]_2 ),
        .I4(wrsp_ready),
        .I5(tmp_valid_reg),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][30]_srl6_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][31]_srl6_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][33]_srl6_n_0 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][34]_srl6_n_0 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][35]_srl6_n_0 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][36]_srl6_n_0 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][37]_srl6_n_0 ),
        .Q(Q[37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][38]_srl6_n_0 ),
        .Q(Q[38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][39]_srl6_n_0 ),
        .Q(Q[39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][40]_srl6_n_0 ),
        .Q(Q[40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][41]_srl6_n_0 ),
        .Q(Q[41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][42]_srl6_n_0 ),
        .Q(Q[42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][43]_srl6_n_0 ),
        .Q(Q[43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][44]_srl6_n_0 ),
        .Q(Q[44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][45]_srl6_n_0 ),
        .Q(Q[45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][46]_srl6_n_0 ),
        .Q(Q[46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][47]_srl6_n_0 ),
        .Q(Q[47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][48]_srl6_n_0 ),
        .Q(Q[48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][49]_srl6_n_0 ),
        .Q(Q[49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][50]_srl6_n_0 ),
        .Q(Q[50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][51]_srl6_n_0 ),
        .Q(Q[51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][52]_srl6_n_0 ),
        .Q(Q[52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][53]_srl6_n_0 ),
        .Q(Q[53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][54]_srl6_n_0 ),
        .Q(Q[54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][55]_srl6_n_0 ),
        .Q(Q[55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][56]_srl6_n_0 ),
        .Q(Q[56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][57]_srl6_n_0 ),
        .Q(Q[57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][58]_srl6_n_0 ),
        .Q(Q[58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][59]_srl6_n_0 ),
        .Q(Q[59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][60]_srl6_n_0 ),
        .Q(Q[60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][61]_srl6_n_0 ),
        .Q(Q[61]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][62]_srl6_n_0 ),
        .Q(Q[62]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][63]_srl6_n_0 ),
        .Q(Q[63]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][64]_srl6_n_0 ),
        .Q(Q[64]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][65]_srl6_n_0 ),
        .Q(Q[65]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][66]_srl6_n_0 ),
        .Q(Q[66]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][67]_srl6_n_0 ),
        .Q(Q[67]),
        .R(SR));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][68]_srl6_n_0 ),
        .Q(Q[68]),
        .R(SR));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][69]_srl6_n_0 ),
        .Q(Q[69]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][70]_srl6_n_0 ),
        .Q(Q[70]),
        .R(SR));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][71]_srl6_n_0 ),
        .Q(Q[71]),
        .R(SR));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][72]_srl6_n_0 ),
        .Q(Q[72]),
        .R(SR));
  FDRE \dout_reg[73] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][73]_srl6_n_0 ),
        .Q(Q[73]),
        .R(SR));
  FDRE \dout_reg[74] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][74]_srl6_n_0 ),
        .Q(Q[74]),
        .R(SR));
  FDRE \dout_reg[75] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][75]_srl6_n_0 ),
        .Q(Q[75]),
        .R(SR));
  FDRE \dout_reg[76] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][76]_srl6_n_0 ),
        .Q(Q[76]),
        .R(SR));
  FDRE \dout_reg[77] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][77]_srl6_n_0 ),
        .Q(Q[77]),
        .R(SR));
  FDRE \dout_reg[78] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][78]_srl6_n_0 ),
        .Q(Q[78]),
        .R(SR));
  FDRE \dout_reg[79] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][79]_srl6_n_0 ),
        .Q(Q[79]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[80] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][80]_srl6_n_0 ),
        .Q(Q[80]),
        .R(SR));
  FDRE \dout_reg[81] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][81]_srl6_n_0 ),
        .Q(Q[81]),
        .R(SR));
  FDRE \dout_reg[82] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][82]_srl6_n_0 ),
        .Q(Q[82]),
        .R(SR));
  FDRE \dout_reg[83] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][83]_srl6_n_0 ),
        .Q(Q[83]),
        .R(SR));
  FDRE \dout_reg[84] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][84]_srl6_n_0 ),
        .Q(Q[84]),
        .R(SR));
  FDRE \dout_reg[85] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][85]_srl6_n_0 ),
        .Q(Q[85]),
        .R(SR));
  FDRE \dout_reg[86] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][86]_srl6_n_0 ),
        .Q(Q[86]),
        .R(SR));
  FDRE \dout_reg[87] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][87]_srl6_n_0 ),
        .Q(Q[87]),
        .R(SR));
  FDRE \dout_reg[88] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][88]_srl6_n_0 ),
        .Q(Q[88]),
        .R(SR));
  FDRE \dout_reg[89] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][89]_srl6_n_0 ),
        .Q(Q[89]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[90] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][90]_srl6_n_0 ),
        .Q(Q[90]),
        .R(SR));
  FDRE \dout_reg[91] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][91]_srl6_n_0 ),
        .Q(Q[91]),
        .R(SR));
  FDRE \dout_reg[92] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][92]_srl6_n_0 ),
        .Q(Q[92]),
        .R(SR));
  FDRE \dout_reg[93] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][93]_srl6_n_0 ),
        .Q(Q[93]),
        .R(SR));
  FDRE \dout_reg[94] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][94]_srl6_n_0 ),
        .Q(Q[94]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(Q[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(\mem_reg[14][0]_srl15_i_3_n_0 ),
        .I1(Q[85]),
        .I2(Q[82]),
        .I3(\mem_reg[14][0]_srl15_i_4_n_0 ),
        .I4(\mem_reg[14][0]_srl15_i_5_n_0 ),
        .O(valid_length));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(\mem_reg[14][0]_srl15_i_6_n_0 ),
        .I1(Q[89]),
        .I2(Q[86]),
        .I3(Q[87]),
        .I4(Q[84]),
        .I5(\mem_reg[14][0]_srl15_i_7_n_0 ),
        .O(\mem_reg[14][0]_srl15_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_4 
       (.I0(\mem_reg[14][0]_srl15_i_8_n_0 ),
        .I1(Q[65]),
        .I2(Q[64]),
        .I3(Q[67]),
        .I4(Q[66]),
        .O(\mem_reg[14][0]_srl15_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_5 
       (.I0(Q[94]),
        .I1(Q[90]),
        .I2(Q[91]),
        .I3(Q[88]),
        .O(\mem_reg[14][0]_srl15_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_6 
       (.I0(Q[83]),
        .I1(Q[80]),
        .I2(Q[71]),
        .I3(Q[70]),
        .I4(Q[73]),
        .I5(Q[72]),
        .O(\mem_reg[14][0]_srl15_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_7 
       (.I0(Q[81]),
        .I1(Q[79]),
        .I2(Q[78]),
        .I3(Q[92]),
        .I4(Q[93]),
        .O(\mem_reg[14][0]_srl15_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_8 
       (.I0(Q[75]),
        .I1(Q[74]),
        .I2(Q[77]),
        .I3(Q[76]),
        .I4(Q[68]),
        .I5(Q[69]),
        .O(\mem_reg[14][0]_srl15_i_8_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][30]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[5][30]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][31]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[5][31]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][33]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][33]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[5][33]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][34]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][34]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[5][34]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][35]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][35]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[5][35]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][36]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][36]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[5][36]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][37]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][37]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[5][37]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][38]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][38]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[5][38]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][39]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][39]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[5][39]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][40]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][40]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[5][40]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][41]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][41]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[5][41]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][42]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][42]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[5][42]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][43]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][43]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[5][43]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][44]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][44]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[5][44]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][45]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][45]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[5][45]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][46]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][46]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[5][46]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][47]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][47]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[5][47]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][48]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][48]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[5][48]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][49]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][49]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[5][49]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][50]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][50]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[5][50]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][51]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][51]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[5][51]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][52]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][52]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[5][52]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][53]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][53]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[5][53]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][54]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][54]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[5][54]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][55]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][55]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[5][55]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][56]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][56]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[5][56]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][57]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][57]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[5][57]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][58]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][58]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[5][58]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][59]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][59]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[5][59]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][60]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][60]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[5][60]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][61]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][61]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[5][61]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][62]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][62]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[5][62]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][63]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][63]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[5][63]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][64]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][64]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[5][64]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][65]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][65]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[5][65]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][66]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][66]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\mem_reg[5][66]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][67]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][67]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[67]),
        .Q(\mem_reg[5][67]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][68]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][68]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[68]),
        .Q(\mem_reg[5][68]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][69]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][69]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[69]),
        .Q(\mem_reg[5][69]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][70]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][70]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[70]),
        .Q(\mem_reg[5][70]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][71]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][71]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[71]),
        .Q(\mem_reg[5][71]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][72]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][72]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[72]),
        .Q(\mem_reg[5][72]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][73]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][73]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[73]),
        .Q(\mem_reg[5][73]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][74]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][74]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[74]),
        .Q(\mem_reg[5][74]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][75]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][75]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[75]),
        .Q(\mem_reg[5][75]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][76]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][76]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[76]),
        .Q(\mem_reg[5][76]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][77]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][77]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[77]),
        .Q(\mem_reg[5][77]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][78]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][78]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[78]),
        .Q(\mem_reg[5][78]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][79]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][79]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[79]),
        .Q(\mem_reg[5][79]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][80]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][80]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[80]),
        .Q(\mem_reg[5][80]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][81]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][81]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[81]),
        .Q(\mem_reg[5][81]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][82]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][82]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[82]),
        .Q(\mem_reg[5][82]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][83]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][83]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[83]),
        .Q(\mem_reg[5][83]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][84]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][84]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[84]),
        .Q(\mem_reg[5][84]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][85]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][85]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[85]),
        .Q(\mem_reg[5][85]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][86]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][86]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[86]),
        .Q(\mem_reg[5][86]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][87]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][87]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[87]),
        .Q(\mem_reg[5][87]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][88]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][88]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[88]),
        .Q(\mem_reg[5][88]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][89]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][89]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[89]),
        .Q(\mem_reg[5][89]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][90]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][90]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[90]),
        .Q(\mem_reg[5][90]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][91]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][91]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[91]),
        .Q(\mem_reg[5][91]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][92]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][92]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[92]),
        .Q(\mem_reg[5][92]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][93]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][93]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[93]),
        .Q(\mem_reg[5][93]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][94]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][94]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[94]),
        .Q(\mem_reg[5][94]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[94]_4 ),
        .A1(\dout_reg[94]_5 ),
        .A2(\dout_reg[94]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_1
       (.I0(Q[72]),
        .O(\dout_reg[72]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_2
       (.I0(Q[71]),
        .O(\dout_reg[72]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_3
       (.I0(Q[70]),
        .O(\dout_reg[72]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_4
       (.I0(Q[69]),
        .O(\dout_reg[72]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_1
       (.I0(Q[76]),
        .O(\dout_reg[76]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_2
       (.I0(Q[75]),
        .O(\dout_reg[76]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_3
       (.I0(Q[74]),
        .O(\dout_reg[76]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_4
       (.I0(Q[73]),
        .O(\dout_reg[76]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_1
       (.I0(Q[80]),
        .O(\dout_reg[80]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_2
       (.I0(Q[79]),
        .O(\dout_reg[80]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_3
       (.I0(Q[78]),
        .O(\dout_reg[80]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_4
       (.I0(Q[77]),
        .O(\dout_reg[80]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_1
       (.I0(Q[84]),
        .O(\dout_reg[84]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_2
       (.I0(Q[83]),
        .O(\dout_reg[84]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_3
       (.I0(Q[82]),
        .O(\dout_reg[84]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_4
       (.I0(Q[81]),
        .O(\dout_reg[84]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_1
       (.I0(Q[88]),
        .O(\dout_reg[88]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_2
       (.I0(Q[87]),
        .O(\dout_reg[88]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_3
       (.I0(Q[86]),
        .O(\dout_reg[88]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_4
       (.I0(Q[85]),
        .O(\dout_reg[88]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_1
       (.I0(Q[92]),
        .O(\dout_reg[92]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_2
       (.I0(Q[91]),
        .O(\dout_reg[92]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_3
       (.I0(Q[90]),
        .O(\dout_reg[92]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_4
       (.I0(Q[89]),
        .O(\dout_reg[92]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__6_i_1
       (.I0(Q[94]),
        .O(\dout_reg[94]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__6_i_2
       (.I0(Q[93]),
        .O(\dout_reg[94]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(Q[68]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2
       (.I0(Q[67]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_3
       (.I0(Q[66]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_4
       (.I0(Q[65]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[0]_i_1 
       (.I0(Q[64]),
        .O(D));
  LUT6 #(
    .INIT(64'hBFAA3F003F003F00)) 
    tmp_valid_i_1__0
       (.I0(valid_length),
        .I1(\dout_reg[94]_1 ),
        .I2(AWREADY_Dummy),
        .I3(\dout_reg[94]_2 ),
        .I4(tmp_valid_reg),
        .I5(wrsp_ready),
        .O(full_n_reg));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_srl" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_srl__parameterized0_2
   (tmp_valid0,
    Q,
    S,
    \dout_reg[72]_0 ,
    \dout_reg[68]_0 ,
    D,
    \dout_reg[80]_0 ,
    \dout_reg[84]_0 ,
    \dout_reg[88]_0 ,
    \dout_reg[92]_0 ,
    \dout_reg[94]_0 ,
    \dout_reg[94]_1 ,
    \dout_reg[94]_2 ,
    \dout_reg[94]_3 ,
    ARREADY_Dummy,
    \dout_reg[94]_4 ,
    E,
    push,
    in,
    \dout_reg[94]_5 ,
    \dout_reg[94]_6 ,
    \dout_reg[94]_7 ,
    ap_clk,
    SR);
  output tmp_valid0;
  output [94:0]Q;
  output [3:0]S;
  output [3:0]\dout_reg[72]_0 ;
  output [3:0]\dout_reg[68]_0 ;
  output [0:0]D;
  output [3:0]\dout_reg[80]_0 ;
  output [3:0]\dout_reg[84]_0 ;
  output [3:0]\dout_reg[88]_0 ;
  output [3:0]\dout_reg[92]_0 ;
  output [1:0]\dout_reg[94]_0 ;
  input \dout_reg[94]_1 ;
  input \dout_reg[94]_2 ;
  input \dout_reg[94]_3 ;
  input ARREADY_Dummy;
  input \dout_reg[94]_4 ;
  input [0:0]E;
  input push;
  input [94:0]in;
  input \dout_reg[94]_5 ;
  input \dout_reg[94]_6 ;
  input \dout_reg[94]_7 ;
  input ap_clk;
  input [0:0]SR;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [94:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [3:0]\dout_reg[68]_0 ;
  wire [3:0]\dout_reg[72]_0 ;
  wire [3:0]\dout_reg[80]_0 ;
  wire [3:0]\dout_reg[84]_0 ;
  wire [3:0]\dout_reg[88]_0 ;
  wire [3:0]\dout_reg[92]_0 ;
  wire [1:0]\dout_reg[94]_0 ;
  wire \dout_reg[94]_1 ;
  wire \dout_reg[94]_2 ;
  wire \dout_reg[94]_3 ;
  wire \dout_reg[94]_4 ;
  wire \dout_reg[94]_5 ;
  wire \dout_reg[94]_6 ;
  wire \dout_reg[94]_7 ;
  wire [94:0]in;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][30]_srl6_n_0 ;
  wire \mem_reg[5][31]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][33]_srl6_n_0 ;
  wire \mem_reg[5][34]_srl6_n_0 ;
  wire \mem_reg[5][35]_srl6_n_0 ;
  wire \mem_reg[5][36]_srl6_n_0 ;
  wire \mem_reg[5][37]_srl6_n_0 ;
  wire \mem_reg[5][38]_srl6_n_0 ;
  wire \mem_reg[5][39]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][40]_srl6_n_0 ;
  wire \mem_reg[5][41]_srl6_n_0 ;
  wire \mem_reg[5][42]_srl6_n_0 ;
  wire \mem_reg[5][43]_srl6_n_0 ;
  wire \mem_reg[5][44]_srl6_n_0 ;
  wire \mem_reg[5][45]_srl6_n_0 ;
  wire \mem_reg[5][46]_srl6_n_0 ;
  wire \mem_reg[5][47]_srl6_n_0 ;
  wire \mem_reg[5][48]_srl6_n_0 ;
  wire \mem_reg[5][49]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][50]_srl6_n_0 ;
  wire \mem_reg[5][51]_srl6_n_0 ;
  wire \mem_reg[5][52]_srl6_n_0 ;
  wire \mem_reg[5][53]_srl6_n_0 ;
  wire \mem_reg[5][54]_srl6_n_0 ;
  wire \mem_reg[5][55]_srl6_n_0 ;
  wire \mem_reg[5][56]_srl6_n_0 ;
  wire \mem_reg[5][57]_srl6_n_0 ;
  wire \mem_reg[5][58]_srl6_n_0 ;
  wire \mem_reg[5][59]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][60]_srl6_n_0 ;
  wire \mem_reg[5][61]_srl6_n_0 ;
  wire \mem_reg[5][62]_srl6_n_0 ;
  wire \mem_reg[5][63]_srl6_n_0 ;
  wire \mem_reg[5][64]_srl6_n_0 ;
  wire \mem_reg[5][65]_srl6_n_0 ;
  wire \mem_reg[5][66]_srl6_n_0 ;
  wire \mem_reg[5][67]_srl6_n_0 ;
  wire \mem_reg[5][68]_srl6_n_0 ;
  wire \mem_reg[5][69]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][70]_srl6_n_0 ;
  wire \mem_reg[5][71]_srl6_n_0 ;
  wire \mem_reg[5][72]_srl6_n_0 ;
  wire \mem_reg[5][73]_srl6_n_0 ;
  wire \mem_reg[5][74]_srl6_n_0 ;
  wire \mem_reg[5][75]_srl6_n_0 ;
  wire \mem_reg[5][76]_srl6_n_0 ;
  wire \mem_reg[5][77]_srl6_n_0 ;
  wire \mem_reg[5][78]_srl6_n_0 ;
  wire \mem_reg[5][79]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][80]_srl6_n_0 ;
  wire \mem_reg[5][81]_srl6_n_0 ;
  wire \mem_reg[5][82]_srl6_n_0 ;
  wire \mem_reg[5][83]_srl6_n_0 ;
  wire \mem_reg[5][84]_srl6_n_0 ;
  wire \mem_reg[5][85]_srl6_n_0 ;
  wire \mem_reg[5][86]_srl6_n_0 ;
  wire \mem_reg[5][87]_srl6_n_0 ;
  wire \mem_reg[5][88]_srl6_n_0 ;
  wire \mem_reg[5][89]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][90]_srl6_n_0 ;
  wire \mem_reg[5][91]_srl6_n_0 ;
  wire \mem_reg[5][92]_srl6_n_0 ;
  wire \mem_reg[5][93]_srl6_n_0 ;
  wire \mem_reg[5][94]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire pop;
  wire push;
  wire tmp_valid0;
  wire tmp_valid_i_3_n_0;
  wire tmp_valid_i_4_n_0;
  wire tmp_valid_i_5_n_0;
  wire tmp_valid_i_6_n_0;
  wire tmp_valid_i_7_n_0;
  wire tmp_valid_i_8_n_0;

  LUT5 #(
    .INIT(32'hA222AAAA)) 
    \dout[94]_i_1__0 
       (.I0(\dout_reg[94]_1 ),
        .I1(\dout_reg[94]_2 ),
        .I2(\dout_reg[94]_3 ),
        .I3(ARREADY_Dummy),
        .I4(\dout_reg[94]_4 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][30]_srl6_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][31]_srl6_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][33]_srl6_n_0 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][34]_srl6_n_0 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][35]_srl6_n_0 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][36]_srl6_n_0 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][37]_srl6_n_0 ),
        .Q(Q[37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][38]_srl6_n_0 ),
        .Q(Q[38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][39]_srl6_n_0 ),
        .Q(Q[39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][40]_srl6_n_0 ),
        .Q(Q[40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][41]_srl6_n_0 ),
        .Q(Q[41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][42]_srl6_n_0 ),
        .Q(Q[42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][43]_srl6_n_0 ),
        .Q(Q[43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][44]_srl6_n_0 ),
        .Q(Q[44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][45]_srl6_n_0 ),
        .Q(Q[45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][46]_srl6_n_0 ),
        .Q(Q[46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][47]_srl6_n_0 ),
        .Q(Q[47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][48]_srl6_n_0 ),
        .Q(Q[48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][49]_srl6_n_0 ),
        .Q(Q[49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][50]_srl6_n_0 ),
        .Q(Q[50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][51]_srl6_n_0 ),
        .Q(Q[51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][52]_srl6_n_0 ),
        .Q(Q[52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][53]_srl6_n_0 ),
        .Q(Q[53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][54]_srl6_n_0 ),
        .Q(Q[54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][55]_srl6_n_0 ),
        .Q(Q[55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][56]_srl6_n_0 ),
        .Q(Q[56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][57]_srl6_n_0 ),
        .Q(Q[57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][58]_srl6_n_0 ),
        .Q(Q[58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][59]_srl6_n_0 ),
        .Q(Q[59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][60]_srl6_n_0 ),
        .Q(Q[60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][61]_srl6_n_0 ),
        .Q(Q[61]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][62]_srl6_n_0 ),
        .Q(Q[62]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][63]_srl6_n_0 ),
        .Q(Q[63]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][64]_srl6_n_0 ),
        .Q(Q[64]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][65]_srl6_n_0 ),
        .Q(Q[65]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][66]_srl6_n_0 ),
        .Q(Q[66]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][67]_srl6_n_0 ),
        .Q(Q[67]),
        .R(SR));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][68]_srl6_n_0 ),
        .Q(Q[68]),
        .R(SR));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][69]_srl6_n_0 ),
        .Q(Q[69]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][70]_srl6_n_0 ),
        .Q(Q[70]),
        .R(SR));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][71]_srl6_n_0 ),
        .Q(Q[71]),
        .R(SR));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][72]_srl6_n_0 ),
        .Q(Q[72]),
        .R(SR));
  FDRE \dout_reg[73] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][73]_srl6_n_0 ),
        .Q(Q[73]),
        .R(SR));
  FDRE \dout_reg[74] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][74]_srl6_n_0 ),
        .Q(Q[74]),
        .R(SR));
  FDRE \dout_reg[75] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][75]_srl6_n_0 ),
        .Q(Q[75]),
        .R(SR));
  FDRE \dout_reg[76] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][76]_srl6_n_0 ),
        .Q(Q[76]),
        .R(SR));
  FDRE \dout_reg[77] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][77]_srl6_n_0 ),
        .Q(Q[77]),
        .R(SR));
  FDRE \dout_reg[78] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][78]_srl6_n_0 ),
        .Q(Q[78]),
        .R(SR));
  FDRE \dout_reg[79] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][79]_srl6_n_0 ),
        .Q(Q[79]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[80] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][80]_srl6_n_0 ),
        .Q(Q[80]),
        .R(SR));
  FDRE \dout_reg[81] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][81]_srl6_n_0 ),
        .Q(Q[81]),
        .R(SR));
  FDRE \dout_reg[82] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][82]_srl6_n_0 ),
        .Q(Q[82]),
        .R(SR));
  FDRE \dout_reg[83] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][83]_srl6_n_0 ),
        .Q(Q[83]),
        .R(SR));
  FDRE \dout_reg[84] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][84]_srl6_n_0 ),
        .Q(Q[84]),
        .R(SR));
  FDRE \dout_reg[85] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][85]_srl6_n_0 ),
        .Q(Q[85]),
        .R(SR));
  FDRE \dout_reg[86] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][86]_srl6_n_0 ),
        .Q(Q[86]),
        .R(SR));
  FDRE \dout_reg[87] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][87]_srl6_n_0 ),
        .Q(Q[87]),
        .R(SR));
  FDRE \dout_reg[88] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][88]_srl6_n_0 ),
        .Q(Q[88]),
        .R(SR));
  FDRE \dout_reg[89] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][89]_srl6_n_0 ),
        .Q(Q[89]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[90] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][90]_srl6_n_0 ),
        .Q(Q[90]),
        .R(SR));
  FDRE \dout_reg[91] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][91]_srl6_n_0 ),
        .Q(Q[91]),
        .R(SR));
  FDRE \dout_reg[92] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][92]_srl6_n_0 ),
        .Q(Q[92]),
        .R(SR));
  FDRE \dout_reg[93] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][93]_srl6_n_0 ),
        .Q(Q[93]),
        .R(SR));
  FDRE \dout_reg[94] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][94]_srl6_n_0 ),
        .Q(Q[94]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(Q[9]),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][30]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[5][30]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][31]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[5][31]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][33]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[5][33]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][34]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][34]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[5][34]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][35]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[5][35]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][36]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[5][36]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][37]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][37]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[5][37]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][38]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[5][38]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][39]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][39]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[5][39]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][40]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][40]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[5][40]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][41]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[5][41]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][42]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][42]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[5][42]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][43]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][43]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[5][43]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][44]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[5][44]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][45]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][45]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[5][45]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][46]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][46]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[5][46]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][47]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][47]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[5][47]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][48]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][48]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[5][48]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][49]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][49]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[5][49]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][50]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][50]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[5][50]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][51]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][51]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[5][51]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][52]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][52]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[5][52]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][53]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][53]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[5][53]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][54]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][54]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[5][54]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][55]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][55]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[5][55]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][56]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][56]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[5][56]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][57]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[5][57]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][58]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][58]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[5][58]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][59]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[5][59]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][60]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][60]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[5][60]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][61]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][61]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[5][61]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][62]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][62]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[5][62]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][63]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][63]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[5][63]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][64]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][64]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[5][64]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][65]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][65]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[5][65]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][66]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][66]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\mem_reg[5][66]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][67]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][67]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[67]),
        .Q(\mem_reg[5][67]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][68]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][68]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[68]),
        .Q(\mem_reg[5][68]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][69]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][69]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[69]),
        .Q(\mem_reg[5][69]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][70]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][70]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[70]),
        .Q(\mem_reg[5][70]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][71]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][71]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[71]),
        .Q(\mem_reg[5][71]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][72]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][72]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[72]),
        .Q(\mem_reg[5][72]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][73]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][73]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[73]),
        .Q(\mem_reg[5][73]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][74]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][74]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[74]),
        .Q(\mem_reg[5][74]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][75]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][75]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[75]),
        .Q(\mem_reg[5][75]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][76]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][76]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[76]),
        .Q(\mem_reg[5][76]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][77]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][77]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[77]),
        .Q(\mem_reg[5][77]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][78]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][78]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[78]),
        .Q(\mem_reg[5][78]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][79]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][79]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[79]),
        .Q(\mem_reg[5][79]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][80]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][80]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[80]),
        .Q(\mem_reg[5][80]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][81]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][81]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[81]),
        .Q(\mem_reg[5][81]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][82]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][82]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[82]),
        .Q(\mem_reg[5][82]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][83]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][83]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[83]),
        .Q(\mem_reg[5][83]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][84]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][84]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[84]),
        .Q(\mem_reg[5][84]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][85]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][85]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[85]),
        .Q(\mem_reg[5][85]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][86]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][86]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[86]),
        .Q(\mem_reg[5][86]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][87]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][87]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[87]),
        .Q(\mem_reg[5][87]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][88]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][88]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[88]),
        .Q(\mem_reg[5][88]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][89]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][89]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[89]),
        .Q(\mem_reg[5][89]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][90]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][90]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[90]),
        .Q(\mem_reg[5][90]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][91]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][91]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[91]),
        .Q(\mem_reg[5][91]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][92]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][92]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[92]),
        .Q(\mem_reg[5][92]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][93]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][93]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[93]),
        .Q(\mem_reg[5][93]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][94]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][94]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[94]),
        .Q(\mem_reg[5][94]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[94]_5 ),
        .A1(\dout_reg[94]_6 ),
        .A2(\dout_reg[94]_7 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_1__0
       (.I0(Q[72]),
        .O(\dout_reg[72]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_2__0
       (.I0(Q[71]),
        .O(\dout_reg[72]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_3__0
       (.I0(Q[70]),
        .O(\dout_reg[72]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_4__0
       (.I0(Q[69]),
        .O(\dout_reg[72]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_1__0
       (.I0(Q[76]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_2__0
       (.I0(Q[75]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_3__0
       (.I0(Q[74]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_4__0
       (.I0(Q[73]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_1__0
       (.I0(Q[80]),
        .O(\dout_reg[80]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_2__0
       (.I0(Q[79]),
        .O(\dout_reg[80]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_3__0
       (.I0(Q[78]),
        .O(\dout_reg[80]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_4__0
       (.I0(Q[77]),
        .O(\dout_reg[80]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_1__0
       (.I0(Q[84]),
        .O(\dout_reg[84]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_2__0
       (.I0(Q[83]),
        .O(\dout_reg[84]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_3__0
       (.I0(Q[82]),
        .O(\dout_reg[84]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_4__0
       (.I0(Q[81]),
        .O(\dout_reg[84]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_1__0
       (.I0(Q[88]),
        .O(\dout_reg[88]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_2__0
       (.I0(Q[87]),
        .O(\dout_reg[88]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_3__0
       (.I0(Q[86]),
        .O(\dout_reg[88]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_4__0
       (.I0(Q[85]),
        .O(\dout_reg[88]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_1__0
       (.I0(Q[92]),
        .O(\dout_reg[92]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_2__0
       (.I0(Q[91]),
        .O(\dout_reg[92]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_3__0
       (.I0(Q[90]),
        .O(\dout_reg[92]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_4__0
       (.I0(Q[89]),
        .O(\dout_reg[92]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__6_i_1__0
       (.I0(Q[94]),
        .O(\dout_reg[94]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__6_i_2__0
       (.I0(Q[93]),
        .O(\dout_reg[94]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__0
       (.I0(Q[68]),
        .O(\dout_reg[68]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2__0
       (.I0(Q[67]),
        .O(\dout_reg[68]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_3__0
       (.I0(Q[66]),
        .O(\dout_reg[68]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_4__0
       (.I0(Q[65]),
        .O(\dout_reg[68]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[0]_i_1__0 
       (.I0(Q[64]),
        .O(D));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    tmp_valid_i_2
       (.I0(E),
        .I1(tmp_valid_i_3_n_0),
        .I2(tmp_valid_i_4_n_0),
        .I3(Q[82]),
        .I4(Q[85]),
        .I5(tmp_valid_i_5_n_0),
        .O(tmp_valid0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_3
       (.I0(Q[94]),
        .I1(Q[90]),
        .I2(Q[91]),
        .I3(Q[88]),
        .O(tmp_valid_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tmp_valid_i_4
       (.I0(tmp_valid_i_6_n_0),
        .I1(Q[65]),
        .I2(Q[64]),
        .I3(Q[67]),
        .I4(Q[66]),
        .O(tmp_valid_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_valid_i_5
       (.I0(tmp_valid_i_7_n_0),
        .I1(Q[89]),
        .I2(Q[86]),
        .I3(Q[87]),
        .I4(Q[84]),
        .I5(tmp_valid_i_8_n_0),
        .O(tmp_valid_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_valid_i_6
       (.I0(Q[75]),
        .I1(Q[74]),
        .I2(Q[77]),
        .I3(Q[76]),
        .I4(Q[68]),
        .I5(Q[69]),
        .O(tmp_valid_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_valid_i_7
       (.I0(Q[83]),
        .I1(Q[80]),
        .I2(Q[71]),
        .I3(Q[70]),
        .I4(Q[73]),
        .I5(Q[72]),
        .O(tmp_valid_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tmp_valid_i_8
       (.I0(Q[81]),
        .I1(Q[79]),
        .I2(Q[78]),
        .I3(Q[92]),
        .I4(Q[93]),
        .O(tmp_valid_i_8_n_0));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_srl" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_srl__parameterized1
   (full_n_reg,
    \dout_reg[0]_0 ,
    ap_rst_n_0,
    p_12_in,
    p_8_in,
    E,
    full_n_reg_0,
    D,
    \raddr_reg[1] ,
    \mOutPtr_reg[0] ,
    empty_n_reg,
    valid_length,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg_1,
    \tmp_addr_reg[63] ,
    \dout_reg[0]_1 ,
    dout_vld_reg,
    \mOutPtr_reg[4] ,
    wreq_valid,
    \tmp_addr_reg[63]_0 ,
    AWREADY_Dummy,
    \bus_wide_gen.offset_full_n ,
    last_resp,
    dout_vld_reg_0,
    dout_vld_reg_1);
  output full_n_reg;
  output \dout_reg[0]_0 ;
  output ap_rst_n_0;
  output p_12_in;
  output p_8_in;
  output [0:0]E;
  output full_n_reg_0;
  output [2:0]D;
  output [0:0]\raddr_reg[1] ;
  output [3:0]\mOutPtr_reg[0] ;
  output empty_n_reg;
  input valid_length;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg_1;
  input \tmp_addr_reg[63] ;
  input \dout_reg[0]_1 ;
  input dout_vld_reg;
  input [4:0]\mOutPtr_reg[4] ;
  input wreq_valid;
  input \tmp_addr_reg[63]_0 ;
  input AWREADY_Dummy;
  input \bus_wide_gen.offset_full_n ;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \bus_wide_gen.offset_full_n ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire last_resp;
  wire [3:0]\mOutPtr_reg[0] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire \raddr[3]_i_3__1_n_0 ;
  wire [0:0]\raddr_reg[1] ;
  wire \tmp_addr_reg[63] ;
  wire \tmp_addr_reg[63]_0 ;
  wire valid_length;
  wire wreq_valid;

  LUT6 #(
    .INIT(64'h80AA0000AAAAAAAA)) 
    \dout[0]_i_1 
       (.I0(dout_vld_reg),
        .I1(last_resp),
        .I2(dout_vld_reg_0),
        .I3(\dout_reg[0]_0 ),
        .I4(dout_vld_reg_1),
        .I5(\dout_reg[0]_1 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__2
       (.I0(dout_vld_reg),
        .I1(last_resp),
        .I2(dout_vld_reg_0),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0]_1 ),
        .I5(dout_vld_reg_1),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h70007070)) 
    empty_n_i_3__0
       (.I0(\tmp_addr_reg[63] ),
        .I1(full_n_reg),
        .I2(dout_vld_reg),
        .I3(full_n_reg_0),
        .I4(\dout_reg[0]_1 ),
        .O(p_8_in));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_reg_1),
        .I2(\tmp_addr_reg[63] ),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [3]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [2]));
  LUT5 #(
    .INIT(32'h2FD0D0D0)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\dout_reg[0]_1 ),
        .I1(full_n_reg_0),
        .I2(dout_vld_reg),
        .I3(full_n_reg),
        .I4(\tmp_addr_reg[63] ),
        .O(E));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [4]),
        .I3(\mOutPtr_reg[4] [1]),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[0] [3]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[4]_i_3__1 
       (.I0(dout_vld_reg_1),
        .I1(\dout_reg[0]_1 ),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_0),
        .I4(last_resp),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h75000000)) 
    \mOutPtr[4]_i_4__0 
       (.I0(dout_vld_reg),
        .I1(full_n_reg_0),
        .I2(\dout_reg[0]_1 ),
        .I3(\tmp_addr_reg[63] ),
        .I4(full_n_reg),
        .O(p_12_in));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(valid_length),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(\tmp_addr_reg[63] ),
        .I1(wreq_valid),
        .I2(\tmp_addr_reg[63]_0 ),
        .I3(AWREADY_Dummy),
        .I4(\bus_wide_gen.offset_full_n ),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout_vld_reg),
        .I3(p_12_in),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__1 
       (.I0(Q[2]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF5555FFFD5555)) 
    \raddr[3]_i_1__1 
       (.I0(\raddr[3]_i_3__1_n_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(p_8_in),
        .I5(Q[0]),
        .O(\raddr_reg[1] ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCC999)) 
    \raddr[3]_i_2__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(dout_vld_reg),
        .I3(p_12_in),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__1 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .O(\raddr[3]_i_3__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_srl" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_srl__parameterized1_4
   (last_resp,
    empty_n_reg,
    push,
    ost_ctrl_info,
    Q,
    ap_clk,
    SR,
    dout_vld_reg,
    dout_vld_reg_0,
    ursp_ready,
    wrsp_type,
    dout_vld_reg_1);
  output last_resp;
  output empty_n_reg;
  input push;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg;
  input [0:0]dout_vld_reg_0;
  input ursp_ready;
  input wrsp_type;
  input dout_vld_reg_1;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire last_resp;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire ost_ctrl_info;
  wire pop;
  wire push;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h80008888AAAAAAAA)) 
    \dout[0]_i_1__1 
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_0),
        .I2(ursp_ready),
        .I3(wrsp_type),
        .I4(last_resp),
        .I5(dout_vld_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(last_resp),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    dout_vld_i_1__10
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_0),
        .I2(ursp_ready),
        .I3(wrsp_type),
        .I4(last_resp),
        .I5(dout_vld_reg_1),
        .O(empty_n_reg));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_srl" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_srl__parameterized1_9
   (din,
    push,
    ost_ctrl_info,
    Q,
    ap_clk,
    SR,
    pop,
    mem_reg,
    mem_reg_0);
  output [0:0]din;
  input push;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input pop;
  input mem_reg;
  input [0:0]mem_reg_0;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [0:0]din;
  wire last_burst;
  wire mem_reg;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire [0:0]mem_reg_0;
  wire ost_ctrl_info;
  wire pop;
  wire push;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(last_burst),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(mem_reg),
        .I1(mem_reg_0),
        .I2(last_burst),
        .O(din));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_srl" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_srl__parameterized3
   (\bus_wide_gen.split_cnt_buf_reg[1] ,
    ap_rst_n_0,
    pop_0,
    E,
    push,
    D,
    \mOutPtr_reg[0] ,
    \dout_reg[1]_0 ,
    mem_reg,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    ap_rst_n_1,
    ready_for_outstanding,
    pop,
    empty_n_reg,
    ap_enable_reg_pp0_iter9_reg,
    full_n_reg,
    \bus_wide_gen.split_cnt_buf_reg[1]_1 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    ap_rst_n,
    p_1_in,
    full_n_reg_0,
    ARREADY_Dummy,
    full_n_reg_1,
    dout_vld_reg,
    \raddr_reg[3] ,
    Q,
    \mOutPtr_reg[4] ,
    \dout_reg[0]_0 ,
    dout,
    beat_valid,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[17] ,
    \bus_wide_gen.data_buf_reg[18] ,
    \bus_wide_gen.data_buf_reg[19] ,
    \bus_wide_gen.data_buf_reg[20] ,
    \bus_wide_gen.data_buf_reg[21] ,
    \bus_wide_gen.data_buf_reg[22] ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.first_beat_reg ,
    \bus_wide_gen.data_buf_reg[31] ,
    p_15_in,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_2 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_1 ,
    \raddr_reg_reg[7] ,
    ready_for_outstanding_reg,
    \raddr_reg[7]_i_4_0 ,
    \dout_reg[3]_0 ,
    \dout_reg[1]_1 ,
    \bus_wide_gen.data_valid_reg ,
    ap_enable_reg_pp0_iter9,
    gmem0_RVALID,
    ap_clk,
    SR);
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output ap_rst_n_0;
  output pop_0;
  output [0:0]E;
  output push;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[0] ;
  output \dout_reg[1]_0 ;
  output [23:0]mem_reg;
  output \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output ap_rst_n_1;
  output ready_for_outstanding;
  output pop;
  output empty_n_reg;
  output ap_enable_reg_pp0_iter9_reg;
  output [0:0]full_n_reg;
  output \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  output \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input ap_rst_n;
  input p_1_in;
  input full_n_reg_0;
  input ARREADY_Dummy;
  input full_n_reg_1;
  input dout_vld_reg;
  input \raddr_reg[3] ;
  input [3:0]Q;
  input [4:0]\mOutPtr_reg[4] ;
  input \dout_reg[0]_0 ;
  input [33:0]dout;
  input beat_valid;
  input [15:0]\bus_wide_gen.data_buf_reg[15] ;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[17] ;
  input \bus_wide_gen.data_buf_reg[18] ;
  input \bus_wide_gen.data_buf_reg[19] ;
  input \bus_wide_gen.data_buf_reg[20] ;
  input \bus_wide_gen.data_buf_reg[21] ;
  input \bus_wide_gen.data_buf_reg[22] ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.first_beat_reg ;
  input \bus_wide_gen.data_buf_reg[31] ;
  input p_15_in;
  input \bus_wide_gen.ready_for_data__0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_2 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  input \raddr_reg_reg[7] ;
  input ready_for_outstanding_reg;
  input \raddr_reg[7]_i_4_0 ;
  input [1:0]\dout_reg[3]_0 ;
  input [1:0]\dout_reg[1]_1 ;
  input \bus_wide_gen.data_valid_reg ;
  input ap_enable_reg_pp0_iter9;
  input gmem0_RVALID;
  input ap_clk;
  input [0:0]SR;

  wire ARREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter9;
  wire ap_enable_reg_pp0_iter9_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire beat_valid;
  wire [1:0]\bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf[0]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[10]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[11]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[12]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[13]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[14]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[1]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[2]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[3]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[4]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[5]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[6]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[7]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[7]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[8]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[9]_i_2_n_0 ;
  wire [15:0]\bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[17] ;
  wire \bus_wide_gen.data_buf_reg[18] ;
  wire \bus_wide_gen.data_buf_reg[19] ;
  wire \bus_wide_gen.data_buf_reg[20] ;
  wire \bus_wide_gen.data_buf_reg[21] ;
  wire \bus_wide_gen.data_buf_reg[22] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire [1:0]\bus_wide_gen.end_offset ;
  wire \bus_wide_gen.first_beat_reg ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.next_split__0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [0:0]\bus_wide_gen.split_cnt__5 ;
  wire \bus_wide_gen.split_cnt_buf ;
  wire \bus_wide_gen.split_cnt_buf[0]_i_6_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_2 ;
  wire [33:0]dout;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[1]_0 ;
  wire [1:0]\dout_reg[1]_1 ;
  wire [1:0]\dout_reg[3]_0 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem0_RVALID;
  wire [3:0]\mOutPtr_reg[0] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire [23:0]mem_reg;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire p_12_in;
  wire p_15_in;
  wire p_1_in;
  wire pop;
  wire pop_0;
  wire push;
  wire \raddr_reg[3] ;
  wire \raddr_reg[7]_i_10_n_0 ;
  wire \raddr_reg[7]_i_11_n_0 ;
  wire \raddr_reg[7]_i_4_0 ;
  wire \raddr_reg[7]_i_6_n_0 ;
  wire \raddr_reg[7]_i_7_n_0 ;
  wire \raddr_reg[7]_i_8_n_0 ;
  wire \raddr_reg_reg[7] ;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;

  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.data_buf[0]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I2(dout[16]),
        .I3(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I4(dout[24]),
        .O(mem_reg[0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[15] [0]),
        .I1(\bus_wide_gen.first_split ),
        .I2(dout[8]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I5(dout[0]),
        .O(\bus_wide_gen.data_buf[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(dout[10]),
        .I2(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I3(dout[26]),
        .I4(\bus_wide_gen.data_buf[10]_i_2_n_0 ),
        .O(mem_reg[10]));
  LUT4 #(
    .INIT(16'hF444)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf_reg[15] [10]),
        .I2(dout[18]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(dout[11]),
        .I2(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I3(dout[27]),
        .I4(\bus_wide_gen.data_buf[11]_i_2_n_0 ),
        .O(mem_reg[11]));
  LUT4 #(
    .INIT(16'hF444)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf_reg[15] [11]),
        .I2(dout[19]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(dout[12]),
        .I2(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I3(dout[28]),
        .I4(\bus_wide_gen.data_buf[12]_i_2_n_0 ),
        .O(mem_reg[12]));
  LUT4 #(
    .INIT(16'hF444)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf_reg[15] [12]),
        .I2(dout[20]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(dout[13]),
        .I2(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I3(dout[29]),
        .I4(\bus_wide_gen.data_buf[13]_i_2_n_0 ),
        .O(mem_reg[13]));
  LUT4 #(
    .INIT(16'hF444)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf_reg[15] [13]),
        .I2(dout[21]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(dout[14]),
        .I2(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I3(dout[30]),
        .I4(\bus_wide_gen.data_buf[14]_i_2_n_0 ),
        .O(mem_reg[14]));
  LUT4 #(
    .INIT(16'hF444)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf_reg[15] [14]),
        .I2(dout[22]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(dout[15]),
        .I2(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I3(dout[31]),
        .I4(\bus_wide_gen.data_buf[15]_i_3_n_0 ),
        .O(mem_reg[15]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\bus_wide_gen.data_buf1__0 [0]),
        .I1(\bus_wide_gen.data_buf1__0 [1]),
        .I2(\bus_wide_gen.first_beat_reg ),
        .I3(beat_valid),
        .I4(\dout_reg[0]_0 ),
        .I5(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf_reg[15] [15]),
        .I2(dout[23]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(dout[24]),
        .I2(\bus_wide_gen.data_buf_reg[16] ),
        .I3(\bus_wide_gen.first_split ),
        .I4(dout[16]),
        .I5(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(mem_reg[16]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(dout[25]),
        .I2(\bus_wide_gen.data_buf_reg[17] ),
        .I3(\bus_wide_gen.first_split ),
        .I4(dout[17]),
        .I5(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(mem_reg[17]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(dout[26]),
        .I2(\bus_wide_gen.data_buf_reg[18] ),
        .I3(\bus_wide_gen.first_split ),
        .I4(dout[18]),
        .I5(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(mem_reg[18]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(dout[27]),
        .I2(\bus_wide_gen.data_buf_reg[19] ),
        .I3(\bus_wide_gen.first_split ),
        .I4(dout[19]),
        .I5(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(mem_reg[19]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.data_buf[1]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I2(dout[17]),
        .I3(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I4(dout[25]),
        .O(mem_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[15] [1]),
        .I1(\bus_wide_gen.first_split ),
        .I2(dout[9]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I5(dout[1]),
        .O(\bus_wide_gen.data_buf[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(dout[28]),
        .I2(\bus_wide_gen.data_buf_reg[20] ),
        .I3(\bus_wide_gen.first_split ),
        .I4(dout[20]),
        .I5(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(mem_reg[20]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(dout[29]),
        .I2(\bus_wide_gen.data_buf_reg[21] ),
        .I3(\bus_wide_gen.first_split ),
        .I4(dout[21]),
        .I5(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(mem_reg[21]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(dout[30]),
        .I2(\bus_wide_gen.data_buf_reg[22] ),
        .I3(\bus_wide_gen.first_split ),
        .I4(dout[22]),
        .I5(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(mem_reg[22]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(dout[31]),
        .I2(\bus_wide_gen.data_buf_reg[23] ),
        .I3(\bus_wide_gen.first_split ),
        .I4(dout[23]),
        .I5(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(mem_reg[23]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \bus_wide_gen.data_buf[23]_i_3 
       (.I0(\bus_wide_gen.data_buf1__0 [1]),
        .I1(\dout_reg[0]_0 ),
        .I2(beat_valid),
        .I3(\bus_wide_gen.first_beat_reg ),
        .I4(\bus_wide_gen.data_buf1__0 [0]),
        .I5(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1FFFFFFF00000000)) 
    \bus_wide_gen.data_buf[23]_i_4 
       (.I0(\bus_wide_gen.data_buf1__0 [0]),
        .I1(\bus_wide_gen.data_buf1__0 [1]),
        .I2(\dout_reg[0]_0 ),
        .I3(beat_valid),
        .I4(\bus_wide_gen.first_beat_reg ),
        .I5(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.data_buf[2]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I2(dout[18]),
        .I3(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I4(dout[26]),
        .O(mem_reg[2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[15] [2]),
        .I1(\bus_wide_gen.first_split ),
        .I2(dout[10]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I5(dout[2]),
        .O(\bus_wide_gen.data_buf[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \bus_wide_gen.data_buf[31]_i_1__0 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(\bus_wide_gen.first_split ),
        .I2(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.data_buf[3]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I2(dout[19]),
        .I3(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I4(dout[27]),
        .O(mem_reg[3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[15] [3]),
        .I1(\bus_wide_gen.first_split ),
        .I2(dout[11]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I5(dout[3]),
        .O(\bus_wide_gen.data_buf[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.data_buf[4]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I2(dout[20]),
        .I3(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I4(dout[28]),
        .O(mem_reg[4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[15] [4]),
        .I1(\bus_wide_gen.first_split ),
        .I2(dout[12]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I5(dout[4]),
        .O(\bus_wide_gen.data_buf[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.data_buf[5]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I2(dout[21]),
        .I3(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I4(dout[29]),
        .O(mem_reg[5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[15] [5]),
        .I1(\bus_wide_gen.first_split ),
        .I2(dout[13]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I5(dout[5]),
        .O(\bus_wide_gen.data_buf[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.data_buf[6]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I2(dout[22]),
        .I3(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I4(dout[30]),
        .O(mem_reg[6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[15] [6]),
        .I1(\bus_wide_gen.first_split ),
        .I2(dout[14]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I5(dout[6]),
        .O(\bus_wide_gen.data_buf[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.data_buf[7]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I2(dout[23]),
        .I3(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I4(dout[31]),
        .O(mem_reg[7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[15] [7]),
        .I1(\bus_wide_gen.first_split ),
        .I2(dout[15]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I5(dout[7]),
        .O(\bus_wide_gen.data_buf[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.data_buf[7]_i_3 
       (.I0(\bus_wide_gen.data_buf1__0 [0]),
        .I1(\bus_wide_gen.first_split ),
        .I2(\dout_reg[0]_0 ),
        .I3(beat_valid),
        .I4(\bus_wide_gen.first_beat_reg ),
        .I5(\bus_wide_gen.data_buf1__0 [1]),
        .O(\bus_wide_gen.data_buf[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(dout[8]),
        .I2(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I3(dout[24]),
        .I4(\bus_wide_gen.data_buf[8]_i_2_n_0 ),
        .O(mem_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf_reg[15] [8]),
        .I2(dout[16]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(dout[9]),
        .I2(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I3(dout[25]),
        .I4(\bus_wide_gen.data_buf[9]_i_2_n_0 ),
        .O(mem_reg[9]));
  LUT4 #(
    .INIT(16'hF444)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf_reg[15] [9]),
        .I2(dout[17]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    \bus_wide_gen.data_valid_i_1__0 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(\bus_wide_gen.data_valid_reg ),
        .I2(ap_enable_reg_pp0_iter9),
        .I3(gmem0_RVALID),
        .I4(\bus_wide_gen.first_split ),
        .O(ap_enable_reg_pp0_iter9_reg));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'hFD5D)) 
    \bus_wide_gen.first_beat_i_1 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\dout_reg[1]_0 ),
        .I3(dout[32]),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h0000000002FE0000)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I1(\bus_wide_gen.next_split__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\bus_wide_gen.split_cnt__5 ),
        .I4(ap_rst_n),
        .I5(\dout_reg[1]_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h2A8A8888AAAA0888)) 
    \bus_wide_gen.split_cnt_buf[0]_i_2 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_2 ),
        .I2(p_15_in),
        .I3(\bus_wide_gen.data_buf1__0 [1]),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I5(\bus_wide_gen.data_buf1__0 [0]),
        .O(\bus_wide_gen.next_split__0 ));
  LUT6 #(
    .INIT(64'hC0000000AEAA0000)) 
    \bus_wide_gen.split_cnt_buf[0]_i_3 
       (.I0(\bus_wide_gen.data_buf_reg[31] ),
        .I1(\bus_wide_gen.split_cnt_buf[0]_i_6_n_0 ),
        .I2(\bus_wide_gen.data_buf1__0 [1]),
        .I3(p_15_in),
        .I4(\bus_wide_gen.ready_for_data__0 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .O(\bus_wide_gen.first_split ));
  LUT6 #(
    .INIT(64'hAAAAEAAA55555555)) 
    \bus_wide_gen.split_cnt_buf[0]_i_6 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I1(\dout_reg[0]_0 ),
        .I2(beat_valid),
        .I3(\bus_wide_gen.first_beat_reg ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1]_2 ),
        .I5(\bus_wide_gen.data_buf1__0 [0]),
        .O(\bus_wide_gen.split_cnt_buf[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000002EE20000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_2 ),
        .I1(\bus_wide_gen.split_cnt_buf ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I3(\bus_wide_gen.split_cnt__5 ),
        .I4(ap_rst_n),
        .I5(\dout_reg[1]_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\bus_wide_gen.split_cnt_buf ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I1(\bus_wide_gen.data_buf1__0 [1]),
        .I2(\bus_wide_gen.first_beat_reg ),
        .I3(beat_valid),
        .I4(\dout_reg[0]_0 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1]_2 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_4 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_2 ),
        .I1(\bus_wide_gen.data_buf1__0 [0]),
        .I2(\bus_wide_gen.first_beat_reg ),
        .I3(beat_valid),
        .I4(\dout_reg[0]_0 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .O(\bus_wide_gen.split_cnt__5 ));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[3]_i_1__0 
       (.I0(\dout_reg[1]_0 ),
        .I1(beat_valid),
        .I2(dout[32]),
        .I3(\dout_reg[0]_0 ),
        .I4(dout_vld_reg),
        .O(pop_0));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\bus_wide_gen.data_buf1__0 [0]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\bus_wide_gen.data_buf1__0 [1]),
        .R(SR));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__4
       (.I0(dout_vld_reg),
        .I1(\dout_reg[0]_0 ),
        .I2(dout[32]),
        .I3(beat_valid),
        .I4(\dout_reg[1]_0 ),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFF5555)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(full_n_reg_0),
        .I3(ARREADY_Dummy),
        .I4(full_n_reg_1),
        .I5(pop_0),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__4 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [3]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[4]_i_1__6 
       (.I0(pop_0),
        .I1(full_n_reg_1),
        .I2(ARREADY_Dummy),
        .I3(full_n_reg_0),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [4]),
        .I3(\mOutPtr_reg[4] [1]),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[0] [3]));
  LUT6 #(
    .INIT(64'h22A2A2A2A2A2A2A2)) 
    \mOutPtr[4]_i_3__2 
       (.I0(push),
        .I1(dout_vld_reg),
        .I2(\dout_reg[0]_0 ),
        .I3(dout[32]),
        .I4(beat_valid),
        .I5(\dout_reg[1]_0 ),
        .O(p_12_in));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(full_n_reg_1),
        .I1(ARREADY_Dummy),
        .I2(full_n_reg_0),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[14][0]_srl15_i_2__3 
       (.I0(\dout_reg[3]_0 [0]),
        .I1(\dout_reg[1]_1 [0]),
        .O(\bus_wide_gen.end_offset [0]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\dout_reg[3]_0 [0]),
        .I1(\dout_reg[1]_1 [0]),
        .I2(\dout_reg[1]_1 [1]),
        .I3(\dout_reg[3]_0 [1]),
        .O(\bus_wide_gen.end_offset [1]));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[3]_0 [0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[3]_0 [1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  LUT6 #(
    .INIT(64'h8888804000000804)) 
    mem_reg_i_4__0
       (.I0(\bus_wide_gen.split_cnt__5 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\dout_reg_n_0_[1] ),
        .I3(\dout_reg_n_0_[0] ),
        .I4(ready_for_outstanding_reg),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .O(\dout_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout_vld_reg),
        .I3(p_12_in),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__2 
       (.I0(Q[2]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h00AAFC00)) 
    \raddr[3]_i_1__2 
       (.I0(dout_vld_reg),
        .I1(\raddr_reg[3] ),
        .I2(Q[0]),
        .I3(pop_0),
        .I4(push),
        .O(E));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCC999)) 
    \raddr[3]_i_2__2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(dout_vld_reg),
        .I3(p_12_in),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \raddr_reg[7]_i_10 
       (.I0(\dout_reg_n_0_[1] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .O(\raddr_reg[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr_reg[7]_i_11 
       (.I0(\dout_reg_n_0_[0] ),
        .I1(\dout_reg_n_0_[1] ),
        .O(\raddr_reg[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFF5DDF500000000)) 
    \raddr_reg[7]_i_4 
       (.I0(beat_valid),
        .I1(\raddr_reg[7]_i_6_n_0 ),
        .I2(\raddr_reg[7]_i_7_n_0 ),
        .I3(\bus_wide_gen.split_cnt__5 ),
        .I4(\raddr_reg[7]_i_8_n_0 ),
        .I5(\raddr_reg_reg[7] ),
        .O(pop));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \raddr_reg[7]_i_6 
       (.I0(beat_valid),
        .I1(dout[32]),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg_n_0_[0] ),
        .I4(\dout_reg_n_0_[1] ),
        .I5(\raddr_reg[7]_i_4_0 ),
        .O(\raddr_reg[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \raddr_reg[7]_i_7 
       (.I0(beat_valid),
        .I1(dout[32]),
        .I2(\dout_reg[0]_0 ),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\dout_reg_n_0_[0] ),
        .I5(\raddr_reg[7]_i_10_n_0 ),
        .O(\raddr_reg[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAA00000000)) 
    \raddr_reg[7]_i_8 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\raddr_reg[7]_i_11_n_0 ),
        .I2(\dout_reg[0]_0 ),
        .I3(dout[32]),
        .I4(beat_valid),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .O(\raddr_reg[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ready_for_outstanding_i_1
       (.I0(\dout_reg[1]_0 ),
        .I1(dout[33]),
        .O(ready_for_outstanding));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_srl" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_srl__parameterized4
   (ap_rst_n_0,
    ap_rst_n_1,
    E,
    dout_vld_reg,
    empty_n_reg,
    WVALID_Dummy_reg,
    full_n_reg,
    ap_rst_n,
    full_n_reg_0,
    ost_ctrl_valid,
    \mOutPtr_reg[4] ,
    dout_vld_reg_0,
    \dout_reg[3]_0 ,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    WLAST_Dummy_reg_1,
    AWREADY_Dummy_0,
    AWVALID_Dummy,
    ost_ctrl_ready,
    \mOutPtr_reg[4]_0 ,
    push,
    in,
    \dout_reg[3]_1 ,
    ap_clk,
    SR);
  output [0:0]ap_rst_n_0;
  output ap_rst_n_1;
  output [0:0]E;
  output [0:0]dout_vld_reg;
  output empty_n_reg;
  output WVALID_Dummy_reg;
  output [0:0]full_n_reg;
  input ap_rst_n;
  input full_n_reg_0;
  input ost_ctrl_valid;
  input \mOutPtr_reg[4] ;
  input dout_vld_reg_0;
  input \dout_reg[3]_0 ;
  input [7:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input WLAST_Dummy_reg_1;
  input AWREADY_Dummy_0;
  input AWVALID_Dummy;
  input ost_ctrl_ready;
  input \mOutPtr_reg[4]_0 ;
  input push;
  input [3:0]in;
  input [3:0]\dout_reg[3]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire ap_rst_n_1;
  wire \dout[3]_i_3_n_0 ;
  wire \dout[3]_i_4_n_0 ;
  wire \dout_reg[3]_0 ;
  wire [3:0]\dout_reg[3]_1 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[3] ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire [3:0]in;
  wire \mOutPtr_reg[4] ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire next_burst;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(next_burst),
        .I1(WLAST_Dummy_reg),
        .I2(WLAST_Dummy_reg_0),
        .I3(WLAST_Dummy_reg_1),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1 
       (.I0(next_burst),
        .I1(dout_vld_reg_0),
        .I2(\dout_reg[3]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h00010000)) 
    \dout[3]_i_2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\dout[3]_i_3_n_0 ),
        .I3(\dout[3]_i_4_n_0 ),
        .I4(dout_vld_reg),
        .O(next_burst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_3 
       (.I0(\dout_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\dout_reg_n_0_[3] ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\dout[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dout[3]_i_4 
       (.I0(Q[1]),
        .I1(\dout_reg_n_0_[1] ),
        .I2(Q[2]),
        .I3(\dout_reg_n_0_[2] ),
        .O(\dout[3]_i_4_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[3] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__7
       (.I0(\dout_reg[3]_0 ),
        .I1(dout_vld_reg_0),
        .I2(next_burst),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .I2(ost_ctrl_valid),
        .I3(\mOutPtr_reg[4] ),
        .I4(E),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'h8808)) 
    \len_cnt[7]_i_2 
       (.I0(dout_vld_reg_0),
        .I1(WVALID_Dummy),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h6A66AAAAAAAAAAAA)) 
    \mOutPtr[4]_i_1__5 
       (.I0(E),
        .I1(\mOutPtr_reg[4] ),
        .I2(AWREADY_Dummy_0),
        .I3(AWVALID_Dummy),
        .I4(ost_ctrl_ready),
        .I5(\mOutPtr_reg[4]_0 ),
        .O(full_n_reg));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[3]_1 [0]),
        .A1(\dout_reg[3]_1 [1]),
        .A2(\dout_reg[3]_1 [2]),
        .A3(\dout_reg[3]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[3]_1 [0]),
        .A1(\dout_reg[3]_1 [1]),
        .A2(\dout_reg[3]_1 [2]),
        .A3(\dout_reg[3]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[3]_1 [0]),
        .A1(\dout_reg[3]_1 [1]),
        .A2(\dout_reg[3]_1 [2]),
        .A3(\dout_reg[3]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[3]_1 [0]),
        .A1(\dout_reg[3]_1 [1]),
        .A2(\dout_reg[3]_1 [2]),
        .A3(\dout_reg[3]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_srl" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_srl__parameterized5
   (\last_cnt_reg[4] ,
    \dout_reg[67]_0 ,
    \dout_reg[67]_1 ,
    rs_req_ready,
    req_en__0,
    \dout_reg[67]_2 ,
    Q,
    \dout_reg[2]_0 ,
    AWVALID_Dummy,
    in,
    \dout_reg[67]_3 ,
    ap_clk,
    SR);
  output \last_cnt_reg[4] ;
  output [65:0]\dout_reg[67]_0 ;
  input \dout_reg[67]_1 ;
  input rs_req_ready;
  input req_en__0;
  input \dout_reg[67]_2 ;
  input [3:0]Q;
  input \dout_reg[2]_0 ;
  input AWVALID_Dummy;
  input [65:0]in;
  input [3:0]\dout_reg[67]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire AWVALID_Dummy;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[2]_0 ;
  wire [65:0]\dout_reg[67]_0 ;
  wire \dout_reg[67]_1 ;
  wire \dout_reg[67]_2 ;
  wire [3:0]\dout_reg[67]_3 ;
  wire [65:0]in;
  wire \last_cnt_reg[4] ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][37]_srl15_n_0 ;
  wire \mem_reg[14][38]_srl15_n_0 ;
  wire \mem_reg[14][39]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][40]_srl15_n_0 ;
  wire \mem_reg[14][41]_srl15_n_0 ;
  wire \mem_reg[14][42]_srl15_n_0 ;
  wire \mem_reg[14][43]_srl15_n_0 ;
  wire \mem_reg[14][44]_srl15_n_0 ;
  wire \mem_reg[14][45]_srl15_n_0 ;
  wire \mem_reg[14][46]_srl15_n_0 ;
  wire \mem_reg[14][47]_srl15_n_0 ;
  wire \mem_reg[14][48]_srl15_n_0 ;
  wire \mem_reg[14][49]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][50]_srl15_n_0 ;
  wire \mem_reg[14][51]_srl15_n_0 ;
  wire \mem_reg[14][52]_srl15_n_0 ;
  wire \mem_reg[14][53]_srl15_n_0 ;
  wire \mem_reg[14][54]_srl15_n_0 ;
  wire \mem_reg[14][55]_srl15_n_0 ;
  wire \mem_reg[14][56]_srl15_n_0 ;
  wire \mem_reg[14][57]_srl15_n_0 ;
  wire \mem_reg[14][58]_srl15_n_0 ;
  wire \mem_reg[14][59]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][60]_srl15_n_0 ;
  wire \mem_reg[14][61]_srl15_n_0 ;
  wire \mem_reg[14][62]_srl15_n_0 ;
  wire \mem_reg[14][63]_srl15_n_0 ;
  wire \mem_reg[14][64]_srl15_n_0 ;
  wire \mem_reg[14][65]_srl15_n_0 ;
  wire \mem_reg[14][66]_srl15_n_0 ;
  wire \mem_reg[14][67]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire rs_req_ready;

  LUT4 #(
    .INIT(16'hD500)) 
    \dout[67]_i_1 
       (.I0(\dout_reg[67]_1 ),
        .I1(rs_req_ready),
        .I2(req_en__0),
        .I3(\dout_reg[67]_2 ),
        .O(pop));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dout[67]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\last_cnt_reg[4] ));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [33]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [34]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [35]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [36]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [37]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [1]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [38]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [39]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [40]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [41]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [42]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [43]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [44]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [45]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [46]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [47]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [2]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [48]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [49]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [50]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [51]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [52]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [53]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [54]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [55]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [56]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [57]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [3]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [58]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [59]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [60]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [62]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [63]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [64]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [65]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [7]),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][2]_srl15_i_1__0 
       (.I0(\dout_reg[2]_0 ),
        .I1(AWVALID_Dummy),
        .O(push));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[14][64]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[14][65]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[14][66]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[14][67]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[67]_3 [0]),
        .A1(\dout_reg[67]_3 [1]),
        .A2(\dout_reg[67]_3 [2]),
        .A3(\dout_reg[67]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_srl" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_srl__parameterized6
   (s_ready_t_reg,
    dout_vld_reg,
    Q,
    D,
    req_en__0,
    E,
    pop,
    \last_cnt_reg[0] ,
    rs_req_ready,
    flying_req_reg,
    fifo_valid,
    flying_req_reg_0,
    \last_cnt_reg[4] ,
    req_fifo_valid,
    \dout_reg[67] ,
    m_axi_gmem0_WREADY,
    \last_cnt_reg[4]_0 ,
    \last_cnt_reg[4]_1 ,
    in,
    \dout_reg[0]_0 ,
    \dout_reg[36]_0 ,
    ap_clk,
    SR);
  output s_ready_t_reg;
  output dout_vld_reg;
  output [36:0]Q;
  output [3:0]D;
  output req_en__0;
  output [0:0]E;
  output pop;
  output \last_cnt_reg[0] ;
  input rs_req_ready;
  input flying_req_reg;
  input fifo_valid;
  input flying_req_reg_0;
  input [4:0]\last_cnt_reg[4] ;
  input req_fifo_valid;
  input \dout_reg[67] ;
  input m_axi_gmem0_WREADY;
  input \last_cnt_reg[4]_0 ;
  input \last_cnt_reg[4]_1 ;
  input [36:0]in;
  input \dout_reg[0]_0 ;
  input [3:0]\dout_reg[36]_0 ;
  input ap_clk;
  input [0:0]SR;

  wire [3:0]D;
  wire [0:0]E;
  wire [36:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire [3:0]\dout_reg[36]_0 ;
  wire \dout_reg[67] ;
  wire dout_vld_reg;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire [36:0]in;
  wire \last_cnt[4]_i_4_n_0 ;
  wire \last_cnt_reg[0] ;
  wire [4:0]\last_cnt_reg[4] ;
  wire \last_cnt_reg[4]_0 ;
  wire \last_cnt_reg[4]_1 ;
  wire m_axi_gmem0_WREADY;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_reg;

  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[31]_i_1 
       (.I0(\last_cnt_reg[0] ),
        .I1(m_axi_gmem0_WREADY),
        .I2(fifo_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  LUT6 #(
    .INIT(64'hC0000000EEEEEEEE)) 
    \dout[67]_i_2 
       (.I0(\last_cnt_reg[4] [0]),
        .I1(\dout_reg[67] ),
        .I2(m_axi_gmem0_WREADY),
        .I3(fifo_valid),
        .I4(Q[36]),
        .I5(flying_req_reg_0),
        .O(req_en__0));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(Q[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h2FFFFFFF22222222)) 
    flying_req_i_1
       (.I0(rs_req_ready),
        .I1(dout_vld_reg),
        .I2(flying_req_reg),
        .I3(Q[36]),
        .I4(fifo_valid),
        .I5(flying_req_reg_0),
        .O(s_ready_t_reg));
  LUT3 #(
    .INIT(8'h96)) 
    \last_cnt[1]_i_1 
       (.I0(\last_cnt_reg[4] [1]),
        .I1(\last_cnt_reg[4] [0]),
        .I2(\last_cnt[4]_i_4_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hA69A)) 
    \last_cnt[2]_i_1 
       (.I0(\last_cnt_reg[4] [2]),
        .I1(\last_cnt_reg[4] [1]),
        .I2(\last_cnt[4]_i_4_n_0 ),
        .I3(\last_cnt_reg[4] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \last_cnt[3]_i_1 
       (.I0(\last_cnt_reg[4] [2]),
        .I1(\last_cnt_reg[4] [1]),
        .I2(\last_cnt_reg[4] [0]),
        .I3(\last_cnt[4]_i_4_n_0 ),
        .I4(\last_cnt_reg[4] [3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h7F80808080808080)) 
    \last_cnt[4]_i_1 
       (.I0(\last_cnt_reg[4]_0 ),
        .I1(\last_cnt_reg[4]_1 ),
        .I2(in[36]),
        .I3(fifo_valid),
        .I4(Q[36]),
        .I5(flying_req_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hFF7FFEFF00800100)) 
    \last_cnt[4]_i_2 
       (.I0(\last_cnt_reg[4] [2]),
        .I1(\last_cnt_reg[4] [1]),
        .I2(\last_cnt_reg[4] [0]),
        .I3(\last_cnt[4]_i_4_n_0 ),
        .I4(\last_cnt_reg[4] [3]),
        .I5(\last_cnt_reg[4] [4]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h80FFFFFFFFFFFFFF)) 
    \last_cnt[4]_i_4 
       (.I0(flying_req_reg),
        .I1(Q[36]),
        .I2(fifo_valid),
        .I3(in[36]),
        .I4(\last_cnt_reg[4]_1 ),
        .I5(\last_cnt_reg[4]_0 ),
        .O(\last_cnt[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCCC8)) 
    m_axi_gmem0_WVALID_INST_0_i_1
       (.I0(\last_cnt_reg[4] [0]),
        .I1(flying_req_reg_0),
        .I2(\last_cnt_reg[4] [4]),
        .I3(\last_cnt_reg[4] [3]),
        .I4(\last_cnt_reg[4] [2]),
        .I5(\last_cnt_reg[4] [1]),
        .O(\last_cnt_reg[0] ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__4 
       (.I0(\last_cnt_reg[4]_0 ),
        .I1(\last_cnt_reg[4]_1 ),
        .O(push));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \state[0]_i_2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .O(dout_vld_reg));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_store" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_store
   (wrsp_type,
    WSTRB_Dummy,
    \bus_wide_gen.offset_full_n ,
    gmem0_AWREADY,
    wdata_valid,
    ursp_ready,
    tmp_valid,
    WVALID_Dummy,
    push,
    icmp_ln25_1_reg_2750,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0_reg,
    dout_vld_reg,
    ap_enable_reg_pp0_iter15_reg,
    D,
    ap_enable_reg_pp0_iter0_reg_0,
    E,
    ap_block_pp0_stage0_subdone,
    full_n_reg,
    \icmp_ln25_2_reg_279_pp0_iter15_reg_reg[0]__0 ,
    \i_fu_80_reg[30] ,
    \bus_wide_gen.last_pad__0 ,
    \icmp_ln25_2_reg_279_reg[0] ,
    \icmp_ln25_2_reg_279_reg[0]_0 ,
    \icmp_ln25_1_reg_275_reg[0] ,
    \tmp_len_reg[31]_0 ,
    \tmp_addr_reg[63]_0 ,
    \bus_wide_gen.ready_for_data__0 ,
    push_0,
    tmp_valid_reg_0,
    p_4_in,
    WDATA_Dummy,
    ap_clk,
    SR,
    \bus_wide_gen.first_pad ,
    first_iter_0_reg_145,
    \first_iter_0_reg_145_reg[0] ,
    gmem1_ARREADY,
    icmp_ln25_1_reg_275,
    ap_start,
    Q,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    ap_enable_reg_pp0_iter15,
    dout_vld_reg_0,
    dout_vld_reg_1,
    ap_enable_reg_pp0_iter9,
    gmem0_RVALID,
    icmp_ln25_2_reg_279_pp0_iter15_reg,
    ap_enable_reg_pp0_iter11,
    gmem1_RVALID,
    vSize,
    \i_fu_80_reg[30]_0 ,
    \bus_wide_gen.ready_for_data__0_1 ,
    icmp_ln25_2_reg_279,
    icmp_ln25_2_reg_279_pp0_iter1_reg,
    AWREADY_Dummy,
    burst_valid,
    WREADY_Dummy,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_gen[2].strb_buf_reg[2]_0 ,
    last_resp,
    \mOutPtr_reg[3] ,
    gmem0_ARREADY,
    need_wrsp,
    in,
    mem_reg);
  output wrsp_type;
  output [3:0]WSTRB_Dummy;
  output \bus_wide_gen.offset_full_n ;
  output gmem0_AWREADY;
  output wdata_valid;
  output ursp_ready;
  output tmp_valid;
  output WVALID_Dummy;
  output push;
  output icmp_ln25_1_reg_2750;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter0_reg;
  output dout_vld_reg;
  output ap_enable_reg_pp0_iter15_reg;
  output [1:0]D;
  output ap_enable_reg_pp0_iter0_reg_0;
  output [0:0]E;
  output ap_block_pp0_stage0_subdone;
  output full_n_reg;
  output \icmp_ln25_2_reg_279_pp0_iter15_reg_reg[0]__0 ;
  output [29:0]\i_fu_80_reg[30] ;
  output \bus_wide_gen.last_pad__0 ;
  output \icmp_ln25_2_reg_279_reg[0] ;
  output \icmp_ln25_2_reg_279_reg[0]_0 ;
  output \icmp_ln25_1_reg_275_reg[0] ;
  output [31:0]\tmp_len_reg[31]_0 ;
  output [63:0]\tmp_addr_reg[63]_0 ;
  output \bus_wide_gen.ready_for_data__0 ;
  output push_0;
  output [0:0]tmp_valid_reg_0;
  output p_4_in;
  output [31:0]WDATA_Dummy;
  input ap_clk;
  input [0:0]SR;
  input \bus_wide_gen.first_pad ;
  input first_iter_0_reg_145;
  input \first_iter_0_reg_145_reg[0] ;
  input gmem1_ARREADY;
  input icmp_ln25_1_reg_275;
  input ap_start;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter15;
  input dout_vld_reg_0;
  input dout_vld_reg_1;
  input ap_enable_reg_pp0_iter9;
  input gmem0_RVALID;
  input icmp_ln25_2_reg_279_pp0_iter15_reg;
  input ap_enable_reg_pp0_iter11;
  input gmem1_RVALID;
  input [31:0]vSize;
  input [30:0]\i_fu_80_reg[30]_0 ;
  input \bus_wide_gen.ready_for_data__0_1 ;
  input icmp_ln25_2_reg_279;
  input icmp_ln25_2_reg_279_pp0_iter1_reg;
  input AWREADY_Dummy;
  input burst_valid;
  input WREADY_Dummy;
  input \bus_wide_gen.data_valid_reg_0 ;
  input \bus_wide_gen.data_gen[2].strb_buf_reg[2]_0 ;
  input last_resp;
  input [0:0]\mOutPtr_reg[3] ;
  input gmem0_ARREADY;
  input need_wrsp;
  input [94:0]in;
  input [7:0]mem_reg;

  wire AWREADY_Dummy;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [31:0]WDATA_Dummy;
  wire WREADY_Dummy;
  wire [3:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter15_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire ap_start;
  wire buff_wdata_n_10;
  wire buff_wdata_n_11;
  wire buff_wdata_n_12;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_2;
  wire buff_wdata_n_7;
  wire buff_wdata_n_8;
  wire buff_wdata_n_9;
  wire burst_valid;
  wire \bus_wide_gen.data_buf028_out ;
  wire \bus_wide_gen.data_buf036_out ;
  wire \bus_wide_gen.data_buf044_out ;
  wire \bus_wide_gen.data_buf051_out ;
  wire \bus_wide_gen.data_gen[2].strb_buf_reg[2]_0 ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.first_pad17_in ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire \bus_wide_gen.last_beat0 ;
  wire \bus_wide_gen.last_beat0_carry__0_n_0 ;
  wire \bus_wide_gen.last_beat0_carry__0_n_1 ;
  wire \bus_wide_gen.last_beat0_carry__0_n_2 ;
  wire \bus_wide_gen.last_beat0_carry__0_n_3 ;
  wire \bus_wide_gen.last_beat0_carry__1_n_3 ;
  wire \bus_wide_gen.last_beat0_carry_n_0 ;
  wire \bus_wide_gen.last_beat0_carry_n_1 ;
  wire \bus_wide_gen.last_beat0_carry_n_2 ;
  wire \bus_wide_gen.last_beat0_carry_n_3 ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.len_cnt[0]_i_5_n_0 ;
  wire [29:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_1 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[28]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[28]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[28]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_7 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[2] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[3] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.ready_for_data__0_1 ;
  wire \bus_wide_gen.wreq_offset_n_12 ;
  wire \bus_wide_gen.wreq_offset_n_13 ;
  wire \bus_wide_gen.wreq_offset_n_14 ;
  wire \bus_wide_gen.wreq_offset_n_15 ;
  wire \bus_wide_gen.wreq_offset_n_16 ;
  wire \bus_wide_gen.wreq_offset_n_17 ;
  wire \bus_wide_gen.wreq_offset_n_18 ;
  wire \bus_wide_gen.wreq_offset_n_19 ;
  wire \bus_wide_gen.wreq_offset_n_2 ;
  wire \bus_wide_gen.wreq_offset_n_20 ;
  wire \bus_wide_gen.wreq_offset_n_21 ;
  wire \bus_wide_gen.wreq_offset_n_22 ;
  wire \bus_wide_gen.wreq_offset_n_26 ;
  wire \bus_wide_gen.wreq_offset_n_27 ;
  wire \bus_wide_gen.wreq_offset_n_4 ;
  wire \bus_wide_gen.wreq_offset_n_6 ;
  wire \bus_wide_gen.wreq_offset_n_7 ;
  wire \bus_wide_gen.wreq_offset_n_8 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_109;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_112;
  wire fifo_wreq_n_113;
  wire fifo_wreq_n_114;
  wire fifo_wreq_n_115;
  wire fifo_wreq_n_116;
  wire fifo_wreq_n_117;
  wire fifo_wreq_n_118;
  wire fifo_wreq_n_119;
  wire fifo_wreq_n_120;
  wire fifo_wreq_n_121;
  wire fifo_wreq_n_122;
  wire fifo_wreq_n_123;
  wire fifo_wreq_n_124;
  wire fifo_wreq_n_125;
  wire fifo_wreq_n_126;
  wire fifo_wreq_n_127;
  wire fifo_wreq_n_128;
  wire fifo_wreq_n_129;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire first_iter_0_reg_145;
  wire \first_iter_0_reg_145_reg[0] ;
  wire full_n_reg;
  wire gmem0_ARREADY;
  wire gmem0_AWREADY;
  wire gmem0_RVALID;
  wire gmem0_WREADY;
  wire gmem1_ARREADY;
  wire gmem1_RVALID;
  wire [29:0]\i_fu_80_reg[30] ;
  wire [30:0]\i_fu_80_reg[30]_0 ;
  wire icmp_ln25_1_reg_275;
  wire icmp_ln25_1_reg_2750;
  wire \icmp_ln25_1_reg_275_reg[0] ;
  wire icmp_ln25_2_reg_279;
  wire icmp_ln25_2_reg_279_pp0_iter15_reg;
  wire \icmp_ln25_2_reg_279_pp0_iter15_reg_reg[0]__0 ;
  wire icmp_ln25_2_reg_279_pp0_iter1_reg;
  wire \icmp_ln25_2_reg_279_reg[0] ;
  wire \icmp_ln25_2_reg_279_reg[0]_0 ;
  wire [94:0]in;
  wire last_resp;
  wire [0:0]\mOutPtr_reg[3] ;
  wire [7:0]mem_reg;
  wire \mem_reg[14][0]_srl15_i_3__0_n_0 ;
  wire \mem_reg[14][0]_srl15_i_4__0_n_0 ;
  wire need_wrsp;
  wire next_wreq;
  wire p_0_in35_in;
  wire p_0_in43_in;
  wire p_4_in;
  wire p_54_in;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;
  wire [63:0]\tmp_addr_reg[63]_0 ;
  wire [31:0]tmp_len0;
  wire tmp_len0_carry__0_n_0;
  wire tmp_len0_carry__0_n_1;
  wire tmp_len0_carry__0_n_2;
  wire tmp_len0_carry__0_n_3;
  wire tmp_len0_carry__1_n_0;
  wire tmp_len0_carry__1_n_1;
  wire tmp_len0_carry__1_n_2;
  wire tmp_len0_carry__1_n_3;
  wire tmp_len0_carry__2_n_0;
  wire tmp_len0_carry__2_n_1;
  wire tmp_len0_carry__2_n_2;
  wire tmp_len0_carry__2_n_3;
  wire tmp_len0_carry__3_n_0;
  wire tmp_len0_carry__3_n_1;
  wire tmp_len0_carry__3_n_2;
  wire tmp_len0_carry__3_n_3;
  wire tmp_len0_carry__4_n_0;
  wire tmp_len0_carry__4_n_1;
  wire tmp_len0_carry__4_n_2;
  wire tmp_len0_carry__4_n_3;
  wire tmp_len0_carry__5_n_0;
  wire tmp_len0_carry__5_n_1;
  wire tmp_len0_carry__5_n_2;
  wire tmp_len0_carry__5_n_3;
  wire tmp_len0_carry__6_n_2;
  wire tmp_len0_carry__6_n_3;
  wire tmp_len0_carry_n_0;
  wire tmp_len0_carry_n_1;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire [31:0]\tmp_len_reg[31]_0 ;
  wire tmp_valid;
  wire [0:0]tmp_valid_reg_0;
  wire tmp_wstrb;
  wire ursp_ready;
  wire [31:0]vSize;
  wire valid_length;
  wire wdata_valid;
  wire [30:0]wreq_len;
  wire wreq_valid;
  wire wrsp_read__0;
  wire wrsp_ready;
  wire wrsp_type;
  wire wrsp_valid;
  wire [3:0]\NLW_bus_wide_gen.last_beat0_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_bus_wide_gen.last_beat0_carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_bus_wide_gen.last_beat0_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_bus_wide_gen.last_beat0_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_bus_wide_gen.len_cnt_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_bus_wide_gen.len_cnt_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_tmp_len0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_len0_carry__6_O_UNCONNECTED;

  bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized1 buff_wdata
       (.E(\bus_wide_gen.data_buf028_out ),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter16_reg(buff_wdata_n_2),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_gen[3].strb_buf_reg[3] (\bus_wide_gen.wreq_offset_n_4 ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.first_pad_reg_0 (WVALID_Dummy),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.ready_for_data__0_1 (\bus_wide_gen.ready_for_data__0_1 ),
        .dout({tmp_wstrb,buff_wdata_n_7,buff_wdata_n_8,buff_wdata_n_9,buff_wdata_n_10,buff_wdata_n_11,buff_wdata_n_12,buff_wdata_n_13,buff_wdata_n_14}),
        .dout_vld_reg_0(wdata_valid),
        .dout_vld_reg_1(\bus_wide_gen.first_pad17_in ),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(dout_vld_reg),
        .gmem0_WREADY(gmem0_WREADY),
        .gmem1_RVALID(gmem1_RVALID),
        .icmp_ln25_2_reg_279_pp0_iter15_reg(icmp_ln25_2_reg_279_pp0_iter15_reg),
        .mem_reg(mem_reg),
        .mem_reg_i_3__1(dout_vld_reg_0),
        .we(push_1));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_14),
        .Q(WDATA_Dummy[0]),
        .R(\bus_wide_gen.wreq_offset_n_7 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_13),
        .Q(WDATA_Dummy[1]),
        .R(\bus_wide_gen.wreq_offset_n_7 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_12),
        .Q(WDATA_Dummy[2]),
        .R(\bus_wide_gen.wreq_offset_n_7 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_11),
        .Q(WDATA_Dummy[3]),
        .R(\bus_wide_gen.wreq_offset_n_7 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_10),
        .Q(WDATA_Dummy[4]),
        .R(\bus_wide_gen.wreq_offset_n_7 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_9),
        .Q(WDATA_Dummy[5]),
        .R(\bus_wide_gen.wreq_offset_n_7 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_8),
        .Q(WDATA_Dummy[6]),
        .R(\bus_wide_gen.wreq_offset_n_7 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_7),
        .Q(WDATA_Dummy[7]),
        .R(\bus_wide_gen.wreq_offset_n_7 ));
  FDRE \bus_wide_gen.data_gen[0].strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(tmp_wstrb),
        .Q(WSTRB_Dummy[0]),
        .R(\bus_wide_gen.wreq_offset_n_7 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_12),
        .Q(WDATA_Dummy[10]),
        .R(\bus_wide_gen.wreq_offset_n_8 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_11),
        .Q(WDATA_Dummy[11]),
        .R(\bus_wide_gen.wreq_offset_n_8 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_10),
        .Q(WDATA_Dummy[12]),
        .R(\bus_wide_gen.wreq_offset_n_8 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_9),
        .Q(WDATA_Dummy[13]),
        .R(\bus_wide_gen.wreq_offset_n_8 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_8),
        .Q(WDATA_Dummy[14]),
        .R(\bus_wide_gen.wreq_offset_n_8 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_7),
        .Q(WDATA_Dummy[15]),
        .R(\bus_wide_gen.wreq_offset_n_8 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_14),
        .Q(WDATA_Dummy[8]),
        .R(\bus_wide_gen.wreq_offset_n_8 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_13),
        .Q(WDATA_Dummy[9]),
        .R(\bus_wide_gen.wreq_offset_n_8 ));
  FDRE \bus_wide_gen.data_gen[1].strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(tmp_wstrb),
        .Q(WSTRB_Dummy[1]),
        .R(\bus_wide_gen.wreq_offset_n_8 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_14),
        .Q(WDATA_Dummy[16]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_13),
        .Q(WDATA_Dummy[17]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_12),
        .Q(WDATA_Dummy[18]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_11),
        .Q(WDATA_Dummy[19]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_10),
        .Q(WDATA_Dummy[20]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_9),
        .Q(WDATA_Dummy[21]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_8),
        .Q(WDATA_Dummy[22]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_7),
        .Q(WDATA_Dummy[23]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[2].strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(tmp_wstrb),
        .Q(WSTRB_Dummy[2]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_14),
        .Q(WDATA_Dummy[24]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_13),
        .Q(WDATA_Dummy[25]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_12),
        .Q(WDATA_Dummy[26]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_11),
        .Q(WDATA_Dummy[27]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_10),
        .Q(WDATA_Dummy[28]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_9),
        .Q(WDATA_Dummy[29]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_8),
        .Q(WDATA_Dummy[30]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_7),
        .Q(WDATA_Dummy[31]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(tmp_wstrb),
        .Q(WSTRB_Dummy[3]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.wreq_offset_n_27 ),
        .Q(WVALID_Dummy),
        .R(SR));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad17_in ),
        .D(\bus_wide_gen.first_pad ),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(SR));
  CARRY4 \bus_wide_gen.last_beat0_carry 
       (.CI(1'b0),
        .CO({\bus_wide_gen.last_beat0_carry_n_0 ,\bus_wide_gen.last_beat0_carry_n_1 ,\bus_wide_gen.last_beat0_carry_n_2 ,\bus_wide_gen.last_beat0_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bus_wide_gen.last_beat0_carry_O_UNCONNECTED [3:0]),
        .S({\bus_wide_gen.wreq_offset_n_13 ,\bus_wide_gen.wreq_offset_n_14 ,\bus_wide_gen.wreq_offset_n_15 ,\bus_wide_gen.wreq_offset_n_16 }));
  CARRY4 \bus_wide_gen.last_beat0_carry__0 
       (.CI(\bus_wide_gen.last_beat0_carry_n_0 ),
        .CO({\bus_wide_gen.last_beat0_carry__0_n_0 ,\bus_wide_gen.last_beat0_carry__0_n_1 ,\bus_wide_gen.last_beat0_carry__0_n_2 ,\bus_wide_gen.last_beat0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bus_wide_gen.last_beat0_carry__0_O_UNCONNECTED [3:0]),
        .S({\bus_wide_gen.wreq_offset_n_17 ,\bus_wide_gen.wreq_offset_n_18 ,\bus_wide_gen.wreq_offset_n_19 ,\bus_wide_gen.wreq_offset_n_20 }));
  CARRY4 \bus_wide_gen.last_beat0_carry__1 
       (.CI(\bus_wide_gen.last_beat0_carry__0_n_0 ),
        .CO({\NLW_bus_wide_gen.last_beat0_carry__1_CO_UNCONNECTED [3:2],\bus_wide_gen.last_beat0 ,\bus_wide_gen.last_beat0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bus_wide_gen.last_beat0_carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\bus_wide_gen.wreq_offset_n_21 ,\bus_wide_gen.wreq_offset_n_22 }));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(\bus_wide_gen.len_cnt[0]_i_5_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\bus_wide_gen.len_cnt_reg[0]_i_3_n_0 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_1 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_2 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\bus_wide_gen.len_cnt_reg[0]_i_3_n_4 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_5 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_6 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_7 }),
        .S({\bus_wide_gen.len_cnt_reg [3:1],\bus_wide_gen.len_cnt[0]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_reg[10] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_reg [10]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[11] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_reg [11]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[12] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[12]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [12]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[12]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[8]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_reg[12]_i_1_n_0 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_1 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[12]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_7 }),
        .S(\bus_wide_gen.len_cnt_reg [15:12]));
  FDRE \bus_wide_gen.len_cnt_reg[13] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[12]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [13]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[14] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[12]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_reg [14]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[15] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[12]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_reg [15]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[16] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [16]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[16]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[12]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_reg[16]_i_1_n_0 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_1 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[16]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_7 }),
        .S(\bus_wide_gen.len_cnt_reg [19:16]));
  FDRE \bus_wide_gen.len_cnt_reg[17] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [17]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[18] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_reg [18]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[19] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_reg [19]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[20] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[20]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [20]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[20]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[16]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_reg[20]_i_1_n_0 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_1 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[20]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_7 }),
        .S(\bus_wide_gen.len_cnt_reg [23:20]));
  FDRE \bus_wide_gen.len_cnt_reg[21] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[20]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [21]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[22] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[20]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_reg [22]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[23] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[20]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_reg [23]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[24] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [24]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[24]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[20]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_reg[24]_i_1_n_0 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_1 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[24]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_7 }),
        .S(\bus_wide_gen.len_cnt_reg [27:24]));
  FDRE \bus_wide_gen.len_cnt_reg[25] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [25]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[26] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_reg [26]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[27] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_reg [27]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[28] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[28]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [28]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[28]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_bus_wide_gen.len_cnt_reg[28]_i_1_CO_UNCONNECTED [3:1],\bus_wide_gen.len_cnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bus_wide_gen.len_cnt_reg[28]_i_1_O_UNCONNECTED [3:2],\bus_wide_gen.len_cnt_reg[28]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[28]_i_1_n_7 }),
        .S({1'b0,1'b0,\bus_wide_gen.len_cnt_reg [29:28]}));
  FDRE \bus_wide_gen.len_cnt_reg[29] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[28]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [29]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_5 ),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_4 ),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[4]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[4]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[0]_i_3_n_0 ),
        .CO({\bus_wide_gen.len_cnt_reg[4]_i_1_n_0 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_1 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[4]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_7 }),
        .S(\bus_wide_gen.len_cnt_reg [7:4]));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[4]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[4]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[4]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[8] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [8]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[8]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[4]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_reg[8]_i_1_n_0 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_1 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[8]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_7 }),
        .S(\bus_wide_gen.len_cnt_reg [11:8]));
  FDRE \bus_wide_gen.len_cnt_reg[9] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [9]),
        .R(\bus_wide_gen.wreq_offset_n_2 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad17_in ),
        .D(\bus_wide_gen.wreq_offset_n_26 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad17_in ),
        .D(p_0_in43_in),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad17_in ),
        .D(p_0_in35_in),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ),
        .R(SR));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo \bus_wide_gen.wreq_offset 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .CO(\bus_wide_gen.last_beat0 ),
        .D({p_0_in35_in,p_0_in43_in,\bus_wide_gen.wreq_offset_n_26 }),
        .E(\bus_wide_gen.data_buf051_out ),
        .Q(\tmp_len_reg[31]_0 ),
        .S({\mem_reg[14][0]_srl15_i_3__0_n_0 ,\mem_reg[14][0]_srl15_i_4__0_n_0 }),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (wdata_valid),
        .\bus_wide_gen.data_gen[2].strb_buf_reg[2] (\bus_wide_gen.data_gen[2].strb_buf_reg[2]_0 ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.data_valid_reg_0 (WVALID_Dummy),
        .\bus_wide_gen.len_cnt_reg (\bus_wide_gen.len_cnt_reg ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.data_buf044_out ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.pad_oh_reg_reg[2] (\bus_wide_gen.data_buf036_out ),
        .\bus_wide_gen.ready_for_data__0_1 (\bus_wide_gen.ready_for_data__0_1 ),
        .\dout_reg[0] ({\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ,\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ,\bus_wide_gen.pad_oh_reg_reg_n_0_[1] }),
        .\dout_reg[10] ({\bus_wide_gen.wreq_offset_n_13 ,\bus_wide_gen.wreq_offset_n_14 ,\bus_wide_gen.wreq_offset_n_15 ,\bus_wide_gen.wreq_offset_n_16 }),
        .\dout_reg[21] ({\bus_wide_gen.wreq_offset_n_17 ,\bus_wide_gen.wreq_offset_n_18 ,\bus_wide_gen.wreq_offset_n_19 ,\bus_wide_gen.wreq_offset_n_20 }),
        .\dout_reg[27] ({\bus_wide_gen.wreq_offset_n_21 ,\bus_wide_gen.wreq_offset_n_22 }),
        .\dout_reg[30] (\bus_wide_gen.wreq_offset_n_12 ),
        .\dout_reg[31] (\bus_wide_gen.last_pad__0 ),
        .\dout_reg[32] (\bus_wide_gen.wreq_offset_n_7 ),
        .\dout_reg[33] (\bus_wide_gen.wreq_offset_n_4 ),
        .\dout_reg[33]_0 (\bus_wide_gen.wreq_offset_n_6 ),
        .\dout_reg[33]_1 (\tmp_addr_reg[63]_0 [1:0]),
        .dout_vld_reg_0(\bus_wide_gen.wreq_offset_n_2 ),
        .dout_vld_reg_1(\bus_wide_gen.wreq_offset_n_8 ),
        .dout_vld_reg_2(\bus_wide_gen.wreq_offset_n_27 ),
        .full_n_reg_0(\bus_wide_gen.offset_full_n ),
        .full_n_reg_1(tmp_valid),
        .p_54_in(p_54_in),
        .tmp_valid_reg(tmp_valid_reg_0));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized0 fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(tmp_len0[0]),
        .Q({wreq_len,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98}),
        .S({fifo_wreq_n_100,fifo_wreq_n_101,fifo_wreq_n_102,fifo_wreq_n_103}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[72] ({fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106,fifo_wreq_n_107}),
        .\dout_reg[76] ({fifo_wreq_n_108,fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111}),
        .\dout_reg[80] ({fifo_wreq_n_112,fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115}),
        .\dout_reg[84] ({fifo_wreq_n_116,fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119}),
        .\dout_reg[88] ({fifo_wreq_n_120,fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123}),
        .\dout_reg[92] ({fifo_wreq_n_124,fifo_wreq_n_125,fifo_wreq_n_126,fifo_wreq_n_127}),
        .\dout_reg[94] ({fifo_wreq_n_128,fifo_wreq_n_129}),
        .\dout_reg[94]_0 (\bus_wide_gen.offset_full_n ),
        .\dout_reg[94]_1 (tmp_valid),
        .first_iter_0_reg_145(first_iter_0_reg_145),
        .full_n_reg_0(gmem0_AWREADY),
        .full_n_reg_1(fifo_wreq_n_2),
        .in(in),
        .\mOutPtr_reg[0]_0 (icmp_ln25_1_reg_2750),
        .\mOutPtr_reg[0]_1 (\first_iter_0_reg_145_reg[0] ),
        .next_wreq(next_wreq),
        .push(push_2),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized2 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\dout_reg[0] (wrsp_type),
        .dout_vld_reg_0(\mOutPtr_reg[3] ),
        .dout_vld_reg_1(ursp_ready),
        .last_resp(last_resp),
        .next_wreq(next_wreq),
        .\tmp_addr_reg[63] (tmp_valid),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_read__0(wrsp_read__0),
        .wrsp_ready(wrsp_ready),
        .wrsp_valid(wrsp_valid));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[14][0]_srl15_i_3__0 
       (.I0(\tmp_len_reg[31]_0 [1]),
        .I1(\tmp_addr_reg[63]_0 [1]),
        .O(\mem_reg[14][0]_srl15_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[14][0]_srl15_i_4__0 
       (.I0(\tmp_len_reg[31]_0 [0]),
        .I1(\tmp_addr_reg[63]_0 [0]),
        .O(\mem_reg[14][0]_srl15_i_4__0_n_0 ));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_98),
        .Q(\tmp_addr_reg[63]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_88),
        .Q(\tmp_addr_reg[63]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_87),
        .Q(\tmp_addr_reg[63]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_86),
        .Q(\tmp_addr_reg[63]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_85),
        .Q(\tmp_addr_reg[63]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_84),
        .Q(\tmp_addr_reg[63]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_83),
        .Q(\tmp_addr_reg[63]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_82),
        .Q(\tmp_addr_reg[63]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_81),
        .Q(\tmp_addr_reg[63]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_80),
        .Q(\tmp_addr_reg[63]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_79),
        .Q(\tmp_addr_reg[63]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_97),
        .Q(\tmp_addr_reg[63]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_78),
        .Q(\tmp_addr_reg[63]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_77),
        .Q(\tmp_addr_reg[63]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_76),
        .Q(\tmp_addr_reg[63]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_75),
        .Q(\tmp_addr_reg[63]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_74),
        .Q(\tmp_addr_reg[63]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_73),
        .Q(\tmp_addr_reg[63]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_72),
        .Q(\tmp_addr_reg[63]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_71),
        .Q(\tmp_addr_reg[63]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_70),
        .Q(\tmp_addr_reg[63]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(\tmp_addr_reg[63]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_96),
        .Q(\tmp_addr_reg[63]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(\tmp_addr_reg[63]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(\tmp_addr_reg[63]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(\tmp_addr_reg[63]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(\tmp_addr_reg[63]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(\tmp_addr_reg[63]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(\tmp_addr_reg[63]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(\tmp_addr_reg[63]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(\tmp_addr_reg[63]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(\tmp_addr_reg[63]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(\tmp_addr_reg[63]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_95),
        .Q(\tmp_addr_reg[63]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(\tmp_addr_reg[63]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(\tmp_addr_reg[63]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(\tmp_addr_reg[63]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(\tmp_addr_reg[63]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(\tmp_addr_reg[63]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(\tmp_addr_reg[63]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(\tmp_addr_reg[63]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(\tmp_addr_reg[63]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(\tmp_addr_reg[63]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(\tmp_addr_reg[63]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_94),
        .Q(\tmp_addr_reg[63]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(\tmp_addr_reg[63]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(\tmp_addr_reg[63]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(\tmp_addr_reg[63]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(\tmp_addr_reg[63]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(\tmp_addr_reg[63]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(\tmp_addr_reg[63]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(\tmp_addr_reg[63]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(\tmp_addr_reg[63]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(\tmp_addr_reg[63]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(\tmp_addr_reg[63]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_93),
        .Q(\tmp_addr_reg[63]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(\tmp_addr_reg[63]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(\tmp_addr_reg[63]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(\tmp_addr_reg[63]_0 [62]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(\tmp_addr_reg[63]_0 [63]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_92),
        .Q(\tmp_addr_reg[63]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_91),
        .Q(\tmp_addr_reg[63]_0 [7]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_90),
        .Q(\tmp_addr_reg[63]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_89),
        .Q(\tmp_addr_reg[63]_0 [9]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({tmp_len0_carry_n_0,tmp_len0_carry_n_1,tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(wreq_len[0]),
        .DI(wreq_len[4:1]),
        .O(tmp_len0[4:1]),
        .S({fifo_wreq_n_100,fifo_wreq_n_101,fifo_wreq_n_102,fifo_wreq_n_103}));
  CARRY4 tmp_len0_carry__0
       (.CI(tmp_len0_carry_n_0),
        .CO({tmp_len0_carry__0_n_0,tmp_len0_carry__0_n_1,tmp_len0_carry__0_n_2,tmp_len0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[8:5]),
        .O(tmp_len0[8:5]),
        .S({fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106,fifo_wreq_n_107}));
  CARRY4 tmp_len0_carry__1
       (.CI(tmp_len0_carry__0_n_0),
        .CO({tmp_len0_carry__1_n_0,tmp_len0_carry__1_n_1,tmp_len0_carry__1_n_2,tmp_len0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[12:9]),
        .O(tmp_len0[12:9]),
        .S({fifo_wreq_n_108,fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111}));
  CARRY4 tmp_len0_carry__2
       (.CI(tmp_len0_carry__1_n_0),
        .CO({tmp_len0_carry__2_n_0,tmp_len0_carry__2_n_1,tmp_len0_carry__2_n_2,tmp_len0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[16:13]),
        .O(tmp_len0[16:13]),
        .S({fifo_wreq_n_112,fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115}));
  CARRY4 tmp_len0_carry__3
       (.CI(tmp_len0_carry__2_n_0),
        .CO({tmp_len0_carry__3_n_0,tmp_len0_carry__3_n_1,tmp_len0_carry__3_n_2,tmp_len0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[20:17]),
        .O(tmp_len0[20:17]),
        .S({fifo_wreq_n_116,fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119}));
  CARRY4 tmp_len0_carry__4
       (.CI(tmp_len0_carry__3_n_0),
        .CO({tmp_len0_carry__4_n_0,tmp_len0_carry__4_n_1,tmp_len0_carry__4_n_2,tmp_len0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[24:21]),
        .O(tmp_len0[24:21]),
        .S({fifo_wreq_n_120,fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123}));
  CARRY4 tmp_len0_carry__5
       (.CI(tmp_len0_carry__4_n_0),
        .CO({tmp_len0_carry__5_n_0,tmp_len0_carry__5_n_1,tmp_len0_carry__5_n_2,tmp_len0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[28:25]),
        .O(tmp_len0[28:25]),
        .S({fifo_wreq_n_124,fifo_wreq_n_125,fifo_wreq_n_126,fifo_wreq_n_127}));
  CARRY4 tmp_len0_carry__6
       (.CI(tmp_len0_carry__5_n_0),
        .CO({NLW_tmp_len0_carry__6_CO_UNCONNECTED[3:2],tmp_len0_carry__6_n_2,tmp_len0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,wreq_len[30:29]}),
        .O({NLW_tmp_len0_carry__6_O_UNCONNECTED[3],tmp_len0[31:29]}),
        .S({1'b0,1'b1,fifo_wreq_n_128,fifo_wreq_n_129}));
  FDRE \tmp_len_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[0]),
        .Q(\tmp_len_reg[31]_0 [0]),
        .R(SR));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[10]),
        .Q(\tmp_len_reg[31]_0 [10]),
        .R(SR));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[11]),
        .Q(\tmp_len_reg[31]_0 [11]),
        .R(SR));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[12]),
        .Q(\tmp_len_reg[31]_0 [12]),
        .R(SR));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[13]),
        .Q(\tmp_len_reg[31]_0 [13]),
        .R(SR));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[14]),
        .Q(\tmp_len_reg[31]_0 [14]),
        .R(SR));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[15]),
        .Q(\tmp_len_reg[31]_0 [15]),
        .R(SR));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[16]),
        .Q(\tmp_len_reg[31]_0 [16]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[17]),
        .Q(\tmp_len_reg[31]_0 [17]),
        .R(SR));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[18]),
        .Q(\tmp_len_reg[31]_0 [18]),
        .R(SR));
  FDRE \tmp_len_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[19]),
        .Q(\tmp_len_reg[31]_0 [19]),
        .R(SR));
  FDRE \tmp_len_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[1]),
        .Q(\tmp_len_reg[31]_0 [1]),
        .R(SR));
  FDRE \tmp_len_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[20]),
        .Q(\tmp_len_reg[31]_0 [20]),
        .R(SR));
  FDRE \tmp_len_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[21]),
        .Q(\tmp_len_reg[31]_0 [21]),
        .R(SR));
  FDRE \tmp_len_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[22]),
        .Q(\tmp_len_reg[31]_0 [22]),
        .R(SR));
  FDRE \tmp_len_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[23]),
        .Q(\tmp_len_reg[31]_0 [23]),
        .R(SR));
  FDRE \tmp_len_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[24]),
        .Q(\tmp_len_reg[31]_0 [24]),
        .R(SR));
  FDRE \tmp_len_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[25]),
        .Q(\tmp_len_reg[31]_0 [25]),
        .R(SR));
  FDRE \tmp_len_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[26]),
        .Q(\tmp_len_reg[31]_0 [26]),
        .R(SR));
  FDRE \tmp_len_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[27]),
        .Q(\tmp_len_reg[31]_0 [27]),
        .R(SR));
  FDRE \tmp_len_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[28]),
        .Q(\tmp_len_reg[31]_0 [28]),
        .R(SR));
  FDRE \tmp_len_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[29]),
        .Q(\tmp_len_reg[31]_0 [29]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[31]_0 [2]),
        .R(SR));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[30]),
        .Q(\tmp_len_reg[31]_0 [30]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[31]),
        .Q(\tmp_len_reg[31]_0 [31]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[3]),
        .Q(\tmp_len_reg[31]_0 [3]),
        .R(SR));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[4]),
        .Q(\tmp_len_reg[31]_0 [4]),
        .R(SR));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[5]),
        .Q(\tmp_len_reg[31]_0 [5]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[6]),
        .Q(\tmp_len_reg[31]_0 [6]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[7]),
        .Q(\tmp_len_reg[31]_0 [7]),
        .R(SR));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[8]),
        .Q(\tmp_len_reg[31]_0 [8]),
        .R(SR));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[9]),
        .Q(\tmp_len_reg[31]_0 [9]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_2),
        .Q(tmp_valid),
        .R(SR));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized3 user_resp
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (icmp_ln25_1_reg_2750),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter15_reg(ap_enable_reg_pp0_iter15_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_0),
        .dout_vld_reg_2(buff_wdata_n_2),
        .dout_vld_reg_3(full_n_reg),
        .dout_vld_reg_4(dout_vld_reg_1),
        .first_iter_0_reg_145(first_iter_0_reg_145),
        .\first_iter_0_reg_145_reg[0] (\first_iter_0_reg_145_reg[0] ),
        .full_n_reg_0(ursp_ready),
        .gmem0_ARREADY(gmem0_ARREADY),
        .gmem0_AWREADY(gmem0_AWREADY),
        .gmem0_RVALID(gmem0_RVALID),
        .gmem0_WREADY(gmem0_WREADY),
        .gmem1_ARREADY(gmem1_ARREADY),
        .\i_fu_80_reg[30] (\i_fu_80_reg[30] ),
        .\i_fu_80_reg[30]_0 (\i_fu_80_reg[30]_0 ),
        .icmp_ln25_1_reg_275(icmp_ln25_1_reg_275),
        .\icmp_ln25_1_reg_275_reg[0] (\icmp_ln25_1_reg_275_reg[0] ),
        .icmp_ln25_2_reg_279(icmp_ln25_2_reg_279),
        .icmp_ln25_2_reg_279_pp0_iter15_reg(icmp_ln25_2_reg_279_pp0_iter15_reg),
        .\icmp_ln25_2_reg_279_pp0_iter15_reg_reg[0]__0 (\icmp_ln25_2_reg_279_pp0_iter15_reg_reg[0]__0 ),
        .icmp_ln25_2_reg_279_pp0_iter1_reg(icmp_ln25_2_reg_279_pp0_iter1_reg),
        .\icmp_ln25_2_reg_279_reg[0] (\icmp_ln25_2_reg_279_reg[0] ),
        .\icmp_ln25_2_reg_279_reg[0]_0 (\icmp_ln25_2_reg_279_reg[0]_0 ),
        .last_resp(last_resp),
        .\mOutPtr_reg[3]_0 (\mOutPtr_reg[3] ),
        .\mOutPtr_reg[3]_1 (wrsp_type),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .push(push),
        .push_0(push_0),
        .push_1(push_2),
        .vSize(vSize),
        .we(push_1),
        .wrsp_read__0(wrsp_read__0),
        .wrsp_valid(wrsp_valid));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_throttle" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_throttle
   (AWREADY_Dummy_0,
    full_n_reg,
    ap_rst_n_0,
    full_n_reg_0,
    Q,
    \bus_wide_gen.data_valid_reg ,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_WVALID,
    full_n_reg_1,
    \data_p1_reg[67] ,
    SR,
    ap_clk,
    ap_rst_n,
    \last_cnt_reg[4]_0 ,
    WVALID_Dummy,
    WVALID_Dummy_reg,
    AWVALID_Dummy,
    wdata_valid,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_WREADY,
    \dout_reg[36] ,
    in,
    \dout_reg[35] );
  output AWREADY_Dummy_0;
  output full_n_reg;
  output ap_rst_n_0;
  output full_n_reg_0;
  output [36:0]Q;
  output \bus_wide_gen.data_valid_reg ;
  output m_axi_gmem0_AWVALID;
  output m_axi_gmem0_WVALID;
  output full_n_reg_1;
  output [65:0]\data_p1_reg[67] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \last_cnt_reg[4]_0 ;
  input WVALID_Dummy;
  input WVALID_Dummy_reg;
  input AWVALID_Dummy;
  input wdata_valid;
  input m_axi_gmem0_AWREADY;
  input m_axi_gmem0_WREADY;
  input \dout_reg[36] ;
  input [65:0]in;
  input [35:0]\dout_reg[35] ;

  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [36:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \bus_wide_gen.data_valid_reg ;
  wire data_fifo_n_3;
  wire data_fifo_n_4;
  wire data_fifo_n_42;
  wire data_fifo_n_43;
  wire data_fifo_n_44;
  wire data_fifo_n_45;
  wire data_fifo_n_49;
  wire data_fifo_n_50;
  wire [65:0]\data_p1_reg[67] ;
  wire [35:0]\dout_reg[35] ;
  wire \dout_reg[36] ;
  wire flying_req_reg_n_0;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [65:0]in;
  wire \last_cnt[0]_i_1_n_0 ;
  wire \last_cnt[4]_i_3_n_0 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[4]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_WREADY;
  wire m_axi_gmem0_WVALID;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_2;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_3;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_4;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_5;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_6;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_68;
  wire req_fifo_n_7;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire wdata_valid;

  bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized8 data_fifo
       (.D({data_fifo_n_42,data_fifo_n_43,data_fifo_n_44,data_fifo_n_45}),
        .E(data_fifo_n_50),
        .Q(Q),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .\dout_reg[67] (req_fifo_n_2),
        .dout_vld_reg_0(data_fifo_n_4),
        .flying_req_reg(\last_cnt[4]_i_3_n_0 ),
        .flying_req_reg_0(flying_req_reg_n_0),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .full_n_reg_2(full_n_reg_1),
        .in({\dout_reg[36] ,\dout_reg[35] }),
        .\last_cnt_reg[0] (data_fifo_n_49),
        .\last_cnt_reg[4] (\last_cnt_reg[4]_0 ),
        .\last_cnt_reg[4]_0 ({last_cnt_reg,last_cnt_reg__0}),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .s_ready_t_reg(data_fifo_n_3),
        .wdata_valid(wdata_valid));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_3),
        .Q(flying_req_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \last_cnt[4]_i_3 
       (.I0(data_fifo_n_49),
        .I1(m_axi_gmem0_WREADY),
        .O(\last_cnt[4]_i_3_n_0 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_50),
        .D(\last_cnt[0]_i_1_n_0 ),
        .Q(last_cnt_reg__0),
        .R(SR));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_50),
        .D(data_fifo_n_45),
        .Q(last_cnt_reg[1]),
        .R(SR));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_50),
        .D(data_fifo_n_44),
        .Q(last_cnt_reg[2]),
        .R(SR));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_50),
        .D(data_fifo_n_43),
        .Q(last_cnt_reg[3]),
        .R(SR));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_50),
        .D(data_fifo_n_42),
        .Q(last_cnt_reg[4]),
        .R(SR));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized7 req_fifo
       (.AWVALID_Dummy(AWVALID_Dummy),
        .Q(last_cnt_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[67] ({req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68}),
        .full_n_reg_0(AWREADY_Dummy_0),
        .in(in),
        .\last_cnt_reg[4] (req_fifo_n_2),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .rs_req_ready(rs_req_ready),
        .s_ready_t_reg_0(data_fifo_n_4));
endmodule

(* ORIG_REF_NAME = "kernel_gmem0_m_axi_write" *) 
module bd_0_hls_inst_0_kernel_gmem0_m_axi_write
   (SR,
    last_resp,
    AWREADY_Dummy,
    burst_valid,
    WREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    WVALID_Dummy_reg_0,
    Q,
    \dout_reg[36] ,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.ready_for_data__0 ,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_WVALID,
    \bus_wide_gen.first_pad ,
    \data_p1_reg[67] ,
    ap_clk,
    ap_rst_n,
    WVALID_Dummy,
    p_4_in,
    m_axi_gmem0_BVALID,
    wdata_valid,
    tmp_valid,
    \bus_wide_gen.offset_full_n ,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_WREADY,
    ursp_ready,
    wrsp_type,
    \data_p2_reg[63] ,
    \data_p2_reg[95] ,
    \bus_wide_gen.last_pad__0 ,
    E,
    WDATA_Dummy,
    WSTRB_Dummy);
  output [0:0]SR;
  output last_resp;
  output AWREADY_Dummy;
  output burst_valid;
  output WREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output WVALID_Dummy_reg_0;
  output [0:0]Q;
  output [36:0]\dout_reg[36] ;
  output \bus_wide_gen.data_valid_reg ;
  output \bus_wide_gen.ready_for_data__0 ;
  output m_axi_gmem0_AWVALID;
  output m_axi_gmem0_WVALID;
  output \bus_wide_gen.first_pad ;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input ap_rst_n;
  input WVALID_Dummy;
  input p_4_in;
  input m_axi_gmem0_BVALID;
  input wdata_valid;
  input tmp_valid;
  input \bus_wide_gen.offset_full_n ;
  input m_axi_gmem0_AWREADY;
  input m_axi_gmem0_WREADY;
  input ursp_ready;
  input wrsp_type;
  input [63:0]\data_p2_reg[63] ;
  input [31:0]\data_p2_reg[95] ;
  input \bus_wide_gen.last_pad__0 ;
  input [0:0]E;
  input [31:0]WDATA_Dummy;
  input [3:0]WSTRB_Dummy;

  wire [63:2]AWADDR_Dummy;
  wire [3:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [31:0]WDATA_Dummy;
  wire WLAST_Dummy_reg_n_0;
  wire WREADY_Dummy;
  wire [3:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_0;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \data_buf_reg_n_0_[0] ;
  wire \data_buf_reg_n_0_[10] ;
  wire \data_buf_reg_n_0_[11] ;
  wire \data_buf_reg_n_0_[12] ;
  wire \data_buf_reg_n_0_[13] ;
  wire \data_buf_reg_n_0_[14] ;
  wire \data_buf_reg_n_0_[15] ;
  wire \data_buf_reg_n_0_[16] ;
  wire \data_buf_reg_n_0_[17] ;
  wire \data_buf_reg_n_0_[18] ;
  wire \data_buf_reg_n_0_[19] ;
  wire \data_buf_reg_n_0_[1] ;
  wire \data_buf_reg_n_0_[20] ;
  wire \data_buf_reg_n_0_[21] ;
  wire \data_buf_reg_n_0_[22] ;
  wire \data_buf_reg_n_0_[23] ;
  wire \data_buf_reg_n_0_[24] ;
  wire \data_buf_reg_n_0_[25] ;
  wire \data_buf_reg_n_0_[26] ;
  wire \data_buf_reg_n_0_[27] ;
  wire \data_buf_reg_n_0_[28] ;
  wire \data_buf_reg_n_0_[29] ;
  wire \data_buf_reg_n_0_[2] ;
  wire \data_buf_reg_n_0_[30] ;
  wire \data_buf_reg_n_0_[31] ;
  wire \data_buf_reg_n_0_[3] ;
  wire \data_buf_reg_n_0_[4] ;
  wire \data_buf_reg_n_0_[5] ;
  wire \data_buf_reg_n_0_[6] ;
  wire \data_buf_reg_n_0_[7] ;
  wire \data_buf_reg_n_0_[8] ;
  wire \data_buf_reg_n_0_[9] ;
  wire [65:0]\data_p1_reg[67] ;
  wire [63:0]\data_p2_reg[63] ;
  wire [31:0]\data_p2_reg[95] ;
  wire [36:0]\dout_reg[36] ;
  wire fifo_burst_n_1;
  wire fifo_burst_n_2;
  wire fifo_burst_n_4;
  wire fifo_burst_n_8;
  wire last_resp;
  wire \len_cnt[7]_i_4_n_0 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BVALID;
  wire m_axi_gmem0_WREADY;
  wire m_axi_gmem0_WVALID;
  wire need_wrsp;
  wire ost_ctrl_info;
  wire [3:0]ost_ctrl_len;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [7:0]p_0_in;
  wire p_12_in;
  wire p_3_in;
  wire p_4_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push_0;
  wire s_ready_t_reg;
  wire [3:0]strb_buf;
  wire tmp_valid;
  wire ursp_ready;
  wire wdata_valid;
  wire wreq_burst_conv_n_70;
  wire wreq_burst_conv_n_72;
  wire wreq_throttle_n_2;
  wire wreq_throttle_n_3;
  wire wreq_throttle_n_44;
  wire wrsp_type;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_8),
        .Q(WLAST_Dummy_reg_n_0),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(wreq_throttle_n_44),
        .Q(WVALID_Dummy_reg_0),
        .R(SR));
  FDRE \data_buf_reg[0] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[0]),
        .Q(\data_buf_reg_n_0_[0] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[10] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[10]),
        .Q(\data_buf_reg_n_0_[10] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[11] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[11]),
        .Q(\data_buf_reg_n_0_[11] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[12] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[12]),
        .Q(\data_buf_reg_n_0_[12] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[13] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[13]),
        .Q(\data_buf_reg_n_0_[13] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[14] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[14]),
        .Q(\data_buf_reg_n_0_[14] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[15] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[15]),
        .Q(\data_buf_reg_n_0_[15] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[16] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[16]),
        .Q(\data_buf_reg_n_0_[16] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[17] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[17]),
        .Q(\data_buf_reg_n_0_[17] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[18] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[18]),
        .Q(\data_buf_reg_n_0_[18] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[19] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[19]),
        .Q(\data_buf_reg_n_0_[19] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[1] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[1]),
        .Q(\data_buf_reg_n_0_[1] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[20] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[20]),
        .Q(\data_buf_reg_n_0_[20] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[21] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[21]),
        .Q(\data_buf_reg_n_0_[21] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[22] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[22]),
        .Q(\data_buf_reg_n_0_[22] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[23] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[23]),
        .Q(\data_buf_reg_n_0_[23] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[24] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[24]),
        .Q(\data_buf_reg_n_0_[24] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[25] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[25]),
        .Q(\data_buf_reg_n_0_[25] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[26] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[26]),
        .Q(\data_buf_reg_n_0_[26] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[27] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[27]),
        .Q(\data_buf_reg_n_0_[27] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[28] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[28]),
        .Q(\data_buf_reg_n_0_[28] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[29] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[29]),
        .Q(\data_buf_reg_n_0_[29] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[2] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[2]),
        .Q(\data_buf_reg_n_0_[2] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[30] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[30]),
        .Q(\data_buf_reg_n_0_[30] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[31] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[31]),
        .Q(\data_buf_reg_n_0_[31] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[3] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[3]),
        .Q(\data_buf_reg_n_0_[3] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[4] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[4]),
        .Q(\data_buf_reg_n_0_[4] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[5] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[5]),
        .Q(\data_buf_reg_n_0_[5] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[6] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[6]),
        .Q(\data_buf_reg_n_0_[6] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[7] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[7]),
        .Q(\data_buf_reg_n_0_[7] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[8] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[8]),
        .Q(\data_buf_reg_n_0_[8] ),
        .R(wreq_throttle_n_2));
  FDRE \data_buf_reg[9] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WDATA_Dummy[9]),
        .Q(\data_buf_reg_n_0_[9] ),
        .R(wreq_throttle_n_2));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized6 fifo_burst
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .AWVALID_Dummy(AWVALID_Dummy),
        .E(p_3_in),
        .Q(len_cnt_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_0),
        .WLAST_Dummy_reg_0(WREADY_Dummy),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_n_0),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_burst_n_2),
        .\bus_wide_gen.first_pad (\bus_wide_gen.first_pad ),
        .\bus_wide_gen.last_pad__0 (\bus_wide_gen.last_pad__0 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .dout_vld_reg_0(burst_valid),
        .empty_n_reg_0(fifo_burst_n_4),
        .full_n_reg_0(fifo_burst_n_1),
        .in(ost_ctrl_len),
        .\mOutPtr_reg[4]_0 (wreq_burst_conv_n_70),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_12_in(p_12_in),
        .p_8_in(p_8_in),
        .pop(pop),
        .push(push_0),
        .\raddr_reg[3]_0 (wreq_burst_conv_n_72));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_fifo__parameterized2_3 fifo_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(need_wrsp),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_4_in(p_4_in),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[4]),
        .I1(len_cnt_reg[2]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[3]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_0 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \len_cnt[7]_i_3 
       (.I0(len_cnt_reg[6]),
        .I1(\len_cnt[7]_i_4_n_0 ),
        .I2(len_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[4]),
        .I1(len_cnt_reg[2]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[3]),
        .I5(len_cnt_reg[5]),
        .O(\len_cnt[7]_i_4_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_2));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .p_4_in(p_4_in),
        .s_ready_t_reg_0(s_ready_t_reg));
  FDRE \strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WSTRB_Dummy[0]),
        .Q(strb_buf[0]),
        .R(wreq_throttle_n_2));
  FDRE \strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WSTRB_Dummy[1]),
        .Q(strb_buf[1]),
        .R(wreq_throttle_n_2));
  FDRE \strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WSTRB_Dummy[2]),
        .Q(strb_buf[2]),
        .R(wreq_throttle_n_2));
  FDRE \strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_3),
        .D(WSTRB_Dummy[3]),
        .Q(strb_buf[3]),
        .R(wreq_throttle_n_2));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_burst_converter wreq_burst_conv
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({\data_p2_reg[95] ,\data_p2_reg[63] }),
        .E(E),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.sect_handling_reg_0 (wreq_burst_conv_n_70),
        .empty_n_reg(wreq_burst_conv_n_72),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_12_in(p_12_in),
        .p_8_in(p_8_in),
        .pop(pop),
        .push(push_0),
        .push_0(push),
        .\raddr_reg[3] (fifo_burst_n_1),
        .\raddr_reg[3]_0 (fifo_burst_n_4),
        .s_ready_t_reg(AWREADY_Dummy),
        .\sect_len_buf_reg[3]_0 (ost_ctrl_len),
        .tmp_valid(tmp_valid));
  bd_0_hls_inst_0_kernel_gmem0_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .AWVALID_Dummy(AWVALID_Dummy),
        .Q(\dout_reg[36] ),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(burst_valid),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(wreq_throttle_n_2),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\dout_reg[35] ({strb_buf,\data_buf_reg_n_0_[31] ,\data_buf_reg_n_0_[30] ,\data_buf_reg_n_0_[29] ,\data_buf_reg_n_0_[28] ,\data_buf_reg_n_0_[27] ,\data_buf_reg_n_0_[26] ,\data_buf_reg_n_0_[25] ,\data_buf_reg_n_0_[24] ,\data_buf_reg_n_0_[23] ,\data_buf_reg_n_0_[22] ,\data_buf_reg_n_0_[21] ,\data_buf_reg_n_0_[20] ,\data_buf_reg_n_0_[19] ,\data_buf_reg_n_0_[18] ,\data_buf_reg_n_0_[17] ,\data_buf_reg_n_0_[16] ,\data_buf_reg_n_0_[15] ,\data_buf_reg_n_0_[14] ,\data_buf_reg_n_0_[13] ,\data_buf_reg_n_0_[12] ,\data_buf_reg_n_0_[11] ,\data_buf_reg_n_0_[10] ,\data_buf_reg_n_0_[9] ,\data_buf_reg_n_0_[8] ,\data_buf_reg_n_0_[7] ,\data_buf_reg_n_0_[6] ,\data_buf_reg_n_0_[5] ,\data_buf_reg_n_0_[4] ,\data_buf_reg_n_0_[3] ,\data_buf_reg_n_0_[2] ,\data_buf_reg_n_0_[1] ,\data_buf_reg_n_0_[0] }),
        .\dout_reg[36] (WLAST_Dummy_reg_n_0),
        .full_n_reg(WREADY_Dummy),
        .full_n_reg_0(wreq_throttle_n_3),
        .full_n_reg_1(wreq_throttle_n_44),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .\last_cnt_reg[4]_0 (WVALID_Dummy_reg_0),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .wdata_valid(wdata_valid));
endmodule

(* ORIG_REF_NAME = "kernel_gmem1_m_axi" *) 
module bd_0_hls_inst_0_kernel_gmem1_m_axi
   (m_axi_gmem1_ARADDR,
    gmem1_ARREADY,
    gmem1_RVALID,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    m_axi_gmem1_BREADY,
    Q,
    m_axi_gmem1_ARLEN,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    push,
    ap_block_pp0_stage0_11001,
    ap_enable_reg_pp0_iter9,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RVALID,
    D,
    m_axi_gmem1_BVALID,
    in);
  output [61:0]m_axi_gmem1_ARADDR;
  output gmem1_ARREADY;
  output gmem1_RVALID;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output m_axi_gmem1_BREADY;
  output [7:0]Q;
  output [3:0]m_axi_gmem1_ARLEN;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input push;
  input ap_block_pp0_stage0_11001;
  input ap_enable_reg_pp0_iter9;
  input m_axi_gmem1_ARREADY;
  input m_axi_gmem1_RVALID;
  input [32:0]D;
  input m_axi_gmem1_BVALID;
  input [94:0]in;

  wire [63:0]ARADDR_Dummy;
  wire [31:0]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [32:0]D;
  wire [7:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \buff_rdata/push ;
  wire burst_end;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire gmem1_ARREADY;
  wire gmem1_RVALID;
  wire [94:0]in;
  wire load_unit_n_3;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire [3:0]m_axi_gmem1_ARLEN;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_RVALID;
  wire push;
  wire \rreq_burst_conv/rs_req/load_p2 ;
  wire s_ready_t_reg;

  bd_0_hls_inst_0_kernel_gmem1_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[63] (ARADDR_Dummy),
        .\data_p2_reg[95] (ARLEN_Dummy),
        .din(RLAST_Dummy),
        .load_p2(\rreq_burst_conv/rs_req/load_p2 ),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .m_axi_gmem1_ARLEN(m_axi_gmem1_ARLEN),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(load_unit_n_3),
        .\state_reg[0] (RVALID_Dummy));
  bd_0_hls_inst_0_kernel_gmem1_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID));
  bd_0_hls_inst_0_kernel_gmem1_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .Q(ARADDR_Dummy),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.data_buf_reg[7]_0 (Q),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .gmem1_ARREADY(gmem1_ARREADY),
        .gmem1_RVALID(gmem1_RVALID),
        .in(in),
        .load_p2(\rreq_burst_conv/rs_req/load_p2 ),
        .\mOutPtr_reg[1] (RVALID_Dummy),
        .push(push),
        .push_0(\buff_rdata/push ),
        .\tmp_len_reg[31]_0 (ARLEN_Dummy),
        .tmp_valid_reg_0(load_unit_n_3));
endmodule

(* ORIG_REF_NAME = "kernel_gmem1_m_axi_burst_converter" *) 
module bd_0_hls_inst_0_kernel_gmem1_m_axi_burst_converter
   (m_axi_gmem1_ARADDR,
    ost_ctrl_valid,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    push,
    ost_ctrl_info,
    m_axi_gmem1_ARLEN,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    s_ready_t_reg_0,
    \bus_wide_gen.offset_full_n ,
    m_axi_gmem1_ARREADY,
    ost_ctrl_ready,
    \dout_reg[0] ,
    D,
    load_p2);
  output [61:0]m_axi_gmem1_ARADDR;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output push;
  output ost_ctrl_info;
  output [3:0]m_axi_gmem1_ARLEN;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input s_ready_t_reg_0;
  input \bus_wide_gen.offset_full_n ;
  input m_axi_gmem1_ARREADY;
  input ost_ctrl_ready;
  input \dout_reg[0] ;
  input [95:0]D;
  input load_p2;

  wire [95:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:0]beat_len;
  wire [11:2]beat_len1;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.addr_buf[13]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_6__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_7__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_8__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_9__0_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[63]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[63]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_6__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.addr_step[4]_i_1__1_n_0 ;
  wire \could_multi_bursts.burst_valid_i_1__1_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_2__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_3__1_n_0 ;
  wire \could_multi_bursts.last_loop_reg_i_1_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire [3:0]\could_multi_bursts.len_tmp ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_2__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_2__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_2__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_2__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_5__1_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire \dout_reg[0] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_1;
  wire end_from_4k1_carry__1_n_2;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire last_sect_buf;
  wire last_sect_i_10__1_n_0;
  wire last_sect_i_11__1_n_0;
  wire last_sect_i_12__1_n_0;
  wire last_sect_i_2__1_n_0;
  wire last_sect_i_3__1_n_0;
  wire last_sect_i_4__1_n_0;
  wire last_sect_i_5__1_n_0;
  wire last_sect_i_6__1_n_0;
  wire last_sect_i_7__1_n_0;
  wire last_sect_i_8__1_n_0;
  wire last_sect_i_9__1_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire load_p2;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire [3:0]m_axi_gmem1_ARLEN;
  wire m_axi_gmem1_ARREADY;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_15_in;
  wire [11:2]p_1_in;
  wire push;
  wire req_handling_reg_n_0;
  wire rs_req_n_1;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_122;
  wire rs_req_n_123;
  wire rs_req_n_124;
  wire rs_req_n_125;
  wire rs_req_n_126;
  wire rs_req_n_127;
  wire rs_req_n_128;
  wire rs_req_n_129;
  wire rs_req_n_13;
  wire rs_req_n_130;
  wire rs_req_n_131;
  wire rs_req_n_132;
  wire rs_req_n_133;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_164;
  wire rs_req_n_165;
  wire rs_req_n_166;
  wire rs_req_n_167;
  wire rs_req_n_168;
  wire rs_req_n_169;
  wire rs_req_n_17;
  wire rs_req_n_170;
  wire rs_req_n_171;
  wire rs_req_n_172;
  wire rs_req_n_173;
  wire rs_req_n_174;
  wire rs_req_n_175;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_6;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__1_n_0 ;
  wire [51:0]sect_cnt;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1__1_n_0 ;
  wire \sect_len_buf[1]_i_1__1_n_0 ;
  wire \sect_len_buf[2]_i_1__1_n_0 ;
  wire \sect_len_buf[3]_i_1__1_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[3]_i_10__0_n_0 ;
  wire \sect_total[3]_i_11__0_n_0 ;
  wire \sect_total[3]_i_12__0_n_0 ;
  wire \sect_total[3]_i_13__0_n_0 ;
  wire \sect_total[3]_i_14__0_n_0 ;
  wire \sect_total[3]_i_4__0_n_0 ;
  wire \sect_total[3]_i_5__0_n_0 ;
  wire \sect_total[3]_i_6__0_n_0 ;
  wire \sect_total[3]_i_7__0_n_0 ;
  wire \sect_total[3]_i_9__0_n_0 ;
  wire \sect_total_buf[0]_i_2__1_n_0 ;
  wire \sect_total_buf[0]_i_3__1_n_0 ;
  wire \sect_total_buf[0]_i_4__1_n_0 ;
  wire \sect_total_buf[0]_i_5__1_n_0 ;
  wire \sect_total_buf[12]_i_2__1_n_0 ;
  wire \sect_total_buf[12]_i_3__1_n_0 ;
  wire \sect_total_buf[12]_i_4__1_n_0 ;
  wire \sect_total_buf[12]_i_5__1_n_0 ;
  wire \sect_total_buf[16]_i_2__1_n_0 ;
  wire \sect_total_buf[16]_i_3__1_n_0 ;
  wire \sect_total_buf[16]_i_4__1_n_0 ;
  wire \sect_total_buf[16]_i_5__1_n_0 ;
  wire \sect_total_buf[4]_i_2__1_n_0 ;
  wire \sect_total_buf[4]_i_3__1_n_0 ;
  wire \sect_total_buf[4]_i_4__1_n_0 ;
  wire \sect_total_buf[4]_i_5__1_n_0 ;
  wire \sect_total_buf[8]_i_2__1_n_0 ;
  wire \sect_total_buf[8]_i_3__1_n_0 ;
  wire \sect_total_buf[8]_i_4__1_n_0 ;
  wire \sect_total_buf[8]_i_5__1_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_7 ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[63]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[63]_i_2__0_O_UNCONNECTED ;
  wire [1:0]NLW_end_from_4k1_carry_O_UNCONNECTED;
  wire [3:3]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[2]),
        .Q(beat_len[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[3]),
        .Q(beat_len[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[4]),
        .Q(beat_len[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[5]),
        .Q(beat_len[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[6]),
        .Q(beat_len[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[7]),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[8]),
        .Q(beat_len[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[9]),
        .Q(beat_len[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[10]),
        .Q(beat_len[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[11]),
        .Q(beat_len[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_2__0 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[11]),
        .O(\could_multi_bursts.addr_buf[13]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_3__0 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[10]),
        .O(\could_multi_bursts.addr_buf[13]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_4__0 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[9]),
        .O(\could_multi_bursts.addr_buf[13]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_5__0 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[8]),
        .O(\could_multi_bursts.addr_buf[13]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_2__0 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[15]),
        .O(\could_multi_bursts.addr_buf[17]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_3__0 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[14]),
        .O(\could_multi_bursts.addr_buf[17]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_4__0 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[13]),
        .O(\could_multi_bursts.addr_buf[17]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_5__0 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[12]),
        .O(\could_multi_bursts.addr_buf[17]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_2__0 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[19]),
        .O(\could_multi_bursts.addr_buf[21]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_3__0 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[18]),
        .O(\could_multi_bursts.addr_buf[21]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_4__0 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[17]),
        .O(\could_multi_bursts.addr_buf[21]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_5__0 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[16]),
        .O(\could_multi_bursts.addr_buf[21]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_2__0 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[23]),
        .O(\could_multi_bursts.addr_buf[25]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_3__0 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[22]),
        .O(\could_multi_bursts.addr_buf[25]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_4__0 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[21]),
        .O(\could_multi_bursts.addr_buf[25]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_5__0 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[20]),
        .O(\could_multi_bursts.addr_buf[25]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_2__0 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[27]),
        .O(\could_multi_bursts.addr_buf[29]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_3__0 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[26]),
        .O(\could_multi_bursts.addr_buf[29]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_4__0 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[25]),
        .O(\could_multi_bursts.addr_buf[29]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_5__0 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[24]),
        .O(\could_multi_bursts.addr_buf[29]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_2__0 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[31]),
        .O(\could_multi_bursts.addr_buf[33]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_3__0 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[30]),
        .O(\could_multi_bursts.addr_buf[33]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_4__0 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[29]),
        .O(\could_multi_bursts.addr_buf[33]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_5__0 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[28]),
        .O(\could_multi_bursts.addr_buf[33]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_2__0 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[35]),
        .O(\could_multi_bursts.addr_buf[37]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_3__0 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[34]),
        .O(\could_multi_bursts.addr_buf[37]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_4__0 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[33]),
        .O(\could_multi_bursts.addr_buf[37]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_5__0 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[32]),
        .O(\could_multi_bursts.addr_buf[37]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_2__0 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[39]),
        .O(\could_multi_bursts.addr_buf[41]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_3__0 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[38]),
        .O(\could_multi_bursts.addr_buf[41]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_4__0 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[37]),
        .O(\could_multi_bursts.addr_buf[41]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_5__0 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[36]),
        .O(\could_multi_bursts.addr_buf[41]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_2__0 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[43]),
        .O(\could_multi_bursts.addr_buf[45]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_3__0 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[42]),
        .O(\could_multi_bursts.addr_buf[45]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_4__0 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[41]),
        .O(\could_multi_bursts.addr_buf[45]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_5__0 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[40]),
        .O(\could_multi_bursts.addr_buf[45]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_2__0 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[47]),
        .O(\could_multi_bursts.addr_buf[49]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_3__0 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[46]),
        .O(\could_multi_bursts.addr_buf[49]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_4__0 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[45]),
        .O(\could_multi_bursts.addr_buf[49]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_5__0 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[44]),
        .O(\could_multi_bursts.addr_buf[49]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_2__0 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[51]),
        .O(\could_multi_bursts.addr_buf[53]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_3__0 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[50]),
        .O(\could_multi_bursts.addr_buf[53]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_4__0 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[49]),
        .O(\could_multi_bursts.addr_buf[53]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_5__0 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[48]),
        .O(\could_multi_bursts.addr_buf[53]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_2__0 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[55]),
        .O(\could_multi_bursts.addr_buf[57]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_3__0 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[54]),
        .O(\could_multi_bursts.addr_buf[57]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_4__0 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[53]),
        .O(\could_multi_bursts.addr_buf[57]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_5__0 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[52]),
        .O(\could_multi_bursts.addr_buf[57]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_2__0 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_3__0 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_4__0 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_5__0 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_6__0 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(m_axi_gmem1_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[5]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_7__0 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(m_axi_gmem1_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[5]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_8__0 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(m_axi_gmem1_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[5]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_9__0 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(m_axi_gmem1_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[5]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_2__0 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[59]),
        .O(\could_multi_bursts.addr_buf[61]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_3__0 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[58]),
        .O(\could_multi_bursts.addr_buf[61]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_4__0 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[57]),
        .O(\could_multi_bursts.addr_buf[61]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_5__0 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[56]),
        .O(\could_multi_bursts.addr_buf[61]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[63]_i_3__0 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[61]),
        .O(\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[63]_i_4__0 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[60]),
        .O(\could_multi_bursts.addr_buf[63]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[9]_i_2__0 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[9]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_3__0 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[7]),
        .O(\could_multi_bursts.addr_buf[9]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_4__0 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_5__0 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[5]),
        .O(\could_multi_bursts.addr_buf[9]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[9]_i_6__0 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(m_axi_gmem1_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_6__0_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_7 ),
        .Q(m_axi_gmem1_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_6 ),
        .Q(m_axi_gmem1_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_5 ),
        .Q(m_axi_gmem1_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_4 ),
        .Q(m_axi_gmem1_ARADDR[11]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[13]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[13]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[13]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[13]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[13]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_7 ),
        .Q(m_axi_gmem1_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_6 ),
        .Q(m_axi_gmem1_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_5 ),
        .Q(m_axi_gmem1_ARADDR[14]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_4 ),
        .Q(m_axi_gmem1_ARADDR[15]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[17]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[17]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[17]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[17]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[17]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_7 ),
        .Q(m_axi_gmem1_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_6 ),
        .Q(m_axi_gmem1_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_5 ),
        .Q(m_axi_gmem1_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_4 ),
        .Q(m_axi_gmem1_ARADDR[19]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[21]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[21]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[21]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[21]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[21]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_7 ),
        .Q(m_axi_gmem1_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_6 ),
        .Q(m_axi_gmem1_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_5 ),
        .Q(m_axi_gmem1_ARADDR[22]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_4 ),
        .Q(m_axi_gmem1_ARADDR[23]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[25]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[25]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[25]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[25]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[25]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_7 ),
        .Q(m_axi_gmem1_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_6 ),
        .Q(m_axi_gmem1_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_5 ),
        .Q(m_axi_gmem1_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_4 ),
        .Q(m_axi_gmem1_ARADDR[27]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[29]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[29]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[29]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[29]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[29]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_7 ),
        .Q(m_axi_gmem1_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1__0_n_7 ),
        .Q(m_axi_gmem1_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1__0_n_6 ),
        .Q(m_axi_gmem1_ARADDR[29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1__0_n_5 ),
        .Q(m_axi_gmem1_ARADDR[30]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1__0_n_4 ),
        .Q(m_axi_gmem1_ARADDR[31]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[33]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[33]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[33]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[33]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[33]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[33]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[33]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[33]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[33]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[33]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[33]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[33]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[33]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1__0_n_7 ),
        .Q(m_axi_gmem1_ARADDR[32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1__0_n_6 ),
        .Q(m_axi_gmem1_ARADDR[33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1__0_n_5 ),
        .Q(m_axi_gmem1_ARADDR[34]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1__0_n_4 ),
        .Q(m_axi_gmem1_ARADDR[35]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[37]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[33]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[37]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[37]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[37]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[37]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[37]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[37]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[37]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[37]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[37]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[37]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[37]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[37]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1__0_n_7 ),
        .Q(m_axi_gmem1_ARADDR[36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1__0_n_6 ),
        .Q(m_axi_gmem1_ARADDR[37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_6 ),
        .Q(m_axi_gmem1_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1__0_n_5 ),
        .Q(m_axi_gmem1_ARADDR[38]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1__0_n_4 ),
        .Q(m_axi_gmem1_ARADDR[39]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[41]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[37]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[41]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[41]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[41]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[41]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[41]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[41]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[41]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[41]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[41]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[41]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[41]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[41]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1__0_n_7 ),
        .Q(m_axi_gmem1_ARADDR[40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1__0_n_6 ),
        .Q(m_axi_gmem1_ARADDR[41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1__0_n_5 ),
        .Q(m_axi_gmem1_ARADDR[42]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1__0_n_4 ),
        .Q(m_axi_gmem1_ARADDR[43]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[45]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[41]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[45]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[45]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[45]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[45]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[45]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[45]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[45]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[45]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[45]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[45]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[45]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[45]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1__0_n_7 ),
        .Q(m_axi_gmem1_ARADDR[44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1__0_n_6 ),
        .Q(m_axi_gmem1_ARADDR[45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1__0_n_5 ),
        .Q(m_axi_gmem1_ARADDR[46]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1__0_n_4 ),
        .Q(m_axi_gmem1_ARADDR[47]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[49]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[45]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[49]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[49]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[49]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[49]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[49]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[49]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[49]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[49]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[49]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[49]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[49]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[49]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_5 ),
        .Q(m_axi_gmem1_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1__0_n_7 ),
        .Q(m_axi_gmem1_ARADDR[48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1__0_n_6 ),
        .Q(m_axi_gmem1_ARADDR[49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1__0_n_5 ),
        .Q(m_axi_gmem1_ARADDR[50]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1__0_n_4 ),
        .Q(m_axi_gmem1_ARADDR[51]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[53]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[49]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[53]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[53]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[53]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[53]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[53]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[53]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[53]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[53]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[53]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[53]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[53]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[53]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1__0_n_7 ),
        .Q(m_axi_gmem1_ARADDR[52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1__0_n_6 ),
        .Q(m_axi_gmem1_ARADDR[53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1__0_n_5 ),
        .Q(m_axi_gmem1_ARADDR[54]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1__0_n_4 ),
        .Q(m_axi_gmem1_ARADDR[55]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[57]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[53]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[57]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[57]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[57]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[57]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[57]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[57]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[57]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[57]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[57]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[57]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[57]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[57]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1__0_n_7 ),
        .Q(m_axi_gmem1_ARADDR[56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1__0_n_6 ),
        .Q(m_axi_gmem1_ARADDR[57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_4 ),
        .Q(m_axi_gmem1_ARADDR[3]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[5]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_5__0_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[5]_i_6__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_7__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_8__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_9__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1__0_n_5 ),
        .Q(m_axi_gmem1_ARADDR[58]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1__0_n_4 ),
        .Q(m_axi_gmem1_ARADDR[59]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[61]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[57]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[61]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[61]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[61]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[61]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[61]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[61]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[61]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[61]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[61]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[61]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[61]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[61]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[63]_i_2__0_n_7 ),
        .Q(m_axi_gmem1_ARADDR[60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[63]_i_2__0_n_6 ),
        .Q(m_axi_gmem1_ARADDR[61]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[63]_i_2__0 
       (.CI(\could_multi_bursts.addr_buf_reg[61]_i_1__0_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[63]_i_2__0_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[63]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[63]_i_2__0_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[63]_i_2__0_n_6 ,\could_multi_bursts.addr_buf_reg[63]_i_2__0_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[63]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[63]_i_4__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_7 ),
        .Q(m_axi_gmem1_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_6 ),
        .Q(m_axi_gmem1_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_5 ),
        .Q(m_axi_gmem1_ARADDR[6]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_4 ),
        .Q(m_axi_gmem1_ARADDR[7]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[9]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[9]_i_2__0_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[9]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[9]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[9]_i_5__0_n_0 ,\could_multi_bursts.addr_buf[9]_i_6__0_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1__1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \could_multi_bursts.addr_step[3]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h4888)) 
    \could_multi_bursts.addr_step[4]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h48888888)) 
    \could_multi_bursts.addr_step[5]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'hB3333333)) 
    \could_multi_bursts.addr_step[6]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[4]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \could_multi_bursts.burst_valid_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_gmem1_ARREADY),
        .O(\could_multi_bursts.burst_valid_i_1__1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__1_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.last_loop_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt[2]_i_2__1_n_0 ),
        .I1(\could_multi_bursts.loop_cnt[1]_i_2__1_n_0 ),
        .I2(\could_multi_bursts.loop_cnt[0]_i_2__1_n_0 ),
        .I3(\could_multi_bursts.loop_cnt[3]_i_2__1_n_0 ),
        .I4(\could_multi_bursts.loop_cnt[5]_i_5__1_n_0 ),
        .I5(\could_multi_bursts.loop_cnt[4]_i_2__1_n_0 ),
        .O(\could_multi_bursts.last_loop_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \could_multi_bursts.last_loop_i_3__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_3__1_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_reg_i_1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(ap_rst_n_inv));
  MUXF7 \could_multi_bursts.last_loop_reg_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2__1_n_0 ),
        .I1(\could_multi_bursts.last_loop_i_3__1_n_0 ),
        .O(\could_multi_bursts.last_loop_reg_i_1_n_0 ),
        .S(rs_req_n_2));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[0]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [0]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[1]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [1]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[2]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [3]));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [0]),
        .Q(m_axi_gmem1_ARLEN[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [1]),
        .Q(m_axi_gmem1_ARLEN[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [2]),
        .Q(m_axi_gmem1_ARLEN[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [3]),
        .Q(m_axi_gmem1_ARLEN[3]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD5FF555515005555)) 
    \could_multi_bursts.loop_cnt[0]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(ost_ctrl_valid),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(req_handling_reg_n_0),
        .I5(\could_multi_bursts.loop_cnt[0]_i_2__1_n_0 ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[0]_i_2__1 
       (.I0(beat_len[4]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[4]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[4]),
        .O(\could_multi_bursts.loop_cnt[0]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \could_multi_bursts.loop_cnt[1]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(rs_req_n_2),
        .I3(\could_multi_bursts.loop_cnt[1]_i_2__1_n_0 ),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[1]_i_2__1 
       (.I0(beat_len[5]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[5]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[5]),
        .O(\could_multi_bursts.loop_cnt[1]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \could_multi_bursts.loop_cnt[2]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(rs_req_n_2),
        .I4(\could_multi_bursts.loop_cnt[2]_i_2__1_n_0 ),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[2]_i_2__1 
       (.I0(beat_len[6]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[6]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[6]),
        .O(\could_multi_bursts.loop_cnt[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \could_multi_bursts.loop_cnt[3]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(rs_req_n_2),
        .I5(\could_multi_bursts.loop_cnt[3]_i_2__1_n_0 ),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[3]_i_2__1 
       (.I0(beat_len[7]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[7]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[7]),
        .O(\could_multi_bursts.loop_cnt[3]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \could_multi_bursts.loop_cnt[4]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3__1_n_0 ),
        .I2(rs_req_n_2),
        .I3(\could_multi_bursts.loop_cnt[4]_i_2__1_n_0 ),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[4]_i_2__1 
       (.I0(beat_len[8]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[8]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[8]),
        .O(\could_multi_bursts.loop_cnt[4]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hCACA0ACA)) 
    \could_multi_bursts.loop_cnt[5]_i_1__1 
       (.I0(req_handling_reg_n_0),
        .I1(ost_ctrl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(m_axi_gmem1_ARREADY),
        .O(\could_multi_bursts.last_loop ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \could_multi_bursts.loop_cnt[5]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I2(\could_multi_bursts.loop_cnt[5]_i_3__1_n_0 ),
        .I3(rs_req_n_2),
        .I4(\could_multi_bursts.loop_cnt[5]_i_5__1_n_0 ),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.loop_cnt[5]_i_3__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[5]_i_5__1 
       (.I0(beat_len[9]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[9]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[9]),
        .O(\could_multi_bursts.loop_cnt[5]_i_5__1_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFAABFAAFFAABFAA)) 
    \could_multi_bursts.sect_handling_i_1__1 
       (.I0(req_handling_reg_n_0),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(\could_multi_bursts.burst_valid_reg_0 ),
        .I5(m_axi_gmem1_ARREADY),
        .O(\could_multi_bursts.sect_handling_i_1__1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_128,rs_req_n_129,rs_req_n_130,rs_req_n_131}),
        .O({end_from_4k1[3:2],NLW_end_from_4k1_carry_O_UNCONNECTED[1:0]}),
        .S({rs_req_n_164,rs_req_n_165,rs_req_n_166,rs_req_n_167}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_124,rs_req_n_125,rs_req_n_126,rs_req_n_127}),
        .O(end_from_4k1[7:4]),
        .S({rs_req_n_168,rs_req_n_169,rs_req_n_170,rs_req_n_171}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3],end_from_4k1_carry__1_n_1,end_from_4k1_carry__1_n_2,end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rs_req_n_121,rs_req_n_122,rs_req_n_123}),
        .O(end_from_4k1[11:8]),
        .S({rs_req_n_172,rs_req_n_173,rs_req_n_174,rs_req_n_175}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(ap_rst_n_inv));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__1
       (.I0(last_sect_reg_n_0),
        .I1(rs_req_n_132),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_10__1
       (.I0(sect_total_buf_reg[9]),
        .I1(sect_total[9]),
        .I2(sect_total_buf_reg[13]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[13]),
        .O(last_sect_i_10__1_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_11__1
       (.I0(sect_total_buf_reg[2]),
        .I1(sect_total[2]),
        .I2(sect_total_buf_reg[7]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[7]),
        .O(last_sect_i_11__1_n_0));
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    last_sect_i_12__1
       (.I0(sect_total_buf_reg[19]),
        .I1(sect_total[19]),
        .I2(sect_total_buf_reg[0]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[0]),
        .O(last_sect_i_12__1_n_0));
  LUT5 #(
    .INIT(32'h00000004)) 
    last_sect_i_2__1
       (.I0(last_sect_i_3__1_n_0),
        .I1(last_sect_i_4__1_n_0),
        .I2(last_sect_i_5__1_n_0),
        .I3(last_sect_i_6__1_n_0),
        .I4(last_sect_i_7__1_n_0),
        .O(last_sect_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_3__1
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .I3(sect_total[15]),
        .I4(sect_total_buf_reg[15]),
        .I5(last_sect_i_8__1_n_0),
        .O(last_sect_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    last_sect_i_4__1
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .I3(sect_total[12]),
        .I4(sect_total_buf_reg[12]),
        .I5(last_sect_i_9__1_n_0),
        .O(last_sect_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_5__1
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_10__1_n_0),
        .O(last_sect_i_5__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_6__1
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[3]),
        .I4(sect_total_buf_reg[3]),
        .I5(last_sect_i_11__1_n_0),
        .O(last_sect_i_6__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_7__1
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .I3(sect_total[1]),
        .I4(sect_total_buf_reg[1]),
        .I5(last_sect_i_12__1_n_0),
        .O(last_sect_i_7__1_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_8__1
       (.I0(sect_total_buf_reg[14]),
        .I1(sect_total[14]),
        .I2(sect_total_buf_reg[17]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[17]),
        .O(last_sect_i_8__1_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_9__1
       (.I0(sect_total_buf_reg[8]),
        .I1(sect_total[8]),
        .I2(sect_total_buf_reg[11]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[11]),
        .O(last_sect_i_9__1_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_1),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h80800080)) 
    \mem_reg[14][0]_srl15_i_1__7 
       (.I0(\dout_reg[0] ),
        .I1(ost_ctrl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(m_axi_gmem1_ARREADY),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__5 
       (.I0(last_sect_buf),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_133),
        .Q(req_handling_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_kernel_gmem1_m_axi_reg_slice rs_req
       (.D({rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57}),
        .E(first_sect),
        .Q({p_1_in,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122,rs_req_n_123,rs_req_n_124,rs_req_n_125,rs_req_n_126,rs_req_n_127,rs_req_n_128,rs_req_n_129,rs_req_n_130,rs_req_n_131}),
        .S({\sect_total[3]_i_13__0_n_0 ,\sect_total[3]_i_14__0_n_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.last_loop_reg (rs_req_n_2),
        .\could_multi_bursts.len_buf_reg[0] (\could_multi_bursts.burst_valid_reg_0 ),
        .\data_p1_reg[11]_0 ({rs_req_n_172,rs_req_n_173,rs_req_n_174,rs_req_n_175}),
        .\data_p1_reg[3]_0 ({rs_req_n_164,rs_req_n_165,rs_req_n_166,rs_req_n_167}),
        .\data_p1_reg[75]_0 (beat_len1),
        .\data_p1_reg[7]_0 ({rs_req_n_168,rs_req_n_169,rs_req_n_170,rs_req_n_171}),
        .\data_p1_reg[95]_0 (sect_total1),
        .\data_p2_reg[95]_0 (D),
        .first_sect_reg(\could_multi_bursts.sect_handling_reg_n_0 ),
        .first_sect_reg_0(\could_multi_bursts.last_loop_reg_n_0 ),
        .last_sect_reg(rs_req_n_133),
        .last_sect_reg_0(last_sect_i_2__1_n_0),
        .load_p2(load_p2),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARREADY_0(ost_ctrl_valid),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .req_handling_reg(last_sect_reg_n_0),
        .req_handling_reg_0(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_3_0 (sect_total),
        .\sect_total_reg[15] (rs_req_n_132),
        .\sect_total_reg[3] ({\sect_total[3]_i_4__0_n_0 ,\sect_total[3]_i_5__0_n_0 ,\sect_total[3]_i_6__0_n_0 ,\sect_total[3]_i_7__0_n_0 }),
        .\sect_total_reg[3]_i_2__1_0 ({\sect_total[3]_i_9__0_n_0 ,\sect_total[3]_i_10__0_n_0 ,\sect_total[3]_i_11__0_n_0 ,\sect_total[3]_i_12__0_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT6 #(
    .INIT(64'h00008F00FFFFFFFF)) 
    \sect_addr_buf[11]_i_1__1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(ost_ctrl_valid),
        .I2(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I3(req_handling_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__1 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__1 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__1 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__1 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__1 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__1 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__1 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__1 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__1 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__1 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__1 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__1 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__1 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__1 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__1 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__1 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__1 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__1 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__1 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__1 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__1 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__1 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__1 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__1 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__1 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__1 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__1 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__1 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__1 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__1 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__1 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__1 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  LUT6 #(
    .INIT(64'h8AAA00AA00AA00AA)) 
    \sect_addr_buf[63]_i_1__1 
       (.I0(req_handling_reg_n_0),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .I5(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2__0 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S(sect_cnt[48:45]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,sect_cnt[51:49]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S(sect_cnt[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S(sect_cnt[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S(sect_cnt[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S(sect_cnt[32:29]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S(sect_cnt[36:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S(sect_cnt[40:37]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S(sect_cnt[44:41]));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_57),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_56),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[32]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[33]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[34]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[35]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[36]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[37]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[38]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[39]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[40]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[41]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[42]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[43]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[44]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[45]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[46]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[47]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[48]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[49]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[50]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[51]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[0]_i_1__1 
       (.I0(beat_len[0]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[0]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[1]_i_1__1 
       (.I0(beat_len[1]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[1]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[2]_i_1__1 
       (.I0(beat_len[2]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[2]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[2]),
        .O(\sect_len_buf[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[3]_i_1__1 
       (.I0(beat_len[3]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[3]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[3]),
        .O(\sect_len_buf[3]_i_1__1_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_10__0 
       (.I0(p_1_in[6]),
        .I1(rs_req_n_125),
        .O(\sect_total[3]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_11__0 
       (.I0(p_1_in[5]),
        .I1(rs_req_n_126),
        .O(\sect_total[3]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_12__0 
       (.I0(p_1_in[4]),
        .I1(rs_req_n_127),
        .O(\sect_total[3]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_13__0 
       (.I0(p_1_in[3]),
        .I1(rs_req_n_128),
        .O(\sect_total[3]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_14__0 
       (.I0(p_1_in[2]),
        .I1(rs_req_n_129),
        .O(\sect_total[3]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_4__0 
       (.I0(p_1_in[11]),
        .I1(rs_req_n_120),
        .O(\sect_total[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_5__0 
       (.I0(p_1_in[10]),
        .I1(rs_req_n_121),
        .O(\sect_total[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_6__0 
       (.I0(p_1_in[9]),
        .I1(rs_req_n_122),
        .O(\sect_total[3]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_7__0 
       (.I0(p_1_in[8]),
        .I1(rs_req_n_123),
        .O(\sect_total[3]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_9__0 
       (.I0(p_1_in[7]),
        .I1(rs_req_n_124),
        .O(\sect_total[3]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_2__1 
       (.I0(sect_total_buf_reg[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[3]),
        .O(\sect_total_buf[0]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_3__1 
       (.I0(sect_total_buf_reg[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[2]),
        .O(\sect_total_buf[0]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_4__1 
       (.I0(sect_total_buf_reg[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[1]),
        .O(\sect_total_buf[0]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_5__1 
       (.I0(sect_total_buf_reg[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[0]),
        .O(\sect_total_buf[0]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_2__1 
       (.I0(sect_total_buf_reg[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[15]),
        .O(\sect_total_buf[12]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_3__1 
       (.I0(sect_total_buf_reg[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[14]),
        .O(\sect_total_buf[12]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_4__1 
       (.I0(sect_total_buf_reg[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[13]),
        .O(\sect_total_buf[12]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_5__1 
       (.I0(sect_total_buf_reg[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[12]),
        .O(\sect_total_buf[12]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_2__1 
       (.I0(sect_total_buf_reg[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[19]),
        .O(\sect_total_buf[16]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_3__1 
       (.I0(sect_total_buf_reg[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[18]),
        .O(\sect_total_buf[16]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_4__1 
       (.I0(sect_total_buf_reg[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[17]),
        .O(\sect_total_buf[16]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_5__1 
       (.I0(sect_total_buf_reg[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[16]),
        .O(\sect_total_buf[16]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_2__1 
       (.I0(sect_total_buf_reg[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[7]),
        .O(\sect_total_buf[4]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_3__1 
       (.I0(sect_total_buf_reg[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[6]),
        .O(\sect_total_buf[4]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_4__1 
       (.I0(sect_total_buf_reg[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[5]),
        .O(\sect_total_buf[4]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_5__1 
       (.I0(sect_total_buf_reg[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[4]),
        .O(\sect_total_buf[4]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_2__1 
       (.I0(sect_total_buf_reg[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[11]),
        .O(\sect_total_buf[8]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_3__1 
       (.I0(sect_total_buf_reg[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[10]),
        .O(\sect_total_buf[8]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_4__1 
       (.I0(sect_total_buf_reg[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[9]),
        .O(\sect_total_buf[8]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_5__1 
       (.I0(sect_total_buf_reg[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[8]),
        .O(\sect_total_buf[8]_i_5__1_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__1_n_0 ,\sect_total_buf_reg[0]_i_1__1_n_1 ,\sect_total_buf_reg[0]_i_1__1_n_2 ,\sect_total_buf_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__1_n_4 ,\sect_total_buf_reg[0]_i_1__1_n_5 ,\sect_total_buf_reg[0]_i_1__1_n_6 ,\sect_total_buf_reg[0]_i_1__1_n_7 }),
        .S({\sect_total_buf[0]_i_2__1_n_0 ,\sect_total_buf[0]_i_3__1_n_0 ,\sect_total_buf[0]_i_4__1_n_0 ,\sect_total_buf[0]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__1 
       (.CI(\sect_total_buf_reg[8]_i_1__1_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1__1_n_0 ,\sect_total_buf_reg[12]_i_1__1_n_1 ,\sect_total_buf_reg[12]_i_1__1_n_2 ,\sect_total_buf_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__1_n_4 ,\sect_total_buf_reg[12]_i_1__1_n_5 ,\sect_total_buf_reg[12]_i_1__1_n_6 ,\sect_total_buf_reg[12]_i_1__1_n_7 }),
        .S({\sect_total_buf[12]_i_2__1_n_0 ,\sect_total_buf[12]_i_3__1_n_0 ,\sect_total_buf[12]_i_4__1_n_0 ,\sect_total_buf[12]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__1 
       (.CI(\sect_total_buf_reg[12]_i_1__1_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__1_n_1 ,\sect_total_buf_reg[16]_i_1__1_n_2 ,\sect_total_buf_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__1_n_4 ,\sect_total_buf_reg[16]_i_1__1_n_5 ,\sect_total_buf_reg[16]_i_1__1_n_6 ,\sect_total_buf_reg[16]_i_1__1_n_7 }),
        .S({\sect_total_buf[16]_i_2__1_n_0 ,\sect_total_buf[16]_i_3__1_n_0 ,\sect_total_buf[16]_i_4__1_n_0 ,\sect_total_buf[16]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__1 
       (.CI(\sect_total_buf_reg[0]_i_1__1_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1__1_n_0 ,\sect_total_buf_reg[4]_i_1__1_n_1 ,\sect_total_buf_reg[4]_i_1__1_n_2 ,\sect_total_buf_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__1_n_4 ,\sect_total_buf_reg[4]_i_1__1_n_5 ,\sect_total_buf_reg[4]_i_1__1_n_6 ,\sect_total_buf_reg[4]_i_1__1_n_7 }),
        .S({\sect_total_buf[4]_i_2__1_n_0 ,\sect_total_buf[4]_i_3__1_n_0 ,\sect_total_buf[4]_i_4__1_n_0 ,\sect_total_buf[4]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__1 
       (.CI(\sect_total_buf_reg[4]_i_1__1_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1__1_n_0 ,\sect_total_buf_reg[8]_i_1__1_n_1 ,\sect_total_buf_reg[8]_i_1__1_n_2 ,\sect_total_buf_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__1_n_4 ,\sect_total_buf_reg[8]_i_1__1_n_5 ,\sect_total_buf_reg[8]_i_1__1_n_6 ,\sect_total_buf_reg[8]_i_1__1_n_7 }),
        .S({\sect_total_buf[8]_i_2__1_n_0 ,\sect_total_buf[8]_i_3__1_n_0 ,\sect_total_buf[8]_i_4__1_n_0 ,\sect_total_buf[8]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_121),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_120),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_129),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_128),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_127),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_126),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_125),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_124),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_123),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_122),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1__0 
       (.I0(rs_req_n_129),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1__0 
       (.I0(rs_req_n_128),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1__0 
       (.I0(rs_req_n_127),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1__0 
       (.I0(rs_req_n_126),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1__0 
       (.I0(rs_req_n_125),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1__0 
       (.I0(rs_req_n_124),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1__0 
       (.I0(rs_req_n_123),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1__0 
       (.I0(rs_req_n_122),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1__0 
       (.I0(rs_req_n_121),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1__0 
       (.I0(rs_req_n_120),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_gmem1_m_axi_fifo" *) 
module bd_0_hls_inst_0_kernel_gmem1_m_axi_fifo__parameterized0
   (gmem1_ARREADY,
    E,
    Q,
    S,
    \dout_reg[72] ,
    \dout_reg[68] ,
    D,
    \dout_reg[80] ,
    \dout_reg[84] ,
    \dout_reg[88] ,
    \dout_reg[92] ,
    \dout_reg[94] ,
    tmp_valid_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    push,
    \dout_reg[0] ,
    ARREADY_Dummy,
    \dout_reg[0]_0 ,
    in);
  output gmem1_ARREADY;
  output [0:0]E;
  output [94:0]Q;
  output [3:0]S;
  output [3:0]\dout_reg[72] ;
  output [3:0]\dout_reg[68] ;
  output [0:0]D;
  output [3:0]\dout_reg[80] ;
  output [3:0]\dout_reg[84] ;
  output [3:0]\dout_reg[88] ;
  output [3:0]\dout_reg[92] ;
  output [1:0]\dout_reg[94] ;
  output tmp_valid_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input push;
  input \dout_reg[0] ;
  input ARREADY_Dummy;
  input \dout_reg[0]_0 ;
  input [94:0]in;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [94:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire [3:0]\dout_reg[68] ;
  wire [3:0]\dout_reg[72] ;
  wire [3:0]\dout_reg[80] ;
  wire [3:0]\dout_reg[84] ;
  wire [3:0]\dout_reg[88] ;
  wire [3:0]\dout_reg[92] ;
  wire [1:0]\dout_reg[94] ;
  wire dout_vld_i_1__14_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__17_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__14_n_0;
  wire gmem1_ARREADY;
  wire [94:0]in;
  wire \mOutPtr[0]_i_1__14_n_0 ;
  wire \mOutPtr[1]_i_1__15_n_0 ;
  wire \mOutPtr[2]_i_1__15_n_0 ;
  wire \mOutPtr[3]_i_1__14_n_0 ;
  wire \mOutPtr[3]_i_2__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[1]_i_1__0_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire rreq_valid;
  wire tmp_valid_reg;

  bd_0_hls_inst_0_kernel_gmem1_m_axi_srl__parameterized0 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (\dout_reg[0] ),
        .\dout_reg[68]_0 (\dout_reg[68] ),
        .\dout_reg[72]_0 (\dout_reg[72] ),
        .\dout_reg[80]_0 (\dout_reg[80] ),
        .\dout_reg[84]_0 (\dout_reg[84] ),
        .\dout_reg[88]_0 (\dout_reg[88] ),
        .\dout_reg[92]_0 (\dout_reg[92] ),
        .\dout_reg[94]_0 (\dout_reg[94] ),
        .\dout_reg[94]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[94]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[94]_3 (\raddr_reg_n_0_[2] ),
        .in(in),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'hFFFF2A00)) 
    dout_vld_i_1__14
       (.I0(rreq_valid),
        .I1(\dout_reg[0] ),
        .I2(ARREADY_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(empty_n_reg_n_0),
        .O(dout_vld_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__14_n_0),
        .Q(rreq_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFEF0FE0)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__17_n_0),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(pop),
        .I3(push),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    empty_n_i_2__17
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(empty_n_i_2__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFDFFF55FFDF55)) 
    full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__17_n_0),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push),
        .I4(pop),
        .I5(gmem1_ARREADY),
        .O(full_n_i_1__14_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_0),
        .Q(gmem1_ARREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__15 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'hA96AA9A9)) 
    \mOutPtr[2]_i_1__15 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(push),
        .O(\mOutPtr[2]_i_1__15_n_0 ));
  LUT6 #(
    .INIT(64'h2A00FFFFD5FF0000)) 
    \mOutPtr[3]_i_1__14 
       (.I0(rreq_valid),
        .I1(\dout_reg[0] ),
        .I2(ARREADY_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(empty_n_reg_n_0),
        .I5(push),
        .O(\mOutPtr[3]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \mOutPtr[3]_i_2__2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(pop),
        .I5(push),
        .O(\mOutPtr[3]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[0]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[1]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[2]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[3]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h9999BBBB66624440)) 
    \raddr[0]_i_1__0 
       (.I0(push),
        .I1(pop),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(empty_n_reg_n_0),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF005FA0F00CFF00)) 
    \raddr[1]_i_1__0 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC6CCCCCC0CCCC)) 
    \raddr[2]_i_1__0 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \tmp_addr[63]_i_1__0 
       (.I0(rreq_valid),
        .I1(\dout_reg[0] ),
        .I2(ARREADY_Dummy),
        .I3(\dout_reg[0]_0 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "kernel_gmem1_m_axi_fifo" *) 
module bd_0_hls_inst_0_kernel_gmem1_m_axi_fifo__parameterized2
   (full_n_reg_0,
    din,
    push,
    ost_ctrl_info,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    ost_ctrl_valid,
    \mOutPtr_reg[0]_0 ,
    Q,
    RREADY_Dummy,
    \dout_reg[0] );
  output full_n_reg_0;
  output [0:0]din;
  input push;
  input ost_ctrl_info;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input ost_ctrl_valid;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]Q;
  input RREADY_Dummy;
  input [0:0]\dout_reg[0] ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire [0:0]din;
  wire [0:0]\dout_reg[0] ;
  wire dout_vld_i_1__17_n_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_i_2__16_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__17_n_0;
  wire full_n_i_2__16_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__17_n_0 ;
  wire \mOutPtr[1]_i_1__16_n_0 ;
  wire \mOutPtr[2]_i_1__16_n_0 ;
  wire \mOutPtr[3]_i_1__15_n_0 ;
  wire \mOutPtr[4]_i_1__12_n_0 ;
  wire \mOutPtr[4]_i_2__9_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__8_n_0 ;
  wire \raddr[1]_i_1__7_n_0 ;
  wire \raddr[2]_i_1__8_n_0 ;
  wire \raddr[3]_i_1__8_n_0 ;
  wire \raddr[3]_i_2__8_n_0 ;
  wire \raddr[3]_i_3__8_n_0 ;
  wire [3:0]raddr_reg;

  bd_0_hls_inst_0_kernel_gmem1_m_axi_srl__parameterized1 U_fifo_srl
       (.Q(raddr_reg),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .din(din),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[0]_1 (Q),
        .\dout_reg[0]_2 (\dout_reg[0] ),
        .ost_ctrl_info(ost_ctrl_info),
        .pop(pop),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    dout_vld_i_1__17
       (.I0(burst_valid),
        .I1(\dout_reg[0] ),
        .I2(RREADY_Dummy),
        .I3(Q),
        .I4(empty_n_reg_n_0),
        .O(dout_vld_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__17_n_0),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__1
       (.I0(empty_n_i_2__16_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__16
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_2__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__17
       (.I0(ap_rst_n),
        .I1(full_n_i_2__16_n_0),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__16
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__16_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__17_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__17 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__16 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__16 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__15 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1__15_n_0 ));
  LUT6 #(
    .INIT(64'h2AFFD500D500D500)) 
    \mOutPtr[4]_i_1__12 
       (.I0(burst_valid),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Q),
        .I3(empty_n_reg_n_0),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_0),
        .O(\mOutPtr[4]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__9 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[4]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h0080808088888888)) 
    \mOutPtr[4]_i_3__8 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(burst_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(Q),
        .I5(empty_n_reg_n_0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__12_n_0 ),
        .D(\mOutPtr[0]_i_1__17_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__12_n_0 ),
        .D(\mOutPtr[1]_i_1__16_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__12_n_0 ),
        .D(\mOutPtr[2]_i_1__16_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__12_n_0 ),
        .D(\mOutPtr[3]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__12_n_0 ),
        .D(\mOutPtr[4]_i_2__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__8 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \raddr[1]_i_1__7 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \raddr[2]_i_1__8 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[3]_i_1__8 
       (.I0(\raddr[3]_i_3__8_n_0 ),
        .I1(raddr_reg[3]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .I5(p_8_in),
        .O(\raddr[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAA9A9A9)) 
    \raddr[3]_i_2__8 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[0]),
        .I3(empty_n_reg_n_0),
        .I4(p_12_in),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \raddr[3]_i_3__8 
       (.I0(empty_n_reg_n_0),
        .I1(Q),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(burst_valid),
        .I4(full_n_reg_0),
        .I5(ost_ctrl_valid),
        .O(\raddr[3]_i_3__8_n_0 ));
  LUT6 #(
    .INIT(64'h0000D500D500D500)) 
    \raddr[3]_i_4__2 
       (.I0(burst_valid),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Q),
        .I3(empty_n_reg_n_0),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__8_n_0 ),
        .D(\raddr[0]_i_1__8_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__8_n_0 ),
        .D(\raddr[1]_i_1__7_n_0 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__8_n_0 ),
        .D(\raddr[2]_i_1__8_n_0 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__8_n_0 ),
        .D(\raddr[3]_i_2__8_n_0 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_gmem1_m_axi_fifo" *) 
module bd_0_hls_inst_0_kernel_gmem1_m_axi_fifo__parameterized2_0
   (ost_ctrl_ready,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ost_ctrl_valid,
    RBURST_READY_Dummy);
  output ost_ctrl_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_valid;
  input RBURST_READY_Dummy;

  wire RBURST_READY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__16_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__15_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__16_n_0;
  wire full_n_i_2__15_n_0;
  wire \mOutPtr[0]_i_1__16_n_0 ;
  wire \mOutPtr[1]_i_1__17_n_0 ;
  wire \mOutPtr[2]_i_1__17_n_0 ;
  wire \mOutPtr[3]_i_1__16_n_0 ;
  wire \mOutPtr[4]_i_1__13_n_0 ;
  wire \mOutPtr[4]_i_2__10_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire need_rlast;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire pop;

  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    dout_vld_i_1__16
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_0),
        .O(dout_vld_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__16_n_0),
        .Q(need_rlast),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hFFFF8C88)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__15_n_0),
        .I1(empty_n_reg_n_0),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(ost_ctrl_valid),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__15
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_2__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__16
       (.I0(ap_rst_n),
        .I1(full_n_i_2__15_n_0),
        .I2(ost_ctrl_valid),
        .I3(pop),
        .I4(ost_ctrl_ready),
        .O(full_n_i_1__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__15
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    full_n_i_3__2
       (.I0(empty_n_reg_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_0),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'h8AFF750075008AFF)) 
    \mOutPtr[1]_i_1__17 
       (.I0(empty_n_reg_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(ost_ctrl_valid),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__17 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__16 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1__16_n_0 ));
  LUT4 #(
    .INIT(16'h59AA)) 
    \mOutPtr[4]_i_1__13 
       (.I0(ost_ctrl_valid),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .I3(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__10 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[4]_i_2__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    \mOutPtr[4]_i_3__9 
       (.I0(ost_ctrl_valid),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .I3(empty_n_reg_n_0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__13_n_0 ),
        .D(\mOutPtr[0]_i_1__16_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__13_n_0 ),
        .D(\mOutPtr[1]_i_1__17_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__13_n_0 ),
        .D(\mOutPtr[2]_i_1__17_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__13_n_0 ),
        .D(\mOutPtr[3]_i_1__16_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__13_n_0 ),
        .D(\mOutPtr[4]_i_2__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_gmem1_m_axi_fifo" *) 
module bd_0_hls_inst_0_kernel_gmem1_m_axi_fifo__parameterized4
   (\bus_wide_gen.offset_valid ,
    full_n_reg_0,
    \dout_reg[3] ,
    Q,
    full_n_reg_1,
    \dout_reg[1] ,
    \dout_reg[3]_0 ,
    E,
    D,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ARREADY_Dummy,
    full_n_reg_2,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    beat_valid,
    dout,
    \dout_reg[0] ,
    \bus_wide_gen.data_buf_reg[31] ,
    gmem1_RVALID,
    ap_block_pp0_stage0_11001,
    ap_enable_reg_pp0_iter9,
    \dout_reg[3]_1 ,
    \dout_reg[1]_0 );
  output \bus_wide_gen.offset_valid ;
  output full_n_reg_0;
  output \dout_reg[3] ;
  output [1:0]Q;
  output full_n_reg_1;
  output \dout_reg[1] ;
  output \dout_reg[3]_0 ;
  output [0:0]E;
  output [7:0]D;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ARREADY_Dummy;
  input full_n_reg_2;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input beat_valid;
  input [8:0]dout;
  input \dout_reg[0] ;
  input \bus_wide_gen.data_buf_reg[31] ;
  input gmem1_RVALID;
  input ap_block_pp0_stage0_11001;
  input ap_enable_reg_pp0_iter9;
  input [1:0]\dout_reg[3]_1 ;
  input [1:0]\dout_reg[1]_0 ;

  wire ARREADY_Dummy;
  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_wide_gen.data_buf[31]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [8:0]dout;
  wire \dout_reg[0] ;
  wire \dout_reg[1] ;
  wire [1:0]\dout_reg[1]_0 ;
  wire \dout_reg[3] ;
  wire \dout_reg[3]_0 ;
  wire [1:0]\dout_reg[3]_1 ;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__13_n_0;
  wire empty_n_reg_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire gmem1_RVALID;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_1_in;
  wire pop;
  wire \raddr[0]_i_1__7_n_0 ;
  wire \raddr[3]_i_3__7_n_0 ;
  wire [3:0]raddr_reg;

  bd_0_hls_inst_0_kernel_gmem1_m_axi_srl__parameterized3 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10}),
        .E(U_fifo_srl_n_5),
        .Q(Q),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.data_buf[31]_i_6_n_0 ),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf_reg[31] ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg[1] ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .dout(dout),
        .\dout_reg[0]_0 (full_n_reg_1),
        .\dout_reg[0]_1 (\bus_wide_gen.offset_valid ),
        .\dout_reg[0]_2 (\dout_reg[0] ),
        .\dout_reg[1]_0 (\dout_reg[1] ),
        .\dout_reg[1]_1 (\dout_reg[1]_0 ),
        .\dout_reg[3]_0 (\dout_reg[3] ),
        .\dout_reg[3]_1 (\dout_reg[3]_0 ),
        .\dout_reg[3]_2 (raddr_reg),
        .\dout_reg[3]_3 (\dout_reg[3]_1 ),
        .dout_vld_reg(U_fifo_srl_n_15),
        .dout_vld_reg_0(E),
        .dout_vld_reg_1(D),
        .dout_vld_reg_2(empty_n_reg_n_0),
        .full_n_reg(full_n_reg_2),
        .full_n_reg_0(full_n_reg_0),
        .gmem1_RVALID(gmem1_RVALID),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .p_1_in(p_1_in),
        .pop(pop),
        .\raddr_reg[0] (\raddr[3]_i_3__7_n_0 ),
        .\raddr_reg[3] ({U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13}),
        .s_ready_t_reg(U_fifo_srl_n_6));
  LUT3 #(
    .INIT(8'h80)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(\bus_wide_gen.data_buf_reg[31] ),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(beat_valid),
        .O(\bus_wide_gen.data_buf[31]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_15),
        .Q(\bus_wide_gen.offset_valid ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEAAAFFFF2AAAC000)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__13_n_0),
        .I1(full_n_reg_0),
        .I2(full_n_reg_2),
        .I3(ARREADY_Dummy),
        .I4(pop),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__13
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_2__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__13
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_7),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1__6 
       (.I0(full_n_reg_0),
        .I1(full_n_reg_2),
        .I2(ARREADY_Dummy),
        .O(full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__7 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \raddr[3]_i_3__7 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[0]),
        .O(\raddr[3]_i_3__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(\raddr[0]_i_1__7_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_13),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_12),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_11),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_gmem1_m_axi_fifo" *) 
module bd_0_hls_inst_0_kernel_gmem1_m_axi_fifo__parameterized5
   (beat_valid,
    full_n_reg_0,
    mem_reg,
    dout,
    ready_for_outstanding,
    dout_vld_reg_0,
    dout_vld_reg_1,
    D,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \raddr_reg[7]_0 ,
    \bus_wide_gen.first_beat_reg ,
    push_0,
    \bus_wide_gen.offset_valid ,
    Q,
    \bus_wide_gen.data_buf_reg[23] ,
    gmem1_RVALID,
    \bus_wide_gen.data_buf_reg[23]_0 ,
    \bus_wide_gen.data_buf_reg[23]_1 ,
    din);
  output beat_valid;
  output full_n_reg_0;
  output mem_reg;
  output [8:0]dout;
  output ready_for_outstanding;
  output dout_vld_reg_0;
  output dout_vld_reg_1;
  output [23:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input \raddr_reg[7]_0 ;
  input \bus_wide_gen.first_beat_reg ;
  input push_0;
  input \bus_wide_gen.offset_valid ;
  input [1:0]Q;
  input \bus_wide_gen.data_buf_reg[23] ;
  input gmem1_RVALID;
  input \bus_wide_gen.data_buf_reg[23]_0 ;
  input [23:0]\bus_wide_gen.data_buf_reg[23]_1 ;
  input [33:0]din;

  wire [23:0]D;
  wire [1:0]Q;
  wire U_fifo_mem_n_11;
  wire U_fifo_mem_n_12;
  wire U_fifo_mem_n_14;
  wire U_fifo_mem_n_15;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[23]_0 ;
  wire [23:0]\bus_wide_gen.data_buf_reg[23]_1 ;
  wire \bus_wide_gen.first_beat_reg ;
  wire \bus_wide_gen.offset_valid ;
  wire [33:0]din;
  wire [8:0]dout;
  wire dout_vld_i_1__15_n_0;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__14_n_0;
  wire empty_n_i_3__3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__15_n_0;
  wire full_n_i_2__14_n_0;
  wire full_n_i_3__3_n_0;
  wire full_n_reg_0;
  wire gmem1_RVALID;
  wire \mOutPtr[0]_i_1__15_n_0 ;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire \mOutPtr[2]_i_1__13_n_0 ;
  wire \mOutPtr[3]_i_1__17_n_0 ;
  wire \mOutPtr[4]_i_1__10_n_0 ;
  wire \mOutPtr[4]_i_2__11_n_0 ;
  wire \mOutPtr[4]_i_3__10_n_0 ;
  wire \mOutPtr[5]_i_1__1_n_0 ;
  wire \mOutPtr[5]_i_2__0_n_0 ;
  wire \mOutPtr[5]_i_3__0_n_0 ;
  wire \mOutPtr[6]_i_1__1_n_0 ;
  wire \mOutPtr[7]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_2__0_n_0 ;
  wire \mOutPtr[7]_i_3__0_n_0 ;
  wire \mOutPtr[8]_i_1__0_n_0 ;
  wire \mOutPtr[8]_i_2__0_n_0 ;
  wire \mOutPtr[8]_i_3__0_n_0 ;
  wire \mOutPtr[8]_i_4__0_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire \mOutPtr_reg_n_0_[8] ;
  wire mem_reg;
  wire pop;
  wire push_0;
  wire \raddr[0]_i_1__9_n_0 ;
  wire \raddr[1]_i_1__8_n_0 ;
  wire \raddr[2]_i_1__9_n_0 ;
  wire \raddr[3]_i_1__9_n_0 ;
  wire \raddr[5]_i_1_n_0 ;
  wire \raddr[6]_i_1_n_0 ;
  wire \raddr[7]_i_2_n_0 ;
  wire \raddr_reg[7]_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire \raddr_reg_n_0_[4] ;
  wire \raddr_reg_n_0_[5] ;
  wire \raddr_reg_n_0_[6] ;
  wire \raddr_reg_n_0_[7] ;
  wire ready_for_outstanding;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[1]_i_2__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[3]_i_2__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[7]_i_1__0_n_0 ;
  wire \waddr[7]_i_2__0_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;

  bd_0_hls_inst_0_kernel_gmem1_m_axi_mem__parameterized0 U_fifo_mem
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.data_buf_reg[23] (beat_valid),
        .\bus_wide_gen.data_buf_reg[23]_0 (\bus_wide_gen.data_buf_reg[23] ),
        .\bus_wide_gen.data_buf_reg[23]_1 (\bus_wide_gen.data_buf_reg[23]_0 ),
        .\bus_wide_gen.data_buf_reg[23]_2 (\bus_wide_gen.data_buf_reg[23]_1 ),
        .\bus_wide_gen.first_beat_reg (\bus_wide_gen.first_beat_reg ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .din(din),
        .dout(dout),
        .dout_vld_reg(dout_vld_reg_0),
        .mem_reg_0(mem_reg),
        .mem_reg_1({\waddr_reg_n_0_[7] ,\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .pop(pop),
        .push_0(push_0),
        .\raddr_reg[2] (U_fifo_mem_n_15),
        .\raddr_reg[3] (U_fifo_mem_n_14),
        .\raddr_reg[4] (U_fifo_mem_n_12),
        .\raddr_reg[6] (U_fifo_mem_n_11),
        .\raddr_reg[7] (\raddr_reg[7]_0 ),
        .\raddr_reg[7]_0 (empty_n_reg_n_0),
        .\raddr_reg_reg[3]_0 (\raddr_reg_n_0_[0] ),
        .\raddr_reg_reg[3]_1 (\raddr_reg_n_0_[1] ),
        .\raddr_reg_reg[3]_2 (\raddr_reg_n_0_[2] ),
        .\raddr_reg_reg[3]_3 (\raddr_reg_n_0_[3] ),
        .\raddr_reg_reg[4]_0 (\raddr_reg_n_0_[4] ),
        .\raddr_reg_reg[5]_0 (\raddr_reg_n_0_[5] ),
        .\raddr_reg_reg[7]_0 (\raddr_reg_n_0_[6] ),
        .\raddr_reg_reg[7]_1 (\raddr_reg_n_0_[7] ),
        .ready_for_outstanding(ready_for_outstanding));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_wide_gen.data_valid_i_1__1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(gmem1_RVALID),
        .O(dout_vld_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hEC)) 
    dout_vld_i_1__15
       (.I0(beat_valid),
        .I1(empty_n_reg_n_0),
        .I2(\raddr_reg[7]_0 ),
        .O(dout_vld_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__15_n_0),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__14_n_0),
        .I1(pop),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__14
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .I3(\mOutPtr_reg_n_0_[8] ),
        .I4(empty_n_i_3__3_n_0),
        .O(empty_n_i_2__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__3
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_3__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1__15
       (.I0(ap_rst_n),
        .I1(full_n_i_2__14_n_0),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(pop),
        .O(full_n_i_1__15_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    full_n_i_2__14
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr_reg_n_0_[8] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(full_n_i_3__3_n_0),
        .O(full_n_i_2__14_n_0));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    full_n_i_3__3
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_3__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__13 
       (.I0(pop),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hA96AA9A9A9A9A9A9)) 
    \mOutPtr[2]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(full_n_reg_0),
        .O(\mOutPtr[2]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \mOutPtr[3]_i_1__17 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(pop),
        .I5(push_0),
        .O(\mOutPtr[3]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAA9A9A95AA9A9)) 
    \mOutPtr[4]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr[4]_i_2__11_n_0 ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(pop),
        .I4(push_0),
        .I5(\mOutPtr[4]_i_3__10_n_0 ),
        .O(\mOutPtr[4]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[4]_i_2__11 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[4]_i_2__11_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[4]_i_3__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[4]_i_3__10_n_0 ));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    \mOutPtr[5]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr[5]_i_2__0_n_0 ),
        .I2(pop),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(full_n_reg_0),
        .I5(\mOutPtr[5]_i_3__0_n_0 ),
        .O(\mOutPtr[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[5]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFBFFF7F0080)) 
    \mOutPtr[6]_i_1__1 
       (.I0(\mOutPtr[7]_i_2__0_n_0 ),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(pop),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .I5(\mOutPtr[7]_i_3__0_n_0 ),
        .O(\mOutPtr[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF7080CF3F708FF00)) 
    \mOutPtr[7]_i_1__0 
       (.I0(\mOutPtr[7]_i_2__0_n_0 ),
        .I1(push_0),
        .I2(pop),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .I5(\mOutPtr[7]_i_3__0_n_0 ),
        .O(\mOutPtr[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[7]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mOutPtr[7]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[7]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[8]_i_1__0 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9A669A9A9AAA9A9A)) 
    \mOutPtr[8]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[8] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr[8]_i_3__0_n_0 ),
        .I3(pop),
        .I4(push_0),
        .I5(\mOutPtr[8]_i_4__0_n_0 ),
        .O(\mOutPtr[8]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \mOutPtr[8]_i_3__0 
       (.I0(\mOutPtr[4]_i_2__11_n_0 ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[8]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \mOutPtr[8]_i_4__0 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr[4]_i_3__10_n_0 ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[8]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__17_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[5]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[6]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[7]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[8]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__9 
       (.I0(U_fifo_mem_n_11),
        .I1(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__9_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[1]_i_1__8 
       (.I0(U_fifo_mem_n_11),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[1] ),
        .O(\raddr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \raddr[2]_i_1__9 
       (.I0(U_fifo_mem_n_11),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[2] ),
        .O(\raddr[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \raddr[3]_i_1__9 
       (.I0(U_fifo_mem_n_11),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[3] ),
        .O(\raddr[3]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[5]_i_1 
       (.I0(U_fifo_mem_n_11),
        .I1(U_fifo_mem_n_14),
        .I2(\raddr_reg_n_0_[5] ),
        .O(\raddr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[6]_i_1 
       (.I0(U_fifo_mem_n_11),
        .I1(U_fifo_mem_n_12),
        .I2(\raddr_reg_n_0_[6] ),
        .O(\raddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \raddr[7]_i_2 
       (.I0(U_fifo_mem_n_11),
        .I1(\raddr_reg_n_0_[6] ),
        .I2(U_fifo_mem_n_12),
        .I3(\raddr_reg_n_0_[7] ),
        .O(\raddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__9_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__8_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__9_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__9_n_0 ),
        .Q(\raddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(U_fifo_mem_n_15),
        .Q(\raddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_0 ),
        .Q(\raddr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr[7]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1__0 
       (.I0(\waddr[1]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2__0 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\waddr[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1__0 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr[3]_i_2__0_n_0 ),
        .O(\waddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1__0 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr[3]_i_2__0_n_0 ),
        .O(\waddr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2__0 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\waddr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1__0 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[7]_i_2__0_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1__0 
       (.I0(\waddr[7]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1__0 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr[7]_i_2__0_n_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1__0 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr[7]_i_2__0_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[7] ),
        .O(\waddr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .O(\waddr[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[7]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_gmem1_m_axi_load" *) 
module bd_0_hls_inst_0_kernel_gmem1_m_axi_load
   (\bus_wide_gen.offset_full_n ,
    gmem1_ARREADY,
    RREADY_Dummy,
    tmp_valid_reg_0,
    gmem1_RVALID,
    RBURST_READY_Dummy,
    load_p2,
    Q,
    \tmp_len_reg[31]_0 ,
    \bus_wide_gen.data_buf_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ARREADY_Dummy,
    push,
    \mOutPtr_reg[1] ,
    push_0,
    ap_block_pp0_stage0_11001,
    ap_enable_reg_pp0_iter9,
    in,
    din);
  output \bus_wide_gen.offset_full_n ;
  output gmem1_ARREADY;
  output RREADY_Dummy;
  output tmp_valid_reg_0;
  output gmem1_RVALID;
  output RBURST_READY_Dummy;
  output load_p2;
  output [63:0]Q;
  output [31:0]\tmp_len_reg[31]_0 ;
  output [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ARREADY_Dummy;
  input push;
  input [0:0]\mOutPtr_reg[1] ;
  input push_0;
  input ap_block_pp0_stage0_11001;
  input ap_enable_reg_pp0_iter9;
  input [94:0]in;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire [63:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_2;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_4;
  wire buff_rdata_n_5;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire [1:0]\bus_wide_gen.data_buf1__0 ;
  wire [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.first_beat_reg_n_0 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.rreq_offset_n_10 ;
  wire \bus_wide_gen.rreq_offset_n_11 ;
  wire \bus_wide_gen.rreq_offset_n_12 ;
  wire \bus_wide_gen.rreq_offset_n_13 ;
  wire \bus_wide_gen.rreq_offset_n_14 ;
  wire \bus_wide_gen.rreq_offset_n_15 ;
  wire \bus_wide_gen.rreq_offset_n_16 ;
  wire \bus_wide_gen.rreq_offset_n_17 ;
  wire \bus_wide_gen.rreq_offset_n_18 ;
  wire \bus_wide_gen.rreq_offset_n_2 ;
  wire \bus_wide_gen.rreq_offset_n_6 ;
  wire \bus_wide_gen.rreq_offset_n_7 ;
  wire \bus_wide_gen.rreq_offset_n_8 ;
  wire \bus_wide_gen.rreq_offset_n_9 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[1] ;
  wire [33:0]din;
  wire fifo_rreq_n_100;
  wire fifo_rreq_n_101;
  wire fifo_rreq_n_102;
  wire fifo_rreq_n_103;
  wire fifo_rreq_n_104;
  wire fifo_rreq_n_105;
  wire fifo_rreq_n_106;
  wire fifo_rreq_n_107;
  wire fifo_rreq_n_108;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_112;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_117;
  wire fifo_rreq_n_118;
  wire fifo_rreq_n_119;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_121;
  wire fifo_rreq_n_122;
  wire fifo_rreq_n_123;
  wire fifo_rreq_n_124;
  wire fifo_rreq_n_125;
  wire fifo_rreq_n_126;
  wire fifo_rreq_n_127;
  wire fifo_rreq_n_128;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_96;
  wire fifo_rreq_n_97;
  wire fifo_rreq_n_98;
  wire fifo_rreq_n_99;
  wire gmem1_ARREADY;
  wire gmem1_RVALID;
  wire [94:0]in;
  wire last_beat;
  wire load_p2;
  wire [0:0]\mOutPtr_reg[1] ;
  wire next_rreq;
  wire push;
  wire push_0;
  wire ready_for_outstanding;
  wire [30:0]rreq_len;
  wire [31:0]tmp_len0;
  wire tmp_len0_carry__0_n_0;
  wire tmp_len0_carry__0_n_1;
  wire tmp_len0_carry__0_n_2;
  wire tmp_len0_carry__0_n_3;
  wire tmp_len0_carry__1_n_0;
  wire tmp_len0_carry__1_n_1;
  wire tmp_len0_carry__1_n_2;
  wire tmp_len0_carry__1_n_3;
  wire tmp_len0_carry__2_n_0;
  wire tmp_len0_carry__2_n_1;
  wire tmp_len0_carry__2_n_2;
  wire tmp_len0_carry__2_n_3;
  wire tmp_len0_carry__3_n_0;
  wire tmp_len0_carry__3_n_1;
  wire tmp_len0_carry__3_n_2;
  wire tmp_len0_carry__3_n_3;
  wire tmp_len0_carry__4_n_0;
  wire tmp_len0_carry__4_n_1;
  wire tmp_len0_carry__4_n_2;
  wire tmp_len0_carry__4_n_3;
  wire tmp_len0_carry__5_n_0;
  wire tmp_len0_carry__5_n_1;
  wire tmp_len0_carry__5_n_2;
  wire tmp_len0_carry__5_n_3;
  wire tmp_len0_carry__6_n_2;
  wire tmp_len0_carry__6_n_3;
  wire tmp_len0_carry_n_0;
  wire tmp_len0_carry_n_1;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire [31:0]\tmp_len_reg[31]_0 ;
  wire tmp_valid_reg_0;
  wire [3:2]NLW_tmp_len0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_len0_carry__6_O_UNCONNECTED;

  bd_0_hls_inst_0_kernel_gmem1_m_axi_fifo__parameterized5 buff_rdata
       (.D({buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38}),
        .Q(\bus_wide_gen.data_buf1__0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.rreq_offset_n_7 ),
        .\bus_wide_gen.data_buf_reg[23]_0 (\bus_wide_gen.rreq_offset_n_2 ),
        .\bus_wide_gen.data_buf_reg[23]_1 ({\bus_wide_gen.data_buf_reg_n_0_[31] ,\bus_wide_gen.data_buf_reg_n_0_[30] ,\bus_wide_gen.data_buf_reg_n_0_[29] ,\bus_wide_gen.data_buf_reg_n_0_[28] ,\bus_wide_gen.data_buf_reg_n_0_[27] ,\bus_wide_gen.data_buf_reg_n_0_[26] ,\bus_wide_gen.data_buf_reg_n_0_[25] ,\bus_wide_gen.data_buf_reg_n_0_[24] ,\bus_wide_gen.data_buf_reg_n_0_[23] ,\bus_wide_gen.data_buf_reg_n_0_[22] ,\bus_wide_gen.data_buf_reg_n_0_[21] ,\bus_wide_gen.data_buf_reg_n_0_[20] ,\bus_wide_gen.data_buf_reg_n_0_[19] ,\bus_wide_gen.data_buf_reg_n_0_[18] ,\bus_wide_gen.data_buf_reg_n_0_[17] ,\bus_wide_gen.data_buf_reg_n_0_[16] ,\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] }),
        .\bus_wide_gen.first_beat_reg (\bus_wide_gen.first_beat_reg_n_0 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .din(din),
        .dout({last_beat,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11}),
        .dout_vld_reg_0(buff_rdata_n_13),
        .dout_vld_reg_1(buff_rdata_n_14),
        .full_n_reg_0(RREADY_Dummy),
        .gmem1_RVALID(gmem1_RVALID),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1] ),
        .mem_reg(buff_rdata_n_2),
        .push_0(push_0),
        .\raddr_reg[7]_0 (\bus_wide_gen.rreq_offset_n_6 ),
        .ready_for_outstanding(ready_for_outstanding));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_38),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_28),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_27),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_20),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_19),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_37),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_18),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_17),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_15),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(\bus_wide_gen.rreq_offset_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(\bus_wide_gen.rreq_offset_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(\bus_wide_gen.rreq_offset_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(\bus_wide_gen.rreq_offset_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(\bus_wide_gen.rreq_offset_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(\bus_wide_gen.rreq_offset_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_36),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(\bus_wide_gen.rreq_offset_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(\bus_wide_gen.rreq_offset_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_35),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_34),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_33),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_32),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_31),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_30),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_29),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_14),
        .Q(gmem1_RVALID),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.first_beat_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_2),
        .Q(\bus_wide_gen.first_beat_reg_n_0 ),
        .R(1'b0));
  bd_0_hls_inst_0_kernel_gmem1_m_axi_fifo__parameterized4 \bus_wide_gen.rreq_offset 
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({\bus_wide_gen.rreq_offset_n_9 ,\bus_wide_gen.rreq_offset_n_10 ,\bus_wide_gen.rreq_offset_n_11 ,\bus_wide_gen.rreq_offset_n_12 ,\bus_wide_gen.rreq_offset_n_13 ,\bus_wide_gen.rreq_offset_n_14 ,\bus_wide_gen.rreq_offset_n_15 ,\bus_wide_gen.rreq_offset_n_16 }),
        .E(\bus_wide_gen.rreq_offset_n_8 ),
        .Q(\bus_wide_gen.data_buf1__0 ),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.first_beat_reg_n_0 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.rreq_offset_n_18 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.rreq_offset_n_17 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .dout({last_beat,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11}),
        .\dout_reg[0] (buff_rdata_n_13),
        .\dout_reg[1] (\bus_wide_gen.rreq_offset_n_6 ),
        .\dout_reg[1]_0 (\tmp_len_reg[31]_0 [1:0]),
        .\dout_reg[3] (\bus_wide_gen.rreq_offset_n_2 ),
        .\dout_reg[3]_0 (\bus_wide_gen.rreq_offset_n_7 ),
        .\dout_reg[3]_1 (Q[1:0]),
        .full_n_reg_0(\bus_wide_gen.offset_full_n ),
        .full_n_reg_1(load_p2),
        .full_n_reg_2(tmp_valid_reg_0),
        .gmem1_RVALID(gmem1_RVALID));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_18 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_17 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .R(1'b0));
  bd_0_hls_inst_0_kernel_gmem1_m_axi_fifo__parameterized0 fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(tmp_len0[0]),
        .E(next_rreq),
        .Q({rreq_len,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92,fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95,fifo_rreq_n_96}),
        .S({fifo_rreq_n_97,fifo_rreq_n_98,fifo_rreq_n_99,fifo_rreq_n_100}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] (\bus_wide_gen.offset_full_n ),
        .\dout_reg[0]_0 (tmp_valid_reg_0),
        .\dout_reg[68] ({fifo_rreq_n_105,fifo_rreq_n_106,fifo_rreq_n_107,fifo_rreq_n_108}),
        .\dout_reg[72] ({fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103,fifo_rreq_n_104}),
        .\dout_reg[80] ({fifo_rreq_n_110,fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113}),
        .\dout_reg[84] ({fifo_rreq_n_114,fifo_rreq_n_115,fifo_rreq_n_116,fifo_rreq_n_117}),
        .\dout_reg[88] ({fifo_rreq_n_118,fifo_rreq_n_119,fifo_rreq_n_120,fifo_rreq_n_121}),
        .\dout_reg[92] ({fifo_rreq_n_122,fifo_rreq_n_123,fifo_rreq_n_124,fifo_rreq_n_125}),
        .\dout_reg[94] ({fifo_rreq_n_126,fifo_rreq_n_127}),
        .gmem1_ARREADY(gmem1_ARREADY),
        .in(in),
        .push(push),
        .tmp_valid_reg(fifo_rreq_n_128));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_96),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_86),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_85),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_84),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_83),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_82),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_81),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_80),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_79),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_78),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_77),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_95),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_76),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_75),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_74),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_73),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_72),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_71),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_70),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_69),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_68),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_94),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(Q[33]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(Q[34]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(Q[35]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(Q[36]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(Q[37]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(Q[38]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(Q[39]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_93),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(Q[40]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(Q[41]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(Q[42]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(Q[43]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(Q[44]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(Q[45]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(Q[46]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(Q[47]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(Q[48]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(Q[49]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_92),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(Q[50]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(Q[51]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(Q[52]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(Q[53]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(Q[54]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(Q[55]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(Q[56]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(Q[57]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(Q[58]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(Q[59]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_91),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(Q[60]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(Q[61]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(Q[62]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(Q[63]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_90),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_89),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_88),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_87),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({tmp_len0_carry_n_0,tmp_len0_carry_n_1,tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(rreq_len[0]),
        .DI(rreq_len[4:1]),
        .O(tmp_len0[4:1]),
        .S({fifo_rreq_n_105,fifo_rreq_n_106,fifo_rreq_n_107,fifo_rreq_n_108}));
  CARRY4 tmp_len0_carry__0
       (.CI(tmp_len0_carry_n_0),
        .CO({tmp_len0_carry__0_n_0,tmp_len0_carry__0_n_1,tmp_len0_carry__0_n_2,tmp_len0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[8:5]),
        .O(tmp_len0[8:5]),
        .S({fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103,fifo_rreq_n_104}));
  CARRY4 tmp_len0_carry__1
       (.CI(tmp_len0_carry__0_n_0),
        .CO({tmp_len0_carry__1_n_0,tmp_len0_carry__1_n_1,tmp_len0_carry__1_n_2,tmp_len0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[12:9]),
        .O(tmp_len0[12:9]),
        .S({fifo_rreq_n_97,fifo_rreq_n_98,fifo_rreq_n_99,fifo_rreq_n_100}));
  CARRY4 tmp_len0_carry__2
       (.CI(tmp_len0_carry__1_n_0),
        .CO({tmp_len0_carry__2_n_0,tmp_len0_carry__2_n_1,tmp_len0_carry__2_n_2,tmp_len0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[16:13]),
        .O(tmp_len0[16:13]),
        .S({fifo_rreq_n_110,fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113}));
  CARRY4 tmp_len0_carry__3
       (.CI(tmp_len0_carry__2_n_0),
        .CO({tmp_len0_carry__3_n_0,tmp_len0_carry__3_n_1,tmp_len0_carry__3_n_2,tmp_len0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[20:17]),
        .O(tmp_len0[20:17]),
        .S({fifo_rreq_n_114,fifo_rreq_n_115,fifo_rreq_n_116,fifo_rreq_n_117}));
  CARRY4 tmp_len0_carry__4
       (.CI(tmp_len0_carry__3_n_0),
        .CO({tmp_len0_carry__4_n_0,tmp_len0_carry__4_n_1,tmp_len0_carry__4_n_2,tmp_len0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[24:21]),
        .O(tmp_len0[24:21]),
        .S({fifo_rreq_n_118,fifo_rreq_n_119,fifo_rreq_n_120,fifo_rreq_n_121}));
  CARRY4 tmp_len0_carry__5
       (.CI(tmp_len0_carry__4_n_0),
        .CO({tmp_len0_carry__5_n_0,tmp_len0_carry__5_n_1,tmp_len0_carry__5_n_2,tmp_len0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[28:25]),
        .O(tmp_len0[28:25]),
        .S({fifo_rreq_n_122,fifo_rreq_n_123,fifo_rreq_n_124,fifo_rreq_n_125}));
  CARRY4 tmp_len0_carry__6
       (.CI(tmp_len0_carry__5_n_0),
        .CO({NLW_tmp_len0_carry__6_CO_UNCONNECTED[3:2],tmp_len0_carry__6_n_2,tmp_len0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rreq_len[30:29]}),
        .O({NLW_tmp_len0_carry__6_O_UNCONNECTED[3],tmp_len0[31:29]}),
        .S({1'b0,1'b1,fifo_rreq_n_126,fifo_rreq_n_127}));
  FDRE \tmp_len_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[0]),
        .Q(\tmp_len_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[10]),
        .Q(\tmp_len_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[11]),
        .Q(\tmp_len_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[12]),
        .Q(\tmp_len_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[13]),
        .Q(\tmp_len_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[14]),
        .Q(\tmp_len_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[15]),
        .Q(\tmp_len_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[16]),
        .Q(\tmp_len_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(\tmp_len_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[18]),
        .Q(\tmp_len_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[19]),
        .Q(\tmp_len_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[1]),
        .Q(\tmp_len_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[20]),
        .Q(\tmp_len_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[21]),
        .Q(\tmp_len_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[22]),
        .Q(\tmp_len_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[23]),
        .Q(\tmp_len_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[24]),
        .Q(\tmp_len_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[25]),
        .Q(\tmp_len_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[26]),
        .Q(\tmp_len_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[27]),
        .Q(\tmp_len_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[28]),
        .Q(\tmp_len_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[29]),
        .Q(\tmp_len_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[30]),
        .Q(\tmp_len_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[31]),
        .Q(\tmp_len_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[3]),
        .Q(\tmp_len_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[4]),
        .Q(\tmp_len_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[5]),
        .Q(\tmp_len_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[6]),
        .Q(\tmp_len_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[7]),
        .Q(\tmp_len_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[8]),
        .Q(\tmp_len_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[9]),
        .Q(\tmp_len_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_128),
        .Q(tmp_valid_reg_0),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_gmem1_m_axi_mem" *) 
module bd_0_hls_inst_0_kernel_gmem1_m_axi_mem__parameterized0
   (mem_reg_0,
    dout,
    ready_for_outstanding,
    \raddr_reg[6] ,
    \raddr_reg[4] ,
    pop,
    \raddr_reg[3] ,
    \raddr_reg[2] ,
    dout_vld_reg,
    D,
    ap_rst_n,
    \raddr_reg[7] ,
    \bus_wide_gen.first_beat_reg ,
    \raddr_reg_reg[7]_0 ,
    \raddr_reg_reg[7]_1 ,
    \raddr_reg_reg[5]_0 ,
    \raddr_reg_reg[4]_0 ,
    \raddr_reg_reg[3]_0 ,
    \raddr_reg_reg[3]_1 ,
    \raddr_reg_reg[3]_2 ,
    \raddr_reg_reg[3]_3 ,
    \raddr_reg[7]_0 ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.offset_valid ,
    Q,
    \bus_wide_gen.data_buf_reg[23]_0 ,
    \bus_wide_gen.data_buf_reg[23]_1 ,
    \bus_wide_gen.data_buf_reg[23]_2 ,
    ap_clk,
    ap_rst_n_inv,
    mem_reg_1,
    din,
    push_0);
  output mem_reg_0;
  output [8:0]dout;
  output ready_for_outstanding;
  output \raddr_reg[6] ;
  output \raddr_reg[4] ;
  output pop;
  output \raddr_reg[3] ;
  output \raddr_reg[2] ;
  output dout_vld_reg;
  output [23:0]D;
  input ap_rst_n;
  input \raddr_reg[7] ;
  input \bus_wide_gen.first_beat_reg ;
  input \raddr_reg_reg[7]_0 ;
  input \raddr_reg_reg[7]_1 ;
  input \raddr_reg_reg[5]_0 ;
  input \raddr_reg_reg[4]_0 ;
  input \raddr_reg_reg[3]_0 ;
  input \raddr_reg_reg[3]_1 ;
  input \raddr_reg_reg[3]_2 ;
  input \raddr_reg_reg[3]_3 ;
  input \raddr_reg[7]_0 ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.offset_valid ;
  input [1:0]Q;
  input \bus_wide_gen.data_buf_reg[23]_0 ;
  input \bus_wide_gen.data_buf_reg[23]_1 ;
  input [23:0]\bus_wide_gen.data_buf_reg[23]_2 ;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]mem_reg_1;
  input [33:0]din;
  input push_0;

  wire [23:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_ready;
  wire \bus_wide_gen.data_buf[0]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[10]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[11]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[12]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[13]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[14]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[16]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[17]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[18]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[19]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[1]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[20]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[21]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[22]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[2]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[3]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[4]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[5]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[6]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[7]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[8]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[9]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[23]_0 ;
  wire \bus_wide_gen.data_buf_reg[23]_1 ;
  wire [23:0]\bus_wide_gen.data_buf_reg[23]_2 ;
  wire \bus_wide_gen.first_beat_reg ;
  wire \bus_wide_gen.offset_valid ;
  wire [33:0]din;
  wire [8:0]dout;
  wire dout_vld_reg;
  wire mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_i_1__1_n_0;
  wire mem_reg_n_0;
  wire mem_reg_n_1;
  wire mem_reg_n_10;
  wire mem_reg_n_11;
  wire mem_reg_n_12;
  wire mem_reg_n_13;
  wire mem_reg_n_14;
  wire mem_reg_n_15;
  wire mem_reg_n_2;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_3;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire mem_reg_n_4;
  wire mem_reg_n_5;
  wire mem_reg_n_6;
  wire mem_reg_n_7;
  wire mem_reg_n_8;
  wire mem_reg_n_9;
  wire pop;
  wire push_0;
  wire [7:0]raddr_reg;
  wire \raddr_reg[7]_0 ;
  wire \raddr_reg[7]_i_4__0_n_0 ;
  wire raddr_reg_2_sn_1;
  wire raddr_reg_3_sn_1;
  wire raddr_reg_4_sn_1;
  wire raddr_reg_6_sn_1;
  wire raddr_reg_7_sn_1;
  wire \raddr_reg_reg[3]_0 ;
  wire \raddr_reg_reg[3]_1 ;
  wire \raddr_reg_reg[3]_2 ;
  wire \raddr_reg_reg[3]_3 ;
  wire \raddr_reg_reg[4]_0 ;
  wire \raddr_reg_reg[5]_0 ;
  wire \raddr_reg_reg[7]_0 ;
  wire \raddr_reg_reg[7]_1 ;
  wire ready_for_outstanding;
  wire [7:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  assign \raddr_reg[2]  = raddr_reg_2_sn_1;
  assign \raddr_reg[3]  = raddr_reg_3_sn_1;
  assign \raddr_reg[4]  = raddr_reg_4_sn_1;
  assign \raddr_reg[6]  = raddr_reg_6_sn_1;
  assign raddr_reg_7_sn_1 = \raddr_reg[7] ;
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[0]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[0]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_15),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[0]_i_2__0 
       (.I0(dout[0]),
        .I1(mem_reg_n_7),
        .I2(Q[0]),
        .I3(mem_reg_n_31),
        .I4(Q[1]),
        .I5(mem_reg_n_15),
        .O(\bus_wide_gen.data_buf[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[10]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[10]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_5),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[10]_i_2__0 
       (.I0(mem_reg_n_29),
        .I1(Q[0]),
        .I2(dout[2]),
        .I3(Q[1]),
        .I4(mem_reg_n_5),
        .O(\bus_wide_gen.data_buf[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[11]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[11]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_4),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[11]_i_2__0 
       (.I0(mem_reg_n_28),
        .I1(Q[0]),
        .I2(dout[3]),
        .I3(Q[1]),
        .I4(mem_reg_n_4),
        .O(\bus_wide_gen.data_buf[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[12]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[12]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_3),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[12]_i_2__0 
       (.I0(mem_reg_n_27),
        .I1(Q[0]),
        .I2(dout[4]),
        .I3(Q[1]),
        .I4(mem_reg_n_3),
        .O(\bus_wide_gen.data_buf[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[13]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[13]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_2),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[13]_i_2__0 
       (.I0(mem_reg_n_26),
        .I1(Q[0]),
        .I2(dout[5]),
        .I3(Q[1]),
        .I4(mem_reg_n_2),
        .O(\bus_wide_gen.data_buf[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[14]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[14]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_1),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[14]_i_2__0 
       (.I0(mem_reg_n_25),
        .I1(Q[0]),
        .I2(dout[6]),
        .I3(Q[1]),
        .I4(mem_reg_n_1),
        .O(\bus_wide_gen.data_buf[14]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[15]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[15]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_0),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[15]_i_2__0 
       (.I0(mem_reg_n_24),
        .I1(Q[0]),
        .I2(dout[7]),
        .I3(Q[1]),
        .I4(mem_reg_n_0),
        .O(\bus_wide_gen.data_buf[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[16]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[16]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_31),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[16]_i_2 
       (.I0(dout[0]),
        .I1(Q[0]),
        .I2(mem_reg_n_31),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[17]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[17]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_30),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[17]_i_2 
       (.I0(dout[1]),
        .I1(Q[0]),
        .I2(mem_reg_n_30),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[18]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[18]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_29),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[18]_i_2 
       (.I0(dout[2]),
        .I1(Q[0]),
        .I2(mem_reg_n_29),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[19]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[19]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_28),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[19]_i_2 
       (.I0(dout[3]),
        .I1(Q[0]),
        .I2(mem_reg_n_28),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[1]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[1]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_14),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[1]_i_2__0 
       (.I0(dout[1]),
        .I1(mem_reg_n_6),
        .I2(Q[0]),
        .I3(mem_reg_n_30),
        .I4(Q[1]),
        .I5(mem_reg_n_14),
        .O(\bus_wide_gen.data_buf[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[20]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[20]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_27),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[20]_i_2 
       (.I0(dout[4]),
        .I1(Q[0]),
        .I2(mem_reg_n_27),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[21]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[21]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_26),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[21]_i_2 
       (.I0(dout[5]),
        .I1(Q[0]),
        .I2(mem_reg_n_26),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[22]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[22]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_25),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[22]_i_2 
       (.I0(dout[6]),
        .I1(Q[0]),
        .I2(mem_reg_n_25),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[23]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_24),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[23]_i_2__0 
       (.I0(dout[7]),
        .I1(Q[0]),
        .I2(mem_reg_n_24),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[2]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[2]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_13),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[2]_i_2__0 
       (.I0(dout[2]),
        .I1(mem_reg_n_5),
        .I2(Q[0]),
        .I3(mem_reg_n_29),
        .I4(Q[1]),
        .I5(mem_reg_n_13),
        .O(\bus_wide_gen.data_buf[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[3]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[3]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_12),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[3]_i_2__0 
       (.I0(dout[3]),
        .I1(mem_reg_n_4),
        .I2(Q[0]),
        .I3(mem_reg_n_28),
        .I4(Q[1]),
        .I5(mem_reg_n_12),
        .O(\bus_wide_gen.data_buf[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[4]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[4]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_11),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[4]_i_2__0 
       (.I0(dout[4]),
        .I1(mem_reg_n_3),
        .I2(Q[0]),
        .I3(mem_reg_n_27),
        .I4(Q[1]),
        .I5(mem_reg_n_11),
        .O(\bus_wide_gen.data_buf[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[5]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[5]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_10),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[5]_i_2__0 
       (.I0(dout[5]),
        .I1(mem_reg_n_2),
        .I2(Q[0]),
        .I3(mem_reg_n_26),
        .I4(Q[1]),
        .I5(mem_reg_n_10),
        .O(\bus_wide_gen.data_buf[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[6]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[6]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_9),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[6]_i_2__0 
       (.I0(dout[6]),
        .I1(mem_reg_n_1),
        .I2(Q[0]),
        .I3(mem_reg_n_25),
        .I4(Q[1]),
        .I5(mem_reg_n_9),
        .O(\bus_wide_gen.data_buf[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[7]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[7]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_8),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[7]_i_2__0 
       (.I0(dout[7]),
        .I1(mem_reg_n_0),
        .I2(Q[0]),
        .I3(mem_reg_n_24),
        .I4(Q[1]),
        .I5(mem_reg_n_8),
        .O(\bus_wide_gen.data_buf[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[8]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[8]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_7),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[8]_i_2__0 
       (.I0(mem_reg_n_31),
        .I1(Q[0]),
        .I2(dout[0]),
        .I3(Q[1]),
        .I4(mem_reg_n_7),
        .O(\bus_wide_gen.data_buf[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[9]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[9]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_6),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[9]_i_2__0 
       (.I0(mem_reg_n_30),
        .I1(Q[0]),
        .I2(dout[1]),
        .I3(Q[1]),
        .I4(mem_reg_n_6),
        .O(\bus_wide_gen.data_buf[9]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'hFB3B)) 
    \bus_wide_gen.first_beat_i_1__0 
       (.I0(dout[8]),
        .I1(ap_rst_n),
        .I2(raddr_reg_7_sn_1),
        .I3(\bus_wide_gen.first_beat_reg ),
        .O(mem_reg_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mem_reg_1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({mem_reg_n_0,mem_reg_n_1,mem_reg_n_2,mem_reg_n_3,mem_reg_n_4,mem_reg_n_5,mem_reg_n_6,mem_reg_n_7,mem_reg_n_8,mem_reg_n_9,mem_reg_n_10,mem_reg_n_11,mem_reg_n_12,mem_reg_n_13,mem_reg_n_14,mem_reg_n_15}),
        .DOBDO({dout[7:0],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP({burst_ready,dout[8]}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1__1_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({push_0,push_0,push_0,push_0}));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1__1
       (.I0(pop),
        .I1(ap_rst_n),
        .O(mem_reg_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \raddr[4]_i_1 
       (.I0(raddr_reg_6_sn_1),
        .I1(\raddr_reg_reg[3]_2 ),
        .I2(\raddr_reg_reg[3]_1 ),
        .I3(\raddr_reg_reg[3]_0 ),
        .I4(\raddr_reg_reg[3]_3 ),
        .I5(\raddr_reg_reg[4]_0 ),
        .O(raddr_reg_2_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[7]_i_1 
       (.I0(\raddr_reg[7]_0 ),
        .I1(raddr_reg_7_sn_1),
        .I2(\bus_wide_gen.data_buf_reg[23] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr[7]_i_4 
       (.I0(\bus_wide_gen.offset_valid ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(dout[8]),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \raddr_reg[0]_i_1__0 
       (.I0(raddr_reg_6_sn_1),
        .I1(pop),
        .I2(\raddr_reg_reg[3]_0 ),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    \raddr_reg[1]_i_1__1 
       (.I0(raddr_reg_6_sn_1),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(pop),
        .I3(\raddr_reg_reg[3]_1 ),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    \raddr_reg[2]_i_1__1 
       (.I0(raddr_reg_6_sn_1),
        .I1(\raddr_reg_reg[3]_1 ),
        .I2(\raddr_reg_reg[3]_0 ),
        .I3(pop),
        .I4(\raddr_reg_reg[3]_2 ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    \raddr_reg[3]_i_1__1 
       (.I0(raddr_reg_6_sn_1),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(\raddr_reg_reg[3]_1 ),
        .I3(\raddr_reg_reg[3]_2 ),
        .I4(pop),
        .I5(\raddr_reg_reg[3]_3 ),
        .O(rnext[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \raddr_reg[4]_i_1__1 
       (.I0(raddr_reg_2_sn_1),
        .I1(pop),
        .I2(\raddr_reg_reg[4]_0 ),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    \raddr_reg[5]_i_1__1 
       (.I0(raddr_reg_6_sn_1),
        .I1(raddr_reg_3_sn_1),
        .I2(pop),
        .I3(\raddr_reg_reg[5]_0 ),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[5]_i_2__1 
       (.I0(\raddr_reg_reg[3]_3 ),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(\raddr_reg_reg[3]_1 ),
        .I3(\raddr_reg_reg[3]_2 ),
        .I4(\raddr_reg_reg[4]_0 ),
        .O(raddr_reg_3_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    \raddr_reg[6]_i_1__0 
       (.I0(raddr_reg_6_sn_1),
        .I1(raddr_reg_4_sn_1),
        .I2(pop),
        .I3(\raddr_reg_reg[7]_0 ),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    \raddr_reg[7]_i_1__0 
       (.I0(raddr_reg_6_sn_1),
        .I1(\raddr_reg_reg[7]_0 ),
        .I2(raddr_reg_4_sn_1),
        .I3(pop),
        .I4(\raddr_reg_reg[7]_1 ),
        .O(rnext[7]));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \raddr_reg[7]_i_2__0 
       (.I0(\raddr_reg_reg[7]_0 ),
        .I1(\raddr_reg_reg[7]_1 ),
        .I2(\raddr_reg_reg[4]_0 ),
        .I3(\raddr_reg_reg[5]_0 ),
        .I4(\raddr_reg[7]_i_4__0_n_0 ),
        .O(raddr_reg_6_sn_1));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \raddr_reg[7]_i_3__0 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[3]_2 ),
        .I2(\raddr_reg_reg[3]_1 ),
        .I3(\raddr_reg_reg[3]_0 ),
        .I4(\raddr_reg_reg[3]_3 ),
        .I5(\raddr_reg_reg[5]_0 ),
        .O(raddr_reg_4_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \raddr_reg[7]_i_4__0 
       (.I0(\raddr_reg_reg[3]_3 ),
        .I1(\raddr_reg_reg[3]_2 ),
        .I2(\raddr_reg_reg[3]_1 ),
        .I3(\raddr_reg_reg[3]_0 ),
        .O(\raddr_reg[7]_i_4__0_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ready_for_outstanding_i_1__0
       (.I0(burst_ready),
        .I1(raddr_reg_7_sn_1),
        .O(ready_for_outstanding));
endmodule

(* ORIG_REF_NAME = "kernel_gmem1_m_axi_read" *) 
module bd_0_hls_inst_0_kernel_gmem1_m_axi_read
   (m_axi_gmem1_ARADDR,
    ARREADY_Dummy,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    push,
    Q,
    \state_reg[0] ,
    din,
    m_axi_gmem1_ARLEN,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    s_ready_t_reg_0,
    \bus_wide_gen.offset_full_n ,
    RREADY_Dummy,
    m_axi_gmem1_ARREADY,
    RBURST_READY_Dummy,
    m_axi_gmem1_RVALID,
    \data_p2_reg[63] ,
    \data_p2_reg[95] ,
    D,
    load_p2);
  output [61:0]m_axi_gmem1_ARADDR;
  output ARREADY_Dummy;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output push;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [3:0]m_axi_gmem1_ARLEN;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input s_ready_t_reg_0;
  input \bus_wide_gen.offset_full_n ;
  input RREADY_Dummy;
  input m_axi_gmem1_ARREADY;
  input RBURST_READY_Dummy;
  input m_axi_gmem1_RVALID;
  input [63:0]\data_p2_reg[63] ;
  input [31:0]\data_p2_reg[95] ;
  input [32:0]D;
  input load_p2;

  wire ARREADY_Dummy;
  wire [32:0]D;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [63:0]\data_p2_reg[63] ;
  wire [31:0]\data_p2_reg[95] ;
  wire [0:0]din;
  wire fifo_burst_n_0;
  wire load_p2;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire [3:0]m_axi_gmem1_ARLEN;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_RVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire push;
  wire push_0;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [0:0]\state_reg[0] ;

  bd_0_hls_inst_0_kernel_gmem1_m_axi_fifo__parameterized2 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .\dout_reg[0] (\state_reg[0] ),
        .full_n_reg_0(fifo_burst_n_0),
        .\mOutPtr_reg[0]_0 (push),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_0));
  bd_0_hls_inst_0_kernel_gmem1_m_axi_fifo__parameterized2_0 fifo_rctl
       (.RBURST_READY_Dummy(RBURST_READY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid));
  bd_0_hls_inst_0_kernel_gmem1_m_axi_burst_converter rreq_burst_conv
       (.D({\data_p2_reg[95] ,\data_p2_reg[63] }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\dout_reg[0] (fifo_burst_n_0),
        .load_p2(load_p2),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .m_axi_gmem1_ARLEN(m_axi_gmem1_ARLEN),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_0),
        .s_ready_t_reg(ARREADY_Dummy),
        .s_ready_t_reg_0(s_ready_t_reg_0));
  bd_0_hls_inst_0_kernel_gmem1_m_axi_reg_slice__parameterized2 rs_rdata
       (.D(D),
        .Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[32]_0 (Q),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .push(push),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

(* ORIG_REF_NAME = "kernel_gmem1_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_kernel_gmem1_m_axi_reg_slice
   (s_ready_t_reg_0,
    ap_rst_n_0,
    \could_multi_bursts.last_loop_reg ,
    next_req,
    E,
    m_axi_gmem1_ARREADY_0,
    D,
    Q,
    \sect_total_reg[15] ,
    last_sect_reg,
    \data_p1_reg[95]_0 ,
    \data_p1_reg[75]_0 ,
    \data_p1_reg[3]_0 ,
    \data_p1_reg[7]_0 ,
    \data_p1_reg[11]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    req_handling_reg,
    last_sect_reg_0,
    s_ready_t_reg_1,
    \bus_wide_gen.offset_full_n ,
    req_handling_reg_0,
    first_sect_reg,
    first_sect_reg_0,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    ost_ctrl_ready,
    \could_multi_bursts.len_buf_reg[0] ,
    m_axi_gmem1_ARREADY,
    \sect_total[19]_i_3_0 ,
    \data_p2_reg[95]_0 ,
    S,
    \sect_total_reg[3]_i_2__1_0 ,
    \sect_total_reg[3] ,
    load_p2);
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output \could_multi_bursts.last_loop_reg ;
  output next_req;
  output [0:0]E;
  output [0:0]m_axi_gmem1_ARREADY_0;
  output [51:0]D;
  output [73:0]Q;
  output \sect_total_reg[15] ;
  output last_sect_reg;
  output [19:0]\data_p1_reg[95]_0 ;
  output [9:0]\data_p1_reg[75]_0 ;
  output [3:0]\data_p1_reg[3]_0 ;
  output [3:0]\data_p1_reg[7]_0 ;
  output [3:0]\data_p1_reg[11]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input req_handling_reg;
  input last_sect_reg_0;
  input s_ready_t_reg_1;
  input \bus_wide_gen.offset_full_n ;
  input req_handling_reg_0;
  input first_sect_reg;
  input first_sect_reg_0;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input ost_ctrl_ready;
  input \could_multi_bursts.len_buf_reg[0] ;
  input m_axi_gmem1_ARREADY;
  input [19:0]\sect_total[19]_i_3_0 ;
  input [95:0]\data_p2_reg[95]_0 ;
  input [1:0]S;
  input [3:0]\sect_total_reg[3]_i_2__1_0 ;
  input [3:0]\sect_total_reg[3] ;
  input load_p2;

  wire [51:0]D;
  wire [0:0]E;
  wire [73:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \beat_len[1]_i_2__1_n_0 ;
  wire \beat_len[1]_i_3__1_n_0 ;
  wire \beat_len_reg[1]_i_1__1_n_0 ;
  wire \beat_len_reg[1]_i_1__1_n_1 ;
  wire \beat_len_reg[1]_i_1__1_n_2 ;
  wire \beat_len_reg[1]_i_1__1_n_3 ;
  wire \beat_len_reg[5]_i_1__1_n_0 ;
  wire \beat_len_reg[5]_i_1__1_n_1 ;
  wire \beat_len_reg[5]_i_1__1_n_2 ;
  wire \beat_len_reg[5]_i_1__1_n_3 ;
  wire \beat_len_reg[9]_i_1__1_n_1 ;
  wire \beat_len_reg[9]_i_1__1_n_2 ;
  wire \beat_len_reg[9]_i_1__1_n_3 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.last_loop_reg ;
  wire \could_multi_bursts.len_buf_reg[0] ;
  wire \data_p1[0]_i_1__2_n_0 ;
  wire \data_p1[10]_i_1__3_n_0 ;
  wire \data_p1[11]_i_1__3_n_0 ;
  wire \data_p1[12]_i_1__3_n_0 ;
  wire \data_p1[13]_i_1__3_n_0 ;
  wire \data_p1[14]_i_1__3_n_0 ;
  wire \data_p1[15]_i_1__3_n_0 ;
  wire \data_p1[16]_i_1__3_n_0 ;
  wire \data_p1[17]_i_1__3_n_0 ;
  wire \data_p1[18]_i_1__3_n_0 ;
  wire \data_p1[19]_i_1__3_n_0 ;
  wire \data_p1[1]_i_1__2_n_0 ;
  wire \data_p1[20]_i_1__3_n_0 ;
  wire \data_p1[21]_i_1__3_n_0 ;
  wire \data_p1[22]_i_1__3_n_0 ;
  wire \data_p1[23]_i_1__3_n_0 ;
  wire \data_p1[24]_i_1__3_n_0 ;
  wire \data_p1[25]_i_1__3_n_0 ;
  wire \data_p1[26]_i_1__3_n_0 ;
  wire \data_p1[27]_i_1__3_n_0 ;
  wire \data_p1[28]_i_1__3_n_0 ;
  wire \data_p1[29]_i_1__3_n_0 ;
  wire \data_p1[2]_i_1__3_n_0 ;
  wire \data_p1[30]_i_1__3_n_0 ;
  wire \data_p1[31]_i_1__3_n_0 ;
  wire \data_p1[32]_i_1__3_n_0 ;
  wire \data_p1[33]_i_1__2_n_0 ;
  wire \data_p1[34]_i_1__2_n_0 ;
  wire \data_p1[35]_i_1__2_n_0 ;
  wire \data_p1[36]_i_1__2_n_0 ;
  wire \data_p1[37]_i_1__2_n_0 ;
  wire \data_p1[38]_i_1__2_n_0 ;
  wire \data_p1[39]_i_1__2_n_0 ;
  wire \data_p1[3]_i_1__3_n_0 ;
  wire \data_p1[40]_i_1__2_n_0 ;
  wire \data_p1[41]_i_1__2_n_0 ;
  wire \data_p1[42]_i_1__2_n_0 ;
  wire \data_p1[43]_i_1__2_n_0 ;
  wire \data_p1[44]_i_1__2_n_0 ;
  wire \data_p1[45]_i_1__2_n_0 ;
  wire \data_p1[46]_i_1__2_n_0 ;
  wire \data_p1[47]_i_1__2_n_0 ;
  wire \data_p1[48]_i_1__2_n_0 ;
  wire \data_p1[49]_i_1__2_n_0 ;
  wire \data_p1[4]_i_1__3_n_0 ;
  wire \data_p1[50]_i_1__2_n_0 ;
  wire \data_p1[51]_i_1__2_n_0 ;
  wire \data_p1[52]_i_1__2_n_0 ;
  wire \data_p1[53]_i_1__2_n_0 ;
  wire \data_p1[54]_i_1__2_n_0 ;
  wire \data_p1[55]_i_1__2_n_0 ;
  wire \data_p1[56]_i_1__2_n_0 ;
  wire \data_p1[57]_i_1__2_n_0 ;
  wire \data_p1[58]_i_1__2_n_0 ;
  wire \data_p1[59]_i_1__2_n_0 ;
  wire \data_p1[5]_i_1__3_n_0 ;
  wire \data_p1[60]_i_1__2_n_0 ;
  wire \data_p1[61]_i_1__2_n_0 ;
  wire \data_p1[62]_i_1__2_n_0 ;
  wire \data_p1[63]_i_1__2_n_0 ;
  wire \data_p1[64]_i_1__2_n_0 ;
  wire \data_p1[65]_i_1__2_n_0 ;
  wire \data_p1[66]_i_1__2_n_0 ;
  wire \data_p1[67]_i_1__2_n_0 ;
  wire \data_p1[68]_i_1__1_n_0 ;
  wire \data_p1[69]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__3_n_0 ;
  wire \data_p1[70]_i_1__1_n_0 ;
  wire \data_p1[71]_i_1__1_n_0 ;
  wire \data_p1[72]_i_1__1_n_0 ;
  wire \data_p1[73]_i_1__1_n_0 ;
  wire \data_p1[74]_i_1__1_n_0 ;
  wire \data_p1[75]_i_1__1_n_0 ;
  wire \data_p1[76]_i_1__1_n_0 ;
  wire \data_p1[77]_i_1__1_n_0 ;
  wire \data_p1[78]_i_1__1_n_0 ;
  wire \data_p1[79]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__3_n_0 ;
  wire \data_p1[80]_i_1__1_n_0 ;
  wire \data_p1[81]_i_1__1_n_0 ;
  wire \data_p1[82]_i_1__1_n_0 ;
  wire \data_p1[83]_i_1__1_n_0 ;
  wire \data_p1[84]_i_1__1_n_0 ;
  wire \data_p1[85]_i_1__1_n_0 ;
  wire \data_p1[86]_i_1__1_n_0 ;
  wire \data_p1[87]_i_1__1_n_0 ;
  wire \data_p1[88]_i_1__1_n_0 ;
  wire \data_p1[89]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__3_n_0 ;
  wire \data_p1[90]_i_1__1_n_0 ;
  wire \data_p1[91]_i_1__1_n_0 ;
  wire \data_p1[92]_i_1__1_n_0 ;
  wire \data_p1[93]_i_1__1_n_0 ;
  wire \data_p1[94]_i_1__1_n_0 ;
  wire \data_p1[95]_i_2__1_n_0 ;
  wire \data_p1[9]_i_1__3_n_0 ;
  wire [3:0]\data_p1_reg[11]_0 ;
  wire [3:0]\data_p1_reg[3]_0 ;
  wire [9:0]\data_p1_reg[75]_0 ;
  wire [3:0]\data_p1_reg[7]_0 ;
  wire [19:0]\data_p1_reg[95]_0 ;
  wire [95:0]data_p2;
  wire [95:0]\data_p2_reg[95]_0 ;
  wire first_sect_reg;
  wire first_sect_reg_0;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem1_ARREADY;
  wire [0:0]m_axi_gmem1_ARREADY_0;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire [31:0]p_1_in;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire s_ready_t_i_1__5_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_total[19]_i_3_0 ;
  wire \sect_total[19]_i_4_n_0 ;
  wire \sect_total[19]_i_5_n_0 ;
  wire \sect_total[19]_i_6_n_0 ;
  wire \sect_total[19]_i_7_n_0 ;
  wire \sect_total[3]_i_15__1_n_0 ;
  wire \sect_total[3]_i_16__1_n_0 ;
  wire \sect_total_reg[11]_i_1__1_n_0 ;
  wire \sect_total_reg[11]_i_1__1_n_1 ;
  wire \sect_total_reg[11]_i_1__1_n_2 ;
  wire \sect_total_reg[11]_i_1__1_n_3 ;
  wire \sect_total_reg[15] ;
  wire \sect_total_reg[15]_i_1__1_n_0 ;
  wire \sect_total_reg[15]_i_1__1_n_1 ;
  wire \sect_total_reg[15]_i_1__1_n_2 ;
  wire \sect_total_reg[15]_i_1__1_n_3 ;
  wire \sect_total_reg[19]_i_2__1_n_1 ;
  wire \sect_total_reg[19]_i_2__1_n_2 ;
  wire \sect_total_reg[19]_i_2__1_n_3 ;
  wire [3:0]\sect_total_reg[3] ;
  wire \sect_total_reg[3]_i_1__1_n_0 ;
  wire \sect_total_reg[3]_i_1__1_n_1 ;
  wire \sect_total_reg[3]_i_1__1_n_2 ;
  wire \sect_total_reg[3]_i_1__1_n_3 ;
  wire [3:0]\sect_total_reg[3]_i_2__1_0 ;
  wire \sect_total_reg[3]_i_2__1_n_0 ;
  wire \sect_total_reg[3]_i_2__1_n_1 ;
  wire \sect_total_reg[3]_i_2__1_n_2 ;
  wire \sect_total_reg[3]_i_2__1_n_3 ;
  wire \sect_total_reg[3]_i_3__1_n_0 ;
  wire \sect_total_reg[3]_i_3__1_n_1 ;
  wire \sect_total_reg[3]_i_3__1_n_2 ;
  wire \sect_total_reg[3]_i_3__1_n_3 ;
  wire \sect_total_reg[3]_i_8__1_n_0 ;
  wire \sect_total_reg[3]_i_8__1_n_1 ;
  wire \sect_total_reg[3]_i_8__1_n_2 ;
  wire \sect_total_reg[3]_i_8__1_n_3 ;
  wire \sect_total_reg[7]_i_1__1_n_0 ;
  wire \sect_total_reg[7]_i_1__1_n_1 ;
  wire \sect_total_reg[7]_i_1__1_n_2 ;
  wire \sect_total_reg[7]_i_1__1_n_3 ;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire [1:0]state__0;
  wire [1:0]\NLW_beat_len_reg[1]_i_1__1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[9]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_3__1_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_8__1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000008CFF00)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(\bus_wide_gen.offset_full_n ),
        .I1(s_ready_t_reg_1),
        .I2(s_ready_t_reg_0),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(next_req),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h008CFF8000730080)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(\bus_wide_gen.offset_full_n ),
        .I1(s_ready_t_reg_1),
        .I2(s_ready_t_reg_0),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(next_req),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_2__1 
       (.I0(p_1_in[1]),
        .I1(Q[1]),
        .O(\beat_len[1]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_3__1 
       (.I0(p_1_in[0]),
        .I1(Q[0]),
        .O(\beat_len[1]_i_3__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[1]_i_1__1 
       (.CI(1'b0),
        .CO({\beat_len_reg[1]_i_1__1_n_0 ,\beat_len_reg[1]_i_1__1_n_1 ,\beat_len_reg[1]_i_1__1_n_2 ,\beat_len_reg[1]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in[1:0]}),
        .O({\data_p1_reg[75]_0 [1:0],\NLW_beat_len_reg[1]_i_1__1_O_UNCONNECTED [1:0]}),
        .S({Q[65:64],\beat_len[1]_i_2__1_n_0 ,\beat_len[1]_i_3__1_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[5]_i_1__1 
       (.CI(\beat_len_reg[1]_i_1__1_n_0 ),
        .CO({\beat_len_reg[5]_i_1__1_n_0 ,\beat_len_reg[5]_i_1__1_n_1 ,\beat_len_reg[5]_i_1__1_n_2 ,\beat_len_reg[5]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[75]_0 [5:2]),
        .S(Q[69:66]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[9]_i_1__1 
       (.CI(\beat_len_reg[5]_i_1__1_n_0 ),
        .CO({\NLW_beat_len_reg[9]_i_1__1_CO_UNCONNECTED [3],\beat_len_reg[9]_i_1__1_n_1 ,\beat_len_reg[9]_i_1__1_n_2 ,\beat_len_reg[9]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[75]_0 [9:6]),
        .S(Q[73:70]));
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.addr_buf[63]_i_1__0 
       (.I0(m_axi_gmem1_ARREADY),
        .I1(\could_multi_bursts.len_buf_reg[0] ),
        .I2(first_sect_reg),
        .I3(ost_ctrl_ready),
        .O(m_axi_gmem1_ARREADY_0));
  LUT6 #(
    .INIT(64'h7070F070FFFFFFFF)) 
    \could_multi_bursts.loop_cnt[5]_i_4__1 
       (.I0(first_sect_reg_0),
        .I1(ost_ctrl_ready),
        .I2(first_sect_reg),
        .I3(\could_multi_bursts.len_buf_reg[0] ),
        .I4(m_axi_gmem1_ARREADY),
        .I5(req_handling_reg_0),
        .O(\could_multi_bursts.last_loop_reg ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__2 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__3 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[10]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__3 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[11]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__3 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[12]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__3 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[13]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__3 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[14]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__3 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[15]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__3 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[16]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__3 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[17]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__3 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[18]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__3 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[19]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__2 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__3 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[20]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__3 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[21]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__3 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[22]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__3 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[23]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__3 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[24]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__3 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[25]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__3 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[26]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__3 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[27]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__3 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[28]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__3 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[29]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__3 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__3 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[30]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__3 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[31]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__3 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[32]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__2 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[33]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__2 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[34]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__2 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[35]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__2 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[36]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__2 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[37]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__2 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[38]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__2 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[39]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__3 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__2 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[40]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__2 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[41]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__2 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[42]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__2 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[43]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__2 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[44]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__2 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[45]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__2 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[46]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__2 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[47]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__2 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[48]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__2 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[49]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__3 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[4]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__2 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[50]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__2 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[51]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__2 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[52]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__2 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[53]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__2 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[54]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__2 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[55]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__2 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[56]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__2 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[57]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__2 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[58]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__2 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[59]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__3 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__2 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[60]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__2 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[61]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__2 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[62]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__2 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[63]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1__2 
       (.I0(data_p2[64]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[64]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1__2 
       (.I0(data_p2[65]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[65]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__2 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[66]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__2 
       (.I0(data_p2[67]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[67]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1__1 
       (.I0(data_p2[68]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[68]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1__1 
       (.I0(data_p2[69]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[69]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__3 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[6]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1__1 
       (.I0(data_p2[70]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[70]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1__1 
       (.I0(data_p2[71]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [71]),
        .O(\data_p1[71]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1__1 
       (.I0(data_p2[72]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [72]),
        .O(\data_p1[72]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1__1 
       (.I0(data_p2[73]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [73]),
        .O(\data_p1[73]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1__1 
       (.I0(data_p2[74]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [74]),
        .O(\data_p1[74]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1__1 
       (.I0(data_p2[75]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [75]),
        .O(\data_p1[75]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1__1 
       (.I0(data_p2[76]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [76]),
        .O(\data_p1[76]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1__1 
       (.I0(data_p2[77]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [77]),
        .O(\data_p1[77]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1__1 
       (.I0(data_p2[78]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [78]),
        .O(\data_p1[78]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1__1 
       (.I0(data_p2[79]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [79]),
        .O(\data_p1[79]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__3 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[7]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1__1 
       (.I0(data_p2[80]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [80]),
        .O(\data_p1[80]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1__1 
       (.I0(data_p2[81]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [81]),
        .O(\data_p1[81]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1__1 
       (.I0(data_p2[82]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [82]),
        .O(\data_p1[82]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1__1 
       (.I0(data_p2[83]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [83]),
        .O(\data_p1[83]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1__1 
       (.I0(data_p2[84]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [84]),
        .O(\data_p1[84]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1__1 
       (.I0(data_p2[85]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [85]),
        .O(\data_p1[85]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[86]_i_1__1 
       (.I0(data_p2[86]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [86]),
        .O(\data_p1[86]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[87]_i_1__1 
       (.I0(data_p2[87]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [87]),
        .O(\data_p1[87]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[88]_i_1__1 
       (.I0(data_p2[88]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [88]),
        .O(\data_p1[88]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_1__1 
       (.I0(data_p2[89]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [89]),
        .O(\data_p1[89]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__3 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[8]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[90]_i_1__1 
       (.I0(data_p2[90]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [90]),
        .O(\data_p1[90]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[91]_i_1__1 
       (.I0(data_p2[91]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [91]),
        .O(\data_p1[91]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[92]_i_1__1 
       (.I0(data_p2[92]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [92]),
        .O(\data_p1[92]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[93]_i_1__1 
       (.I0(data_p2[93]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [93]),
        .O(\data_p1[93]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[94]_i_1__1 
       (.I0(data_p2[94]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [94]),
        .O(\data_p1[94]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h44444444D0D000D0)) 
    \data_p1[95]_i_1__1 
       (.I0(state__0[1]),
        .I1(next_req),
        .I2(s_ready_t_reg_1),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2__1 
       (.I0(data_p2[95]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [95]),
        .O(\data_p1[95]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__3 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[9]_i_1__3_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__3_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__3_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__3_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__3_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__3_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__3_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__3_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__3_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__3_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__3_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__3_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__3_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__3_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__3_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__3_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__3_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__3_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__3_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__3_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__3_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__3_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__3_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__3_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__2_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__2_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__2_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__2_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__2_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__2_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__2_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__2_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__2_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__2_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__2_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__2_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__2_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__2_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__2_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__2_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__2_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__2_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__2_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__2_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__2_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__2_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__2_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__2_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__2_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__2_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__2_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__2_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__2_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__2_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__2_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1__2_n_0 ),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1__2_n_0 ),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__2_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__2_n_0 ),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1__1_n_0 ),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1__1_n_0 ),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1__1_n_0 ),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1__1_n_0 ),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1__1_n_0 ),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1__1_n_0 ),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1__1_n_0 ),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1__1_n_0 ),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1__1_n_0 ),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1__1_n_0 ),
        .Q(p_1_in[13]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1__1_n_0 ),
        .Q(p_1_in[14]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1__1_n_0 ),
        .Q(p_1_in[15]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1__1_n_0 ),
        .Q(p_1_in[16]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1__1_n_0 ),
        .Q(p_1_in[17]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1__1_n_0 ),
        .Q(p_1_in[18]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1__1_n_0 ),
        .Q(p_1_in[19]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1__1_n_0 ),
        .Q(p_1_in[20]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1__1_n_0 ),
        .Q(p_1_in[21]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1__1_n_0 ),
        .Q(p_1_in[22]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1__1_n_0 ),
        .Q(p_1_in[23]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1__1_n_0 ),
        .Q(p_1_in[24]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1__1_n_0 ),
        .Q(p_1_in[25]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__3_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1__1_n_0 ),
        .Q(p_1_in[26]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1__1_n_0 ),
        .Q(p_1_in[27]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1__1_n_0 ),
        .Q(p_1_in[28]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1__1_n_0 ),
        .Q(p_1_in[29]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1__1_n_0 ),
        .Q(p_1_in[30]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2__1_n_0 ),
        .Q(p_1_in[31]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__3_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(data_p2[64]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(data_p2[65]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(data_p2[69]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(data_p2[73]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [74]),
        .Q(data_p2[74]),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [75]),
        .Q(data_p2[75]),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [76]),
        .Q(data_p2[76]),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [77]),
        .Q(data_p2[77]),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [78]),
        .Q(data_p2[78]),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [79]),
        .Q(data_p2[79]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [80]),
        .Q(data_p2[80]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [81]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [82]),
        .Q(data_p2[82]),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [83]),
        .Q(data_p2[83]),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [84]),
        .Q(data_p2[84]),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [85]),
        .Q(data_p2[85]),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [86]),
        .Q(data_p2[86]),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [87]),
        .Q(data_p2[87]),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [88]),
        .Q(data_p2[88]),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [89]),
        .Q(data_p2[89]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [90]),
        .Q(data_p2[90]),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [91]),
        .Q(data_p2[91]),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [92]),
        .Q(data_p2[92]),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [93]),
        .Q(data_p2[93]),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [94]),
        .Q(data_p2[94]),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [95]),
        .Q(data_p2[95]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1__1
       (.I0(Q[7]),
        .I1(Q[69]),
        .O(\data_p1_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2__1
       (.I0(Q[6]),
        .I1(Q[68]),
        .O(\data_p1_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3__1
       (.I0(Q[5]),
        .I1(Q[67]),
        .O(\data_p1_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4__1
       (.I0(Q[4]),
        .I1(Q[66]),
        .O(\data_p1_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1__1
       (.I0(Q[11]),
        .I1(Q[73]),
        .O(\data_p1_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2__1
       (.I0(Q[10]),
        .I1(Q[72]),
        .O(\data_p1_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_3__1
       (.I0(Q[9]),
        .I1(Q[71]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_4__1
       (.I0(Q[8]),
        .I1(Q[70]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1__1
       (.I0(Q[3]),
        .I1(Q[65]),
        .O(\data_p1_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2__1
       (.I0(Q[2]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3__1
       (.I0(Q[1]),
        .I1(p_1_in[1]),
        .O(\data_p1_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4__1
       (.I0(Q[0]),
        .I1(p_1_in[0]),
        .O(\data_p1_reg[3]_0 [0]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    last_sect_i_1__1
       (.I0(ap_rst_n),
        .I1(req_handling_reg),
        .I2(\could_multi_bursts.last_loop_reg ),
        .I3(last_sect_reg_0),
        .I4(next_req),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hEEEFAAAAEEEF2220)) 
    req_handling_i_1__1
       (.I0(next_req),
        .I1(\could_multi_bursts.last_loop_reg ),
        .I2(req_handling_reg),
        .I3(\sect_total_reg[15] ),
        .I4(req_handling_reg_0),
        .I5(req_valid),
        .O(last_sect_reg));
  LUT6 #(
    .INIT(64'hFF44FF44DF55FF55)) 
    s_ready_t_i_1__5
       (.I0(state__0[1]),
        .I1(next_req),
        .I2(s_ready_t_reg_1),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__5_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__5_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__1 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__1 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__1 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__1 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__1 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__1 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__1 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__1 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__1 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__1 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__1 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__1 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__1 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__1 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__1 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__1 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__1 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__1 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__1 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__1 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__1 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__1 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__1 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__1 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__1 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__1 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__1 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__1 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__1 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__1 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__1 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__1 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__1 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__1 
       (.I0(Q[62]),
        .I1(next_req),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  LUT5 #(
    .INIT(32'hEE2E2E2E)) 
    \sect_cnt[51]_i_1__1 
       (.I0(req_valid),
        .I1(req_handling_reg_0),
        .I2(first_sect_reg),
        .I3(m_axi_gmem1_ARREADY_0),
        .I4(first_sect_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__1 
       (.I0(Q[63]),
        .I1(next_req),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h00A8AAAA)) 
    \sect_total[19]_i_1__1 
       (.I0(req_valid),
        .I1(\sect_total_reg[15] ),
        .I2(req_handling_reg),
        .I3(\could_multi_bursts.last_loop_reg ),
        .I4(req_handling_reg_0),
        .O(next_req));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_3 
       (.I0(\sect_total[19]_i_4_n_0 ),
        .I1(\sect_total[19]_i_3_0 [15]),
        .I2(\sect_total[19]_i_3_0 [4]),
        .I3(\sect_total[19]_i_3_0 [9]),
        .I4(\sect_total[19]_i_3_0 [2]),
        .I5(\sect_total[19]_i_5_n_0 ),
        .O(\sect_total_reg[15] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sect_total[19]_i_4 
       (.I0(\sect_total[19]_i_3_0 [5]),
        .I1(\sect_total[19]_i_3_0 [0]),
        .I2(\sect_total[19]_i_3_0 [19]),
        .I3(\sect_total[19]_i_3_0 [16]),
        .O(\sect_total[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sect_total[19]_i_5 
       (.I0(\sect_total[19]_i_3_0 [10]),
        .I1(\sect_total[19]_i_3_0 [17]),
        .I2(\sect_total[19]_i_3_0 [7]),
        .I3(\sect_total[19]_i_3_0 [8]),
        .I4(\sect_total[19]_i_6_n_0 ),
        .I5(\sect_total[19]_i_7_n_0 ),
        .O(\sect_total[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sect_total[19]_i_6 
       (.I0(\sect_total[19]_i_3_0 [12]),
        .I1(\sect_total[19]_i_3_0 [6]),
        .I2(\sect_total[19]_i_3_0 [14]),
        .I3(\sect_total[19]_i_3_0 [11]),
        .O(\sect_total[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sect_total[19]_i_7 
       (.I0(\sect_total[19]_i_3_0 [13]),
        .I1(\sect_total[19]_i_3_0 [3]),
        .I2(\sect_total[19]_i_3_0 [18]),
        .I3(\sect_total[19]_i_3_0 [1]),
        .O(\sect_total[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_15__1 
       (.I0(p_1_in[1]),
        .I1(Q[1]),
        .O(\sect_total[3]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_16__1 
       (.I0(p_1_in[0]),
        .I1(Q[0]),
        .O(\sect_total[3]_i_16__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[11]_i_1__1 
       (.CI(\sect_total_reg[7]_i_1__1_n_0 ),
        .CO({\sect_total_reg[11]_i_1__1_n_0 ,\sect_total_reg[11]_i_1__1_n_1 ,\sect_total_reg[11]_i_1__1_n_2 ,\sect_total_reg[11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[95]_0 [11:8]),
        .S(p_1_in[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[15]_i_1__1 
       (.CI(\sect_total_reg[11]_i_1__1_n_0 ),
        .CO({\sect_total_reg[15]_i_1__1_n_0 ,\sect_total_reg[15]_i_1__1_n_1 ,\sect_total_reg[15]_i_1__1_n_2 ,\sect_total_reg[15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[95]_0 [15:12]),
        .S(p_1_in[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__1 
       (.CI(\sect_total_reg[15]_i_1__1_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED [3],\sect_total_reg[19]_i_2__1_n_1 ,\sect_total_reg[19]_i_2__1_n_2 ,\sect_total_reg[19]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[95]_0 [19:16]),
        .S(p_1_in[31:28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_1__1 
       (.CI(\sect_total_reg[3]_i_2__1_n_0 ),
        .CO({\sect_total_reg[3]_i_1__1_n_0 ,\sect_total_reg[3]_i_1__1_n_1 ,\sect_total_reg[3]_i_1__1_n_2 ,\sect_total_reg[3]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[95]_0 [3:0]),
        .S(p_1_in[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_2__1 
       (.CI(\sect_total_reg[3]_i_3__1_n_0 ),
        .CO({\sect_total_reg[3]_i_2__1_n_0 ,\sect_total_reg[3]_i_2__1_n_1 ,\sect_total_reg[3]_i_2__1_n_2 ,\sect_total_reg[3]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[73:70]),
        .O(\NLW_sect_total_reg[3]_i_2__1_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_3__1 
       (.CI(\sect_total_reg[3]_i_8__1_n_0 ),
        .CO({\sect_total_reg[3]_i_3__1_n_0 ,\sect_total_reg[3]_i_3__1_n_1 ,\sect_total_reg[3]_i_3__1_n_2 ,\sect_total_reg[3]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[69:66]),
        .O(\NLW_sect_total_reg[3]_i_3__1_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3]_i_2__1_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_8__1 
       (.CI(1'b0),
        .CO({\sect_total_reg[3]_i_8__1_n_0 ,\sect_total_reg[3]_i_8__1_n_1 ,\sect_total_reg[3]_i_8__1_n_2 ,\sect_total_reg[3]_i_8__1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[65:64],p_1_in[1:0]}),
        .O(\NLW_sect_total_reg[3]_i_8__1_O_UNCONNECTED [3:0]),
        .S({S,\sect_total[3]_i_15__1_n_0 ,\sect_total[3]_i_16__1_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[7]_i_1__1 
       (.CI(\sect_total_reg[3]_i_1__1_n_0 ),
        .CO({\sect_total_reg[7]_i_1__1_n_0 ,\sect_total_reg[7]_i_1__1_n_1 ,\sect_total_reg[7]_i_1__1_n_2 ,\sect_total_reg[7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[95]_0 [7:4]),
        .S(p_1_in[19:16]));
  LUT6 #(
    .INIT(64'hFF777F77C0000000)) 
    \state[0]_i_1__4 
       (.I0(next_req),
        .I1(state),
        .I2(s_ready_t_reg_0),
        .I3(s_ready_t_reg_1),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(req_valid),
        .O(\state[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h5D5DDD5DFFFFFFFF)) 
    \state[1]_i_1__2 
       (.I0(req_valid),
        .I1(state),
        .I2(s_ready_t_reg_1),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(\state[1]_i_2_n_0 ),
        .O(\state[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h700070007000FF00)) 
    \state[1]_i_2 
       (.I0(first_sect_reg_0),
        .I1(m_axi_gmem1_ARREADY_0),
        .I2(first_sect_reg),
        .I3(req_handling_reg_0),
        .I4(req_handling_reg),
        .I5(\sect_total_reg[15] ),
        .O(\state[1]_i_2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_0 ),
        .Q(req_valid),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_gmem1_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_kernel_gmem1_m_axi_reg_slice__parameterized1
   (m_axi_gmem1_BREADY,
    m_axi_gmem1_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_gmem1_BREADY;
  input m_axi_gmem1_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__6_n_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [0:0]next__0;
  wire s_ready_t_i_1__4_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__6 
       (.I0(m_axi_gmem1_BREADY),
        .I1(m_axi_gmem1_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__6_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__6_n_0 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i_ 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem1_BVALID),
        .O(next__0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1__4
       (.I0(m_axi_gmem1_BVALID),
        .I1(m_axi_gmem1_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1__4_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_0),
        .Q(m_axi_gmem1_BREADY),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_gmem1_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_kernel_gmem1_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    push,
    Q,
    \data_p1_reg[32]_0 ,
    ap_rst_n_inv,
    ap_clk,
    RREADY_Dummy,
    m_axi_gmem1_RVALID,
    D);
  output s_ready_t_reg_0;
  output push;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_gmem1_RVALID;
  input [32:0]D;

  wire [32:0]D;
  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__3_n_0 ;
  wire \data_p1[10]_i_1__4_n_0 ;
  wire \data_p1[11]_i_1__4_n_0 ;
  wire \data_p1[12]_i_1__4_n_0 ;
  wire \data_p1[13]_i_1__4_n_0 ;
  wire \data_p1[14]_i_1__4_n_0 ;
  wire \data_p1[15]_i_1__4_n_0 ;
  wire \data_p1[16]_i_1__4_n_0 ;
  wire \data_p1[17]_i_1__4_n_0 ;
  wire \data_p1[18]_i_1__4_n_0 ;
  wire \data_p1[19]_i_1__4_n_0 ;
  wire \data_p1[1]_i_1__3_n_0 ;
  wire \data_p1[20]_i_1__4_n_0 ;
  wire \data_p1[21]_i_1__4_n_0 ;
  wire \data_p1[22]_i_1__4_n_0 ;
  wire \data_p1[23]_i_1__4_n_0 ;
  wire \data_p1[24]_i_1__4_n_0 ;
  wire \data_p1[25]_i_1__4_n_0 ;
  wire \data_p1[26]_i_1__4_n_0 ;
  wire \data_p1[27]_i_1__4_n_0 ;
  wire \data_p1[28]_i_1__4_n_0 ;
  wire \data_p1[29]_i_1__4_n_0 ;
  wire \data_p1[2]_i_1__4_n_0 ;
  wire \data_p1[30]_i_1__4_n_0 ;
  wire \data_p1[31]_i_1__4_n_0 ;
  wire \data_p1[32]_i_2__0_n_0 ;
  wire \data_p1[3]_i_1__4_n_0 ;
  wire \data_p1[4]_i_1__4_n_0 ;
  wire \data_p1[5]_i_1__4_n_0 ;
  wire \data_p1[6]_i_1__4_n_0 ;
  wire \data_p1[7]_i_1__4_n_0 ;
  wire \data_p1[8]_i_1__4_n_0 ;
  wire \data_p1[9]_i_1__4_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem1_RVALID;
  wire [1:0]next__0;
  wire push;
  wire s_ready_t_i_1__6_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__5_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(m_axi_gmem1_RVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(RREADY_Dummy),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem1_RVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(RREADY_Dummy),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__3 
       (.I0(D[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__4 
       (.I0(D[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__4 
       (.I0(D[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__4 
       (.I0(D[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__4 
       (.I0(D[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__4 
       (.I0(D[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__4 
       (.I0(D[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__4 
       (.I0(D[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__4 
       (.I0(D[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__4 
       (.I0(D[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__4 
       (.I0(D[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__3 
       (.I0(D[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__4 
       (.I0(D[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__4 
       (.I0(D[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__4 
       (.I0(D[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__4 
       (.I0(D[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__4 
       (.I0(D[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__4 
       (.I0(D[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__4 
       (.I0(D[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__4 
       (.I0(D[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__4 
       (.I0(D[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__4 
       (.I0(D[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__4 
       (.I0(D[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__4 
       (.I0(D[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[30] ),
        .O(\data_p1[30]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__4 
       (.I0(D[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[31] ),
        .O(\data_p1[31]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[32]_i_1__4 
       (.I0(state__0[1]),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(m_axi_gmem1_RVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_2__0 
       (.I0(D[32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[32] ),
        .O(\data_p1[32]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__4 
       (.I0(D[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__4 
       (.I0(D[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__4 
       (.I0(D[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__4 
       (.I0(D[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__4 
       (.I0(D[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__4 
       (.I0(D[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__4 
       (.I0(D[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__4_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__3_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__3_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__4_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem1_RVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3__0
       (.I0(Q),
        .I1(RREADY_Dummy),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__6
       (.I0(m_axi_gmem1_RVALID),
        .I1(state__0[1]),
        .I2(RREADY_Dummy),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__6_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__6_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__5 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(state),
        .I3(m_axi_gmem1_RVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__3 
       (.I0(m_axi_gmem1_RVALID),
        .I1(state),
        .I2(Q),
        .I3(RREADY_Dummy),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__5_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kernel_gmem1_m_axi_srl" *) 
module bd_0_hls_inst_0_kernel_gmem1_m_axi_srl__parameterized0
   (pop,
    Q,
    S,
    \dout_reg[72]_0 ,
    \dout_reg[68]_0 ,
    D,
    \dout_reg[80]_0 ,
    \dout_reg[84]_0 ,
    \dout_reg[88]_0 ,
    \dout_reg[92]_0 ,
    \dout_reg[94]_0 ,
    tmp_valid_reg,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    ARREADY_Dummy,
    \dout_reg[0]_2 ,
    rreq_valid,
    push,
    in,
    \dout_reg[94]_1 ,
    \dout_reg[94]_2 ,
    \dout_reg[94]_3 ,
    ap_clk,
    ap_rst_n_inv);
  output pop;
  output [94:0]Q;
  output [3:0]S;
  output [3:0]\dout_reg[72]_0 ;
  output [3:0]\dout_reg[68]_0 ;
  output [0:0]D;
  output [3:0]\dout_reg[80]_0 ;
  output [3:0]\dout_reg[84]_0 ;
  output [3:0]\dout_reg[88]_0 ;
  output [3:0]\dout_reg[92]_0 ;
  output [1:0]\dout_reg[94]_0 ;
  output tmp_valid_reg;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input ARREADY_Dummy;
  input \dout_reg[0]_2 ;
  input rreq_valid;
  input push;
  input [94:0]in;
  input \dout_reg[94]_1 ;
  input \dout_reg[94]_2 ;
  input \dout_reg[94]_3 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire [94:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire [3:0]\dout_reg[68]_0 ;
  wire [3:0]\dout_reg[72]_0 ;
  wire [3:0]\dout_reg[80]_0 ;
  wire [3:0]\dout_reg[84]_0 ;
  wire [3:0]\dout_reg[88]_0 ;
  wire [3:0]\dout_reg[92]_0 ;
  wire [1:0]\dout_reg[94]_0 ;
  wire \dout_reg[94]_1 ;
  wire \dout_reg[94]_2 ;
  wire \dout_reg[94]_3 ;
  wire [94:0]in;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][30]_srl6_n_0 ;
  wire \mem_reg[5][31]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][33]_srl6_n_0 ;
  wire \mem_reg[5][34]_srl6_n_0 ;
  wire \mem_reg[5][35]_srl6_n_0 ;
  wire \mem_reg[5][36]_srl6_n_0 ;
  wire \mem_reg[5][37]_srl6_n_0 ;
  wire \mem_reg[5][38]_srl6_n_0 ;
  wire \mem_reg[5][39]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][40]_srl6_n_0 ;
  wire \mem_reg[5][41]_srl6_n_0 ;
  wire \mem_reg[5][42]_srl6_n_0 ;
  wire \mem_reg[5][43]_srl6_n_0 ;
  wire \mem_reg[5][44]_srl6_n_0 ;
  wire \mem_reg[5][45]_srl6_n_0 ;
  wire \mem_reg[5][46]_srl6_n_0 ;
  wire \mem_reg[5][47]_srl6_n_0 ;
  wire \mem_reg[5][48]_srl6_n_0 ;
  wire \mem_reg[5][49]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][50]_srl6_n_0 ;
  wire \mem_reg[5][51]_srl6_n_0 ;
  wire \mem_reg[5][52]_srl6_n_0 ;
  wire \mem_reg[5][53]_srl6_n_0 ;
  wire \mem_reg[5][54]_srl6_n_0 ;
  wire \mem_reg[5][55]_srl6_n_0 ;
  wire \mem_reg[5][56]_srl6_n_0 ;
  wire \mem_reg[5][57]_srl6_n_0 ;
  wire \mem_reg[5][58]_srl6_n_0 ;
  wire \mem_reg[5][59]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][60]_srl6_n_0 ;
  wire \mem_reg[5][61]_srl6_n_0 ;
  wire \mem_reg[5][62]_srl6_n_0 ;
  wire \mem_reg[5][63]_srl6_n_0 ;
  wire \mem_reg[5][64]_srl6_n_0 ;
  wire \mem_reg[5][65]_srl6_n_0 ;
  wire \mem_reg[5][66]_srl6_n_0 ;
  wire \mem_reg[5][67]_srl6_n_0 ;
  wire \mem_reg[5][68]_srl6_n_0 ;
  wire \mem_reg[5][69]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][70]_srl6_n_0 ;
  wire \mem_reg[5][71]_srl6_n_0 ;
  wire \mem_reg[5][72]_srl6_n_0 ;
  wire \mem_reg[5][73]_srl6_n_0 ;
  wire \mem_reg[5][74]_srl6_n_0 ;
  wire \mem_reg[5][75]_srl6_n_0 ;
  wire \mem_reg[5][76]_srl6_n_0 ;
  wire \mem_reg[5][77]_srl6_n_0 ;
  wire \mem_reg[5][78]_srl6_n_0 ;
  wire \mem_reg[5][79]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][80]_srl6_n_0 ;
  wire \mem_reg[5][81]_srl6_n_0 ;
  wire \mem_reg[5][82]_srl6_n_0 ;
  wire \mem_reg[5][83]_srl6_n_0 ;
  wire \mem_reg[5][84]_srl6_n_0 ;
  wire \mem_reg[5][85]_srl6_n_0 ;
  wire \mem_reg[5][86]_srl6_n_0 ;
  wire \mem_reg[5][87]_srl6_n_0 ;
  wire \mem_reg[5][88]_srl6_n_0 ;
  wire \mem_reg[5][89]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][90]_srl6_n_0 ;
  wire \mem_reg[5][91]_srl6_n_0 ;
  wire \mem_reg[5][92]_srl6_n_0 ;
  wire \mem_reg[5][93]_srl6_n_0 ;
  wire \mem_reg[5][94]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire pop;
  wire push;
  wire rreq_valid;
  wire tmp_valid_i_2__0_n_0;
  wire tmp_valid_i_3__0_n_0;
  wire tmp_valid_i_4__0_n_0;
  wire tmp_valid_i_5__0_n_0;
  wire tmp_valid_i_6__0_n_0;
  wire tmp_valid_i_7__0_n_0;
  wire tmp_valid_i_8__0_n_0;
  wire tmp_valid_i_9_n_0;
  wire tmp_valid_reg;

  LUT5 #(
    .INIT(32'hA222AAAA)) 
    \dout[94]_i_1__1 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(ARREADY_Dummy),
        .I3(\dout_reg[0]_2 ),
        .I4(rreq_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][30]_srl6_n_0 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][31]_srl6_n_0 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][33]_srl6_n_0 ),
        .Q(Q[33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][34]_srl6_n_0 ),
        .Q(Q[34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][35]_srl6_n_0 ),
        .Q(Q[35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][36]_srl6_n_0 ),
        .Q(Q[36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][37]_srl6_n_0 ),
        .Q(Q[37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][38]_srl6_n_0 ),
        .Q(Q[38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][39]_srl6_n_0 ),
        .Q(Q[39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][40]_srl6_n_0 ),
        .Q(Q[40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][41]_srl6_n_0 ),
        .Q(Q[41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][42]_srl6_n_0 ),
        .Q(Q[42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][43]_srl6_n_0 ),
        .Q(Q[43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][44]_srl6_n_0 ),
        .Q(Q[44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][45]_srl6_n_0 ),
        .Q(Q[45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][46]_srl6_n_0 ),
        .Q(Q[46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][47]_srl6_n_0 ),
        .Q(Q[47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][48]_srl6_n_0 ),
        .Q(Q[48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][49]_srl6_n_0 ),
        .Q(Q[49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][50]_srl6_n_0 ),
        .Q(Q[50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][51]_srl6_n_0 ),
        .Q(Q[51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][52]_srl6_n_0 ),
        .Q(Q[52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][53]_srl6_n_0 ),
        .Q(Q[53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][54]_srl6_n_0 ),
        .Q(Q[54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][55]_srl6_n_0 ),
        .Q(Q[55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][56]_srl6_n_0 ),
        .Q(Q[56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][57]_srl6_n_0 ),
        .Q(Q[57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][58]_srl6_n_0 ),
        .Q(Q[58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][59]_srl6_n_0 ),
        .Q(Q[59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][60]_srl6_n_0 ),
        .Q(Q[60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][61]_srl6_n_0 ),
        .Q(Q[61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][62]_srl6_n_0 ),
        .Q(Q[62]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][63]_srl6_n_0 ),
        .Q(Q[63]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][64]_srl6_n_0 ),
        .Q(Q[64]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][65]_srl6_n_0 ),
        .Q(Q[65]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][66]_srl6_n_0 ),
        .Q(Q[66]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][67]_srl6_n_0 ),
        .Q(Q[67]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][68]_srl6_n_0 ),
        .Q(Q[68]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][69]_srl6_n_0 ),
        .Q(Q[69]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][70]_srl6_n_0 ),
        .Q(Q[70]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][71]_srl6_n_0 ),
        .Q(Q[71]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][72]_srl6_n_0 ),
        .Q(Q[72]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[73] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][73]_srl6_n_0 ),
        .Q(Q[73]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[74] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][74]_srl6_n_0 ),
        .Q(Q[74]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[75] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][75]_srl6_n_0 ),
        .Q(Q[75]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[76] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][76]_srl6_n_0 ),
        .Q(Q[76]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[77] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][77]_srl6_n_0 ),
        .Q(Q[77]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[78] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][78]_srl6_n_0 ),
        .Q(Q[78]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[79] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][79]_srl6_n_0 ),
        .Q(Q[79]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[80] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][80]_srl6_n_0 ),
        .Q(Q[80]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[81] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][81]_srl6_n_0 ),
        .Q(Q[81]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[82] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][82]_srl6_n_0 ),
        .Q(Q[82]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[83] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][83]_srl6_n_0 ),
        .Q(Q[83]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[84] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][84]_srl6_n_0 ),
        .Q(Q[84]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[85] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][85]_srl6_n_0 ),
        .Q(Q[85]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[86] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][86]_srl6_n_0 ),
        .Q(Q[86]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[87] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][87]_srl6_n_0 ),
        .Q(Q[87]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[88] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][88]_srl6_n_0 ),
        .Q(Q[88]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[89] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][89]_srl6_n_0 ),
        .Q(Q[89]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[90] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][90]_srl6_n_0 ),
        .Q(Q[90]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[91] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][91]_srl6_n_0 ),
        .Q(Q[91]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[92] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][92]_srl6_n_0 ),
        .Q(Q[92]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[93] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][93]_srl6_n_0 ),
        .Q(Q[93]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[94] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][94]_srl6_n_0 ),
        .Q(Q[94]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][30]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[5][30]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][31]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[5][31]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][33]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[5][33]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][34]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][34]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[5][34]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][35]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[5][35]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][36]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[5][36]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][37]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][37]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[5][37]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][38]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[5][38]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][39]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][39]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[5][39]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][40]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][40]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[5][40]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][41]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[5][41]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][42]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][42]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[5][42]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][43]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][43]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[5][43]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][44]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[5][44]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][45]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][45]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[5][45]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][46]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][46]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[5][46]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][47]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][47]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[5][47]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][48]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][48]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[5][48]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][49]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][49]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[5][49]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][50]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][50]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[5][50]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][51]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][51]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[5][51]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][52]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][52]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[5][52]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][53]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][53]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[5][53]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][54]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][54]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[5][54]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][55]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][55]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[5][55]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][56]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][56]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[5][56]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][57]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[5][57]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][58]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][58]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[5][58]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][59]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[5][59]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][60]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][60]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[5][60]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][61]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][61]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[5][61]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][62]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][62]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[5][62]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][63]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][63]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[5][63]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][64]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][64]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[5][64]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][65]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][65]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[5][65]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][66]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][66]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\mem_reg[5][66]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][67]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][67]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[67]),
        .Q(\mem_reg[5][67]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][68]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][68]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[68]),
        .Q(\mem_reg[5][68]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][69]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][69]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[69]),
        .Q(\mem_reg[5][69]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][70]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][70]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[70]),
        .Q(\mem_reg[5][70]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][71]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][71]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[71]),
        .Q(\mem_reg[5][71]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][72]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][72]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[72]),
        .Q(\mem_reg[5][72]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][73]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][73]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[73]),
        .Q(\mem_reg[5][73]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][74]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][74]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[74]),
        .Q(\mem_reg[5][74]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][75]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][75]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[75]),
        .Q(\mem_reg[5][75]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][76]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][76]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[76]),
        .Q(\mem_reg[5][76]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][77]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][77]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[77]),
        .Q(\mem_reg[5][77]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][78]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][78]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[78]),
        .Q(\mem_reg[5][78]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][79]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][79]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[79]),
        .Q(\mem_reg[5][79]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][80]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][80]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[80]),
        .Q(\mem_reg[5][80]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][81]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][81]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[81]),
        .Q(\mem_reg[5][81]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][82]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][82]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[82]),
        .Q(\mem_reg[5][82]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][83]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][83]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[83]),
        .Q(\mem_reg[5][83]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][84]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][84]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[84]),
        .Q(\mem_reg[5][84]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][85]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][85]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[85]),
        .Q(\mem_reg[5][85]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][86]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][86]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[86]),
        .Q(\mem_reg[5][86]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][87]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][87]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[87]),
        .Q(\mem_reg[5][87]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][88]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][88]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[88]),
        .Q(\mem_reg[5][88]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][89]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][89]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[89]),
        .Q(\mem_reg[5][89]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][90]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][90]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[90]),
        .Q(\mem_reg[5][90]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][91]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][91]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[91]),
        .Q(\mem_reg[5][91]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][92]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][92]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[92]),
        .Q(\mem_reg[5][92]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][93]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][93]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[93]),
        .Q(\mem_reg[5][93]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][94]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][94]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[94]),
        .Q(\mem_reg[5][94]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[94]_1 ),
        .A1(\dout_reg[94]_2 ),
        .A2(\dout_reg[94]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_1__1
       (.I0(Q[72]),
        .O(\dout_reg[72]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_2__1
       (.I0(Q[71]),
        .O(\dout_reg[72]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_3__1
       (.I0(Q[70]),
        .O(\dout_reg[72]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_4__1
       (.I0(Q[69]),
        .O(\dout_reg[72]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_1__1
       (.I0(Q[76]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_2__1
       (.I0(Q[75]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_3__1
       (.I0(Q[74]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_4__1
       (.I0(Q[73]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_1__1
       (.I0(Q[80]),
        .O(\dout_reg[80]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_2__1
       (.I0(Q[79]),
        .O(\dout_reg[80]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_3__1
       (.I0(Q[78]),
        .O(\dout_reg[80]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_4__1
       (.I0(Q[77]),
        .O(\dout_reg[80]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_1__1
       (.I0(Q[84]),
        .O(\dout_reg[84]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_2__1
       (.I0(Q[83]),
        .O(\dout_reg[84]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_3__1
       (.I0(Q[82]),
        .O(\dout_reg[84]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_4__1
       (.I0(Q[81]),
        .O(\dout_reg[84]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_1__1
       (.I0(Q[88]),
        .O(\dout_reg[88]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_2__1
       (.I0(Q[87]),
        .O(\dout_reg[88]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_3__1
       (.I0(Q[86]),
        .O(\dout_reg[88]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_4__1
       (.I0(Q[85]),
        .O(\dout_reg[88]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_1__1
       (.I0(Q[92]),
        .O(\dout_reg[92]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_2__1
       (.I0(Q[91]),
        .O(\dout_reg[92]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_3__1
       (.I0(Q[90]),
        .O(\dout_reg[92]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_4__1
       (.I0(Q[89]),
        .O(\dout_reg[92]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__6_i_1__1
       (.I0(Q[94]),
        .O(\dout_reg[94]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__6_i_2__1
       (.I0(Q[93]),
        .O(\dout_reg[94]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__1
       (.I0(Q[68]),
        .O(\dout_reg[68]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2__1
       (.I0(Q[67]),
        .O(\dout_reg[68]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_3__1
       (.I0(Q[66]),
        .O(\dout_reg[68]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_4__1
       (.I0(Q[65]),
        .O(\dout_reg[68]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[0]_i_1__1 
       (.I0(Q[64]),
        .O(D));
  LUT6 #(
    .INIT(64'hFF2A2A2AFF2AFF2A)) 
    tmp_valid_i_1__1
       (.I0(\dout_reg[0]_1 ),
        .I1(ARREADY_Dummy),
        .I2(\dout_reg[0]_2 ),
        .I3(rreq_valid),
        .I4(tmp_valid_i_2__0_n_0),
        .I5(tmp_valid_i_3__0_n_0),
        .O(tmp_valid_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_valid_i_2__0
       (.I0(tmp_valid_i_4__0_n_0),
        .I1(Q[66]),
        .I2(Q[68]),
        .I3(Q[76]),
        .I4(Q[65]),
        .I5(tmp_valid_i_5__0_n_0),
        .O(tmp_valid_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    tmp_valid_i_3__0
       (.I0(tmp_valid_i_6__0_n_0),
        .I1(tmp_valid_i_7__0_n_0),
        .I2(tmp_valid_i_8__0_n_0),
        .I3(Q[80]),
        .I4(Q[86]),
        .I5(Q[79]),
        .O(tmp_valid_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_4__0
       (.I0(Q[91]),
        .I1(Q[89]),
        .I2(Q[87]),
        .I3(Q[77]),
        .O(tmp_valid_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tmp_valid_i_5__0
       (.I0(Q[73]),
        .I1(Q[88]),
        .I2(Q[75]),
        .I3(Q[81]),
        .I4(tmp_valid_i_9_n_0),
        .O(tmp_valid_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_6__0
       (.I0(Q[64]),
        .I1(Q[67]),
        .I2(Q[94]),
        .I3(Q[74]),
        .O(tmp_valid_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    tmp_valid_i_7__0
       (.I0(Q[84]),
        .I1(Q[83]),
        .I2(Q[71]),
        .I3(Q[72]),
        .O(tmp_valid_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_8__0
       (.I0(Q[93]),
        .I1(Q[70]),
        .I2(Q[85]),
        .I3(Q[78]),
        .O(tmp_valid_i_8__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_9
       (.I0(Q[92]),
        .I1(Q[90]),
        .I2(Q[82]),
        .I3(Q[69]),
        .O(tmp_valid_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "kernel_gmem1_m_axi_srl" *) 
module bd_0_hls_inst_0_kernel_gmem1_m_axi_srl__parameterized1
   (pop,
    din,
    push,
    ost_ctrl_info,
    Q,
    ap_clk,
    ap_rst_n_inv,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    RREADY_Dummy,
    \dout_reg[0]_2 ,
    burst_valid);
  output pop;
  output [0:0]din;
  input push;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input \dout_reg[0]_0 ;
  input [0:0]\dout_reg[0]_1 ;
  input RREADY_Dummy;
  input [0:0]\dout_reg[0]_2 ;
  input burst_valid;

  wire [3:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire [0:0]\dout_reg[0]_2 ;
  wire last_burst;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire ost_ctrl_info;
  wire pop;
  wire push;

  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \dout[0]_i_1__2 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(RREADY_Dummy),
        .I3(\dout_reg[0]_2 ),
        .I4(burst_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(last_burst),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__0
       (.I0(\dout_reg[0]_1 ),
        .I1(last_burst),
        .I2(burst_valid),
        .O(din));
endmodule

(* ORIG_REF_NAME = "kernel_gmem1_m_axi_srl" *) 
module bd_0_hls_inst_0_kernel_gmem1_m_axi_srl__parameterized3
   (ap_rst_n_0,
    pop,
    \dout_reg[3]_0 ,
    Q,
    E,
    s_ready_t_reg,
    D,
    \raddr_reg[3] ,
    \dout_reg[1]_0 ,
    dout_vld_reg,
    \dout_reg[3]_1 ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    ap_rst_n,
    ARREADY_Dummy,
    full_n_reg,
    full_n_reg_0,
    p_1_in,
    \bus_wide_gen.data_buf_reg[31] ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \raddr_reg[0] ,
    \dout_reg[3]_2 ,
    \dout_reg[0]_0 ,
    dout_vld_reg_2,
    \mOutPtr_reg[4] ,
    \dout_reg[0]_1 ,
    beat_valid,
    dout,
    \dout_reg[0]_2 ,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    gmem1_RVALID,
    ap_block_pp0_stage0_11001,
    ap_enable_reg_pp0_iter9,
    \dout_reg[3]_3 ,
    \dout_reg[1]_1 ,
    ap_clk,
    ap_rst_n_inv);
  output ap_rst_n_0;
  output pop;
  output \dout_reg[3]_0 ;
  output [1:0]Q;
  output [0:0]E;
  output [0:0]s_ready_t_reg;
  output [3:0]D;
  output [2:0]\raddr_reg[3] ;
  output \dout_reg[1]_0 ;
  output dout_vld_reg;
  output \dout_reg[3]_1 ;
  output [0:0]dout_vld_reg_0;
  output [7:0]dout_vld_reg_1;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  input ap_rst_n;
  input ARREADY_Dummy;
  input full_n_reg;
  input full_n_reg_0;
  input p_1_in;
  input \bus_wide_gen.data_buf_reg[31] ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \raddr_reg[0] ;
  input [3:0]\dout_reg[3]_2 ;
  input \dout_reg[0]_0 ;
  input dout_vld_reg_2;
  input [4:0]\mOutPtr_reg[4] ;
  input \dout_reg[0]_1 ;
  input beat_valid;
  input [8:0]dout;
  input \dout_reg[0]_2 ;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input gmem1_RVALID;
  input ap_block_pp0_stage0_11001;
  input ap_enable_reg_pp0_iter9;
  input [1:0]\dout_reg[3]_3 ;
  input [1:0]\dout_reg[1]_1 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire ARREADY_Dummy;
  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_wide_gen.data_buf[31]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire [1:0]\bus_wide_gen.end_offset ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_2__0_n_0 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_3__0_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [8:0]dout;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[1]_0 ;
  wire [1:0]\dout_reg[1]_1 ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[3]_1 ;
  wire [3:0]\dout_reg[3]_2 ;
  wire [1:0]\dout_reg[3]_3 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire [7:0]dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem1_RVALID;
  wire \mOutPtr[4]_i_3__7_n_0 ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire p_1_in;
  wire pop;
  wire \raddr_reg[0] ;
  wire [2:0]\raddr_reg[3] ;
  wire [0:0]s_ready_t_reg;

  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[24]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[0]),
        .O(dout_vld_reg_1[0]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[25]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[1]),
        .O(dout_vld_reg_1[1]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[26]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[2]),
        .O(dout_vld_reg_1[2]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[27]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[3]),
        .O(dout_vld_reg_1[3]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[28]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[4]),
        .O(dout_vld_reg_1[4]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[29]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[5]),
        .O(dout_vld_reg_1[5]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[30]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[6]),
        .O(dout_vld_reg_1[6]));
  LUT4 #(
    .INIT(16'h5545)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I1(beat_valid),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3__0_n_0 ),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[7]),
        .O(dout_vld_reg_1[7]));
  LUT3 #(
    .INIT(8'h8A)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(gmem1_RVALID),
        .I1(ap_block_pp0_stage0_11001),
        .I2(ap_enable_reg_pp0_iter9),
        .O(\bus_wide_gen.data_buf[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4010005500004055)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\bus_wide_gen.data_buf_reg[31] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I5(Q[0]),
        .O(\dout_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h00000000802040F0)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\bus_wide_gen.data_buf_reg[31] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I5(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .O(\dout_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h2E000000)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1__0 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(dout_vld_reg_0),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_3__0_n_0 ),
        .I3(\dout_reg[1]_0 ),
        .I4(ap_rst_n),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hE22E000000000000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1__0 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(dout_vld_reg_0),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_2__0_n_0 ),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3__0_n_0 ),
        .I4(\dout_reg[1]_0 ),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000FF7FFFFF)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2__0 
       (.I0(beat_valid),
        .I1(\dout_reg[0]_1 ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(Q[1]),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF8000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3__0 
       (.I0(Q[0]),
        .I1(beat_valid),
        .I2(\dout_reg[0]_1 ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0080AAAA)) 
    \dout[3]_i_1__1 
       (.I0(dout_vld_reg_2),
        .I1(dout[8]),
        .I2(beat_valid),
        .I3(\dout_reg[1]_0 ),
        .I4(\dout_reg[0]_1 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF8AAA)) 
    dout_vld_i_1__13
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[1]_0 ),
        .I2(beat_valid),
        .I3(dout[8]),
        .I4(dout_vld_reg_2),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'hFFFFDDDDDFFFDDDD)) 
    full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(pop),
        .I2(ARREADY_Dummy),
        .I3(full_n_reg),
        .I4(full_n_reg_0),
        .I5(p_1_in),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFF7F00800080FF7F)) 
    \mOutPtr[1]_i_1__14 
       (.I0(full_n_reg_0),
        .I1(full_n_reg),
        .I2(ARREADY_Dummy),
        .I3(pop),
        .I4(\mOutPtr_reg[4] [0]),
        .I5(\mOutPtr_reg[4] [1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hA9A96AA9)) 
    \mOutPtr[2]_i_1__14 
       (.I0(\mOutPtr_reg[4] [2]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .I3(\dout_reg[0]_0 ),
        .I4(pop),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAA9AAA96AAAAAA9)) 
    \mOutPtr[3]_i_1__13 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\dout_reg[0]_0 ),
        .I5(pop),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[4]_i_1__11 
       (.I0(pop),
        .I1(ARREADY_Dummy),
        .I2(full_n_reg),
        .I3(full_n_reg_0),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAA9A)) 
    \mOutPtr[4]_i_2__8 
       (.I0(\mOutPtr_reg[4] [4]),
        .I1(\mOutPtr_reg[4] [3]),
        .I2(\mOutPtr[4]_i_3__7_n_0 ),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [0]),
        .I5(\mOutPtr_reg[4] [1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h75550000FFFFFFFF)) 
    \mOutPtr[4]_i_3__7 
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[1]_0 ),
        .I2(beat_valid),
        .I3(dout[8]),
        .I4(dout_vld_reg_2),
        .I5(\dout_reg[0]_0 ),
        .O(\mOutPtr[4]_i_3__7_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[3]_2 [0]),
        .A1(\dout_reg[3]_2 [1]),
        .A2(\dout_reg[3]_2 [2]),
        .A3(\dout_reg[3]_2 [3]),
        .CE(\dout_reg[0]_0 ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[14][0]_srl15_i_2__6 
       (.I0(\dout_reg[1]_1 [0]),
        .I1(\dout_reg[3]_3 [0]),
        .O(\bus_wide_gen.end_offset [0]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[3]_2 [0]),
        .A1(\dout_reg[3]_2 [1]),
        .A2(\dout_reg[3]_2 [2]),
        .A3(\dout_reg[3]_2 [3]),
        .CE(\dout_reg[0]_0 ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mem_reg[14][1]_srl15_i_1__1 
       (.I0(\dout_reg[3]_3 [0]),
        .I1(\dout_reg[1]_1 [0]),
        .I2(\dout_reg[3]_3 [1]),
        .I3(\dout_reg[1]_1 [1]),
        .O(\bus_wide_gen.end_offset [1]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[3]_2 [0]),
        .A1(\dout_reg[3]_2 [1]),
        .A2(\dout_reg[3]_2 [2]),
        .A3(\dout_reg[3]_2 [3]),
        .CE(\dout_reg[0]_0 ),
        .CLK(ap_clk),
        .D(\dout_reg[3]_3 [0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[3]_2 [0]),
        .A1(\dout_reg[3]_2 [1]),
        .A2(\dout_reg[3]_2 [2]),
        .A3(\dout_reg[3]_2 [3]),
        .CE(\dout_reg[0]_0 ),
        .CLK(ap_clk),
        .D(\dout_reg[3]_3 [1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \raddr[1]_i_1__9 
       (.I0(pop),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg_2),
        .I3(\dout_reg[3]_2 [0]),
        .I4(\dout_reg[3]_2 [1]),
        .O(\raddr_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \raddr[2]_i_1__7 
       (.I0(\dout_reg[3]_2 [0]),
        .I1(dout_vld_reg_2),
        .I2(\dout_reg[0]_0 ),
        .I3(pop),
        .I4(\dout_reg[3]_2 [2]),
        .I5(\dout_reg[3]_2 [1]),
        .O(\raddr_reg[3] [1]));
  LUT6 #(
    .INIT(64'h00FFFD000000FD00)) 
    \raddr[3]_i_1__7 
       (.I0(\raddr_reg[0] ),
        .I1(\dout_reg[3]_2 [3]),
        .I2(\dout_reg[3]_2 [2]),
        .I3(pop),
        .I4(\dout_reg[0]_0 ),
        .I5(dout_vld_reg_2),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAA6AAAA9A9AAA9)) 
    \raddr[3]_i_2__7 
       (.I0(\dout_reg[3]_2 [3]),
        .I1(\dout_reg[3]_2 [1]),
        .I2(\dout_reg[3]_2 [0]),
        .I3(dout_vld_reg_2),
        .I4(\mOutPtr[4]_i_3__7_n_0 ),
        .I5(\dout_reg[3]_2 [2]),
        .O(\raddr_reg[3] [2]));
  LUT6 #(
    .INIT(64'hEEFFEEFFEBFFFFEB)) 
    \raddr[7]_i_3 
       (.I0(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2__0_n_0 ),
        .I2(\dout_reg_n_0_[1] ),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3__0_n_0 ),
        .I4(\dout_reg_n_0_[0] ),
        .I5(\dout_reg[0]_2 ),
        .O(\dout_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "kernel_gmem1_m_axi_write" *) 
module bd_0_hls_inst_0_kernel_gmem1_m_axi_write
   (m_axi_gmem1_BREADY,
    m_axi_gmem1_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_gmem1_BREADY;
  input m_axi_gmem1_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;

  bd_0_hls_inst_0_kernel_gmem1_m_axi_reg_slice__parameterized1 rs_resp
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
