
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38+88 (git sha1 38f1b0b12, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `cpu_wrapper.ys' --

1. Executing Verilog-2005 frontend: ../../../source/ALU.v
Parsing Verilog input from `../../../source/ALU.v' to AST representation.
Generating RTLIL representation for module `\ALU'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../source/cpu.v
Parsing Verilog input from `../../../source/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Warning: Replacing memory \AXYS with list of registers. See ../../../source/cpu.v:546
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../cpu_wrapper.v
Parsing Verilog input from `../../cpu_wrapper.v' to AST representation.
Generating RTLIL representation for module `\cpu_wrapper'.
Warning: Replacing memory \vectOut with list of registers. See ../../cpu_wrapper.v:41
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU

4.2. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU
Removed 0 unused modules.

5. Executing SYNTH_XILINX pass.

5.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\IBUFG'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT6_2'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\$__ABC9_LUT8'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF5'.
Generating RTLIL representation for module `\MUXF6'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\MUXF9'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\CARRY8'.
Generating RTLIL representation for module `\ORCY'.
Generating RTLIL representation for module `\MULT_AND'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDCE_1'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\FDPE_1'.
Generating RTLIL representation for module `\FDCPE'.
Generating RTLIL representation for module `\FDCPE_1'.
Generating RTLIL representation for module `\LDCE'.
Generating RTLIL representation for module `\LDPE'.
Generating RTLIL representation for module `\LDCPE'.
Generating RTLIL representation for module `\AND2B1L'.
Generating RTLIL representation for module `\OR2L'.
Generating RTLIL representation for module `\RAM16X1S'.
Generating RTLIL representation for module `\RAM16X1S_1'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X1S_1'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAM64X1S_1'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM128X1S_1'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM512X1S'.
Generating RTLIL representation for module `\RAM16X2S'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM64X2S'.
Generating RTLIL representation for module `\RAM16X4S'.
Generating RTLIL representation for module `\RAM32X4S'.
Generating RTLIL representation for module `\RAM16X8S'.
Generating RTLIL representation for module `\RAM32X8S'.
Generating RTLIL representation for module `\RAM16X1D'.
Generating RTLIL representation for module `\RAM16X1D_1'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM32X1D_1'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM64X1D_1'.
Generating RTLIL representation for module `\RAM128X1D'.
Generating RTLIL representation for module `\RAM256X1D'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM32M16'.
Generating RTLIL representation for module `\RAM64M'.
Generating RTLIL representation for module `\RAM64M8'.
Generating RTLIL representation for module `\RAM32X16DR8'.
Generating RTLIL representation for module `\RAM64X8SW'.
Generating RTLIL representation for module `\ROM16X1'.
Generating RTLIL representation for module `\ROM32X1'.
Generating RTLIL representation for module `\ROM64X1'.
Generating RTLIL representation for module `\ROM128X1'.
Generating RTLIL representation for module `\ROM256X1'.
Generating RTLIL representation for module `\SRL16'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\SRLC16'.
Generating RTLIL representation for module `\SRLC16E'.
Generating RTLIL representation for module `\SRLC32E'.
Generating RTLIL representation for module `\CFGLUT5'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT18X18S'.
Generating RTLIL representation for module `\MULT18X18SIO'.
Generating RTLIL representation for module `\DSP48A'.
Generating RTLIL representation for module `\DSP48A1'.
Generating RTLIL representation for module `\DSP48'.
Generating RTLIL representation for module `\DSP48E1'.
Generating RTLIL representation for module `\RAMB18E1'.
Generating RTLIL representation for module `\RAMB36E1'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_xtra.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\RAMB4_S1'.
Generating RTLIL representation for module `\RAMB4_S2'.
Generating RTLIL representation for module `\RAMB4_S4'.
Generating RTLIL representation for module `\RAMB4_S8'.
Generating RTLIL representation for module `\RAMB4_S16'.
Generating RTLIL representation for module `\RAMB4_S1_S1'.
Generating RTLIL representation for module `\RAMB4_S1_S2'.
Generating RTLIL representation for module `\RAMB4_S1_S4'.
Generating RTLIL representation for module `\RAMB4_S1_S8'.
Generating RTLIL representation for module `\RAMB4_S1_S16'.
Generating RTLIL representation for module `\RAMB4_S2_S2'.
Generating RTLIL representation for module `\RAMB4_S2_S4'.
Generating RTLIL representation for module `\RAMB4_S2_S8'.
Generating RTLIL representation for module `\RAMB4_S2_S16'.
Generating RTLIL representation for module `\RAMB4_S4_S4'.
Generating RTLIL representation for module `\RAMB4_S4_S8'.
Generating RTLIL representation for module `\RAMB4_S4_S16'.
Generating RTLIL representation for module `\RAMB4_S8_S8'.
Generating RTLIL representation for module `\RAMB4_S8_S16'.
Generating RTLIL representation for module `\RAMB4_S16_S16'.
Generating RTLIL representation for module `\RAMB16_S1'.
Generating RTLIL representation for module `\RAMB16_S2'.
Generating RTLIL representation for module `\RAMB16_S4'.
Generating RTLIL representation for module `\RAMB16_S9'.
Generating RTLIL representation for module `\RAMB16_S18'.
Generating RTLIL representation for module `\RAMB16_S36'.
Generating RTLIL representation for module `\RAMB16_S1_S1'.
Generating RTLIL representation for module `\RAMB16_S1_S2'.
Generating RTLIL representation for module `\RAMB16_S1_S4'.
Generating RTLIL representation for module `\RAMB16_S1_S9'.
Generating RTLIL representation for module `\RAMB16_S1_S18'.
Generating RTLIL representation for module `\RAMB16_S1_S36'.
Generating RTLIL representation for module `\RAMB16_S2_S2'.
Generating RTLIL representation for module `\RAMB16_S2_S4'.
Generating RTLIL representation for module `\RAMB16_S2_S9'.
Generating RTLIL representation for module `\RAMB16_S2_S18'.
Generating RTLIL representation for module `\RAMB16_S2_S36'.
Generating RTLIL representation for module `\RAMB16_S4_S4'.
Generating RTLIL representation for module `\RAMB16_S4_S9'.
Generating RTLIL representation for module `\RAMB16_S4_S18'.
Generating RTLIL representation for module `\RAMB16_S4_S36'.
Generating RTLIL representation for module `\RAMB16_S9_S9'.
Generating RTLIL representation for module `\RAMB16_S9_S18'.
Generating RTLIL representation for module `\RAMB16_S9_S36'.
Generating RTLIL representation for module `\RAMB16_S18_S18'.
Generating RTLIL representation for module `\RAMB16_S18_S36'.
Generating RTLIL representation for module `\RAMB16_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWER'.
Generating RTLIL representation for module `\RAMB8BWER'.
Generating RTLIL representation for module `\FIFO16'.
Generating RTLIL representation for module `\RAMB16'.
Generating RTLIL representation for module `\RAMB32_S64_ECC'.
Generating RTLIL representation for module `\FIFO18'.
Generating RTLIL representation for module `\FIFO18_36'.
Generating RTLIL representation for module `\FIFO36'.
Generating RTLIL representation for module `\FIFO36_72'.
Generating RTLIL representation for module `\RAMB18'.
Generating RTLIL representation for module `\RAMB36'.
Generating RTLIL representation for module `\RAMB18SDP'.
Generating RTLIL representation for module `\RAMB36SDP'.
Generating RTLIL representation for module `\FIFO18E1'.
Generating RTLIL representation for module `\FIFO36E1'.
Generating RTLIL representation for module `\FIFO18E2'.
Generating RTLIL representation for module `\FIFO36E2'.
Generating RTLIL representation for module `\RAMB18E2'.
Generating RTLIL representation for module `\RAMB36E2'.
Generating RTLIL representation for module `\URAM288'.
Generating RTLIL representation for module `\URAM288_BASE'.
Generating RTLIL representation for module `\DSP48E'.
Generating RTLIL representation for module `\DSP48E2'.
Generating RTLIL representation for module `\FDDRCPE'.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\IFDDRCPE'.
Generating RTLIL representation for module `\IFDDRRSE'.
Generating RTLIL representation for module `\OFDDRCPE'.
Generating RTLIL representation for module `\OFDDRRSE'.
Generating RTLIL representation for module `\OFDDRTCPE'.
Generating RTLIL representation for module `\OFDDRTRSE'.
Generating RTLIL representation for module `\IDDR2'.
Generating RTLIL representation for module `\ODDR2'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\IDELAYCTRL'.
Generating RTLIL representation for module `\IDELAY'.
Generating RTLIL representation for module `\ISERDES'.
Generating RTLIL representation for module `\OSERDES'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\ISERDES_NODELAY'.
Generating RTLIL representation for module `\IODELAYE1'.
Generating RTLIL representation for module `\ISERDESE1'.
Generating RTLIL representation for module `\OSERDESE1'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\ODELAYE2'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\PHASER_IN'.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Generating RTLIL representation for module `\PHASER_OUT'.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Generating RTLIL representation for module `\PHASER_REF'.
Generating RTLIL representation for module `\PHY_CONTROL'.
Generating RTLIL representation for module `\IDDRE1'.
Generating RTLIL representation for module `\ODDRE1'.
Generating RTLIL representation for module `\IDELAYE3'.
Generating RTLIL representation for module `\ODELAYE3'.
Generating RTLIL representation for module `\ISERDESE3'.
Generating RTLIL representation for module `\OSERDESE3'.
Generating RTLIL representation for module `\BITSLICE_CONTROL'.
Generating RTLIL representation for module `\RIU_OR'.
Generating RTLIL representation for module `\RX_BITSLICE'.
Generating RTLIL representation for module `\RXTX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE_TRI'.
Generating RTLIL representation for module `\IODELAY2'.
Generating RTLIL representation for module `\IODRP2'.
Generating RTLIL representation for module `\IODRP2_MCB'.
Generating RTLIL representation for module `\ISERDES2'.
Generating RTLIL representation for module `\OSERDES2'.
Generating RTLIL representation for module `\IBUF_DLY_ADJ'.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUF_ANALOG'.
Generating RTLIL representation for module `\IBUFE3'.
Generating RTLIL representation for module `\IBUFDS'.
Generating RTLIL representation for module `\IBUFDS_DLY_ADJ'.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDSE3'.
Generating RTLIL representation for module `\IBUFDS_DPHY'.
Generating RTLIL representation for module `\IBUFGDS'.
Generating RTLIL representation for module `\IBUFGDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFE3'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDSE3'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\OBUFDS_DPHY'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\KEEPER'.
Generating RTLIL representation for module `\PULLDOWN'.
Generating RTLIL representation for module `\PULLUP'.
Generating RTLIL representation for module `\DCIRESET'.
Generating RTLIL representation for module `\HPIO_VREF'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFG_GT'.
Generating RTLIL representation for module `\BUFG_GT_SYNC'.
Generating RTLIL representation for module `\BUFG_PS'.
Generating RTLIL representation for module `\BUFGCE_DIV'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2'.
Generating RTLIL representation for module `\BUFIO2_2CLK'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFPLL'.
Generating RTLIL representation for module `\BUFPLL_MCB'.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFIODQS'.
Generating RTLIL representation for module `\BUFR'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\DCM'.
Generating RTLIL representation for module `\DCM_SP'.
Generating RTLIL representation for module `\DCM_CLKGEN'.
Generating RTLIL representation for module `\DCM_ADV'.
Generating RTLIL representation for module `\DCM_BASE'.
Generating RTLIL representation for module `\DCM_PS'.
Generating RTLIL representation for module `\PMCD'.
Generating RTLIL representation for module `\PLL_ADV'.
Generating RTLIL representation for module `\PLL_BASE'.
Generating RTLIL representation for module `\MMCM_ADV'.
Generating RTLIL representation for module `\MMCM_BASE'.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\MMCME2_BASE'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
Generating RTLIL representation for module `\MMCME3_ADV'.
Generating RTLIL representation for module `\MMCME3_BASE'.
Generating RTLIL representation for module `\PLLE3_ADV'.
Generating RTLIL representation for module `\PLLE3_BASE'.
Generating RTLIL representation for module `\MMCME4_ADV'.
Generating RTLIL representation for module `\MMCME4_BASE'.
Generating RTLIL representation for module `\PLLE4_ADV'.
Generating RTLIL representation for module `\PLLE4_BASE'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\IN_FIFO'.
Generating RTLIL representation for module `\OUT_FIFO'.
Generating RTLIL representation for module `\HARD_SYNC'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3E'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3A'.
Generating RTLIL representation for module `\STARTUP_SPARTAN6'.
Generating RTLIL representation for module `\STARTUP_VIRTEX4'.
Generating RTLIL representation for module `\STARTUP_VIRTEX5'.
Generating RTLIL representation for module `\STARTUP_VIRTEX6'.
Generating RTLIL representation for module `\STARTUPE2'.
Generating RTLIL representation for module `\STARTUPE3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3A'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX4'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX5'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX6'.
Generating RTLIL representation for module `\CAPTUREE2'.
Generating RTLIL representation for module `\ICAP_SPARTAN3A'.
Generating RTLIL representation for module `\ICAP_SPARTAN6'.
Generating RTLIL representation for module `\ICAP_VIRTEX4'.
Generating RTLIL representation for module `\ICAP_VIRTEX5'.
Generating RTLIL representation for module `\ICAP_VIRTEX6'.
Generating RTLIL representation for module `\ICAPE2'.
Generating RTLIL representation for module `\ICAPE3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3A'.
Generating RTLIL representation for module `\BSCAN_SPARTAN6'.
Generating RTLIL representation for module `\BSCAN_VIRTEX4'.
Generating RTLIL representation for module `\BSCAN_VIRTEX5'.
Generating RTLIL representation for module `\BSCAN_VIRTEX6'.
Generating RTLIL representation for module `\BSCANE2'.
Generating RTLIL representation for module `\DNA_PORT'.
Generating RTLIL representation for module `\DNA_PORTE2'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX4'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX5'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX6'.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Generating RTLIL representation for module `\FRAME_ECCE3'.
Generating RTLIL representation for module `\FRAME_ECCE4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX5'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX6'.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Generating RTLIL representation for module `\POST_CRC_INTERNAL'.
Generating RTLIL representation for module `\SUSPEND_SYNC'.
Generating RTLIL representation for module `\KEY_CLEAR'.
Generating RTLIL representation for module `\MASTER_JTAG'.
Generating RTLIL representation for module `\SPI_ACCESS'.
Generating RTLIL representation for module `\EFUSE_USR'.
Generating RTLIL representation for module `\SYSMON'.
Generating RTLIL representation for module `\XADC'.
Generating RTLIL representation for module `\SYSMONE1'.
Generating RTLIL representation for module `\SYSMONE4'.
Generating RTLIL representation for module `\GTPA1_DUAL'.
Generating RTLIL representation for module `\GT11_CUSTOM'.
Generating RTLIL representation for module `\GT11_DUAL'.
Generating RTLIL representation for module `\GT11CLK'.
Generating RTLIL representation for module `\GT11CLK_MGT'.
Generating RTLIL representation for module `\GTP_DUAL'.
Generating RTLIL representation for module `\GTX_DUAL'.
Generating RTLIL representation for module `\CRC32'.
Generating RTLIL representation for module `\CRC64'.
Generating RTLIL representation for module `\GTHE1_QUAD'.
Generating RTLIL representation for module `\GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTHE1'.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\GTHE3_CHANNEL'.
Generating RTLIL representation for module `\GTHE3_COMMON'.
Generating RTLIL representation for module `\GTYE3_CHANNEL'.
Generating RTLIL representation for module `\GTYE3_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3_ADV'.
Generating RTLIL representation for module `\GTHE4_CHANNEL'.
Generating RTLIL representation for module `\GTHE4_COMMON'.
Generating RTLIL representation for module `\GTYE4_CHANNEL'.
Generating RTLIL representation for module `\GTYE4_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4_ADV'.
Generating RTLIL representation for module `\GTM_DUAL'.
Generating RTLIL representation for module `\IBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM_ADV'.
Generating RTLIL representation for module `\HSDAC'.
Generating RTLIL representation for module `\HSADC'.
Generating RTLIL representation for module `\RFDAC'.
Generating RTLIL representation for module `\RFADC'.
Generating RTLIL representation for module `\PCIE_A1'.
Generating RTLIL representation for module `\PCIE_EP'.
Generating RTLIL representation for module `\PCIE_2_0'.
Generating RTLIL representation for module `\PCIE_2_1'.
Generating RTLIL representation for module `\PCIE_3_0'.
Generating RTLIL representation for module `\PCIE_3_1'.
Generating RTLIL representation for module `\PCIE40E4'.
Generating RTLIL representation for module `\PCIE4CE4'.
Generating RTLIL representation for module `\EMAC'.
Generating RTLIL representation for module `\TEMAC'.
Generating RTLIL representation for module `\TEMAC_SINGLE'.
Generating RTLIL representation for module `\CMAC'.
Generating RTLIL representation for module `\CMACE4'.
Generating RTLIL representation for module `\MCB'.
Generating RTLIL representation for module `\HBM_REF_CLK'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_APB'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_AXI'.
Generating RTLIL representation for module `\HBM_ONE_STACK_INTF'.
Generating RTLIL representation for module `\HBM_TWO_STACK_INTF'.
Generating RTLIL representation for module `\PPC405_ADV'.
Generating RTLIL representation for module `\PPC440'.
Generating RTLIL representation for module `\PS7'.
Generating RTLIL representation for module `\PS8'.
Generating RTLIL representation for module `\ILKN'.
Generating RTLIL representation for module `\ILKNE4'.
Generating RTLIL representation for module `\VCU'.
Generating RTLIL representation for module `\FE'.
Successfully finished Verilog frontend.

5.3. Executing HIERARCHY pass (managing design hierarchy).

5.3.1. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU

5.3.2. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU
Removed 0 unused modules.

5.4. Executing PROC pass (convert processes to netlists).

5.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1215 in module RAM64M.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1095 in module RAM32M.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1042 in module RAM128X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1005 in module RAM64X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$987 in module RAM32X1D_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$957 in module RAM32X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$906 in module FDPE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$903 in module FDPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$888 in module FDCE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$885 in module FDCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$870 in module FDSE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$866 in module FDSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$848 in module FDRE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$844 in module FDRE.
Removed 1 dead cases from process $proc$../../cpu_wrapper.v:29$269 in module cpu_wrapper.
Marked 3 switch rules as full_case in process $proc$../../cpu_wrapper.v:29$269 in module cpu_wrapper.
Removed 1 dead cases from process $proc$../../../source/cpu.v:0$252 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:0$252 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:1309$247 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:1303$246 in module cpu.
Removed 1 dead cases from process $proc$../../../source/cpu.v:1288$241 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:1288$241 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:1282$240 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:1255$227 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:1241$224 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:1213$221 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:1201$218 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:1190$215 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:1177$212 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:1165$209 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:1154$204 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:1143$199 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:1131$196 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:1121$193 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:1108$190 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:1095$187 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:1081$184 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:1056$181 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:1034$178 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:1013$175 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:1007$173 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:900$160 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:889$157 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:875$147 in module cpu.
Marked 3 switch rules as full_case in process $proc$../../../source/cpu.v:853$142 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:839$139 in module cpu.
Marked 4 switch rules as full_case in process $proc$../../../source/cpu.v:823$134 in module cpu.
Marked 5 switch rules as full_case in process $proc$../../../source/cpu.v:804$125 in module cpu.
Marked 4 switch rules as full_case in process $proc$../../../source/cpu.v:790$117 in module cpu.
Marked 5 switch rules as full_case in process $proc$../../../source/cpu.v:768$108 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:731$97 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:698$96 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:656$93 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:646$92 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:636$86 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:608$84 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:559$80 in module cpu.
Marked 3 switch rules as full_case in process $proc$../../../source/cpu.v:543$68 in module cpu.
Removed 1 dead cases from process $proc$../../../source/cpu.v:527$67 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:527$67 in module cpu.
Removed 1 dead cases from process $proc$../../../source/cpu.v:513$66 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:513$66 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:500$64 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:482$61 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:454$60 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:433$55 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:417$44 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:365$43 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/cpu.v:349$41 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:323$36 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../source/cpu.v:296$30 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../source/ALU.v:101$21 in module ALU.
Removed 1 dead cases from process $proc$../../../source/ALU.v:71$9 in module ALU.
Marked 1 switch rules as full_case in process $proc$../../../source/ALU.v:71$9 in module ALU.
Removed 1 dead cases from process $proc$../../../source/ALU.v:56$5 in module ALU.
Marked 2 switch rules as full_case in process $proc$../../../source/ALU.v:56$5 in module ALU.
Removed a total of 7 dead cases.

5.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 103 assignments to connections.

5.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405$1344'.
  Set init value: \r = 0
Found init rule in `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361$1337'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329$1330'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292$1327'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264$1320'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980$1293'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979$1292'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978$1291'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977$1290'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806$1193'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805$1192'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804$1191'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803$1190'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712$1072'.
  Set init value: \mem = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607$1035'.
  Set init value: \mem = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561$999'.
  Set init value: \mem = 0
Found init rule in `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502$981'.
  Set init value: \mem = 0
Found init rule in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$909'.
  Set init value: \Q = 1'1
Found init rule in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$905'.
  Set init value: \Q = 1'1
Found init rule in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$891'.
  Set init value: \Q = 1'0
Found init rule in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$887'.
  Set init value: \Q = 1'0
Found init rule in `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$873'.
  Set init value: \Q = 1'1
Found init rule in `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$869'.
  Set init value: \Q = 1'1
Found init rule in `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$851'.
  Set init value: \Q = 1'0
Found init rule in `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$847'.
  Set init value: \Q = 1'0
Found init rule in `\cpu.$proc$../../../source/cpu.v:1301$262'.
  Set init value: \NMI_1 = 1'0
Found init rule in `\cpu.$proc$../../../source/cpu.v:72$261'.
  Set init value: \NMI_edge = 1'0
Found init rule in `\cpu.$proc$../../../source/cpu.v:55$260'.
  Set init value: \N = 1'0
Found init rule in `\cpu.$proc$../../../source/cpu.v:54$259'.
  Set init value: \V = 1'0
Found init rule in `\cpu.$proc$../../../source/cpu.v:53$258'.
  Set init value: \D = 1'0
Found init rule in `\cpu.$proc$../../../source/cpu.v:52$257'.
  Set init value: \I = 1'0
Found init rule in `\cpu.$proc$../../../source/cpu.v:51$256'.
  Set init value: \Z = 1'0
Found init rule in `\cpu.$proc$../../../source/cpu.v:50$255'.
  Set init value: \C = 1'0

5.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \PRE in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$906'.
Found async reset \PRE in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$903'.
Found async reset \CLR in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$888'.
Found async reset \CLR in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$885'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1309$247'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1303$246'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1282$240'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1255$227'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1241$224'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1213$221'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1201$218'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1190$215'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1177$212'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1165$209'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1154$204'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1143$199'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1131$196'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1121$193'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1108$190'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1095$187'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1081$184'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1056$181'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1034$178'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1013$175'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:1007$173'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:900$160'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:889$157'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:875$147'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:853$142'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:839$139'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:823$134'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:804$125'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:790$117'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:768$108'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:646$92'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:543$68'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:500$64'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:417$44'.
Found async reset \reset in `\cpu.$proc$../../../source/cpu.v:349$41'.
Found async reset \reset in `\ALU.$proc$../../../source/ALU.v:101$21'.

5.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~131 debug messages>

5.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405$1344'.
Creating decoders for process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$1343'.
     1/1: $0\r[31:0]
Creating decoders for process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361$1337'.
Creating decoders for process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$1336'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329$1330'.
Creating decoders for process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332$1329'.
Creating decoders for process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292$1327'.
Creating decoders for process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$1326'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264$1320'.
Creating decoders for process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266$1319'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980$1293'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979$1292'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978$1291'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977$1290'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1215'.
     1/8: $1$lookahead\mem_d$1214[63:0]$1231
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1205[5:0]$1227
     3/8: $1$lookahead\mem_c$1213[63:0]$1230
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1204[5:0]$1226
     5/8: $1$lookahead\mem_b$1212[63:0]$1229
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1203[5:0]$1225
     7/8: $1$lookahead\mem_a$1211[63:0]$1228
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1202[5:0]$1224
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806$1193'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805$1192'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804$1191'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803$1190'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1095'.
     1/8: $1$lookahead\mem_d$1094[63:0]$1111
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1077[31:0]$1107
     3/8: $1$lookahead\mem_c$1093[63:0]$1110
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1076[31:0]$1106
     5/8: $1$lookahead\mem_b$1092[63:0]$1109
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1075[31:0]$1105
     7/8: $1$lookahead\mem_a$1091[63:0]$1108
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1074[31:0]$1104
Creating decoders for process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712$1072'.
Creating decoders for process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1042'.
     1/2: $1$lookahead\mem$1041[127:0]$1046
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1037[6:0]$1045
Creating decoders for process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607$1035'.
Creating decoders for process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1005'.
     1/2: $1$lookahead\mem$1004[63:0]$1009
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1000[5:0]$1008
Creating decoders for process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561$999'.
Creating decoders for process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$987'.
     1/2: $1$lookahead\mem$986[31:0]$991
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$982[4:0]$990
Creating decoders for process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502$981'.
Creating decoders for process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$957'.
     1/2: $1$lookahead\mem$956[31:0]$961
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$952[4:0]$960
Creating decoders for process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$909'.
Creating decoders for process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$906'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$905'.
Creating decoders for process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$903'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$891'.
Creating decoders for process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$888'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$887'.
Creating decoders for process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$885'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$873'.
Creating decoders for process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$870'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$869'.
Creating decoders for process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$866'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$851'.
Creating decoders for process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$848'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$847'.
Creating decoders for process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$844'.
     1/1: $0\Q[0:0]
Creating decoders for process `\cpu_wrapper.$proc$../../cpu_wrapper.v:62$299'.
Creating decoders for process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
     1/32: $3$mem2reg_rd$\vectOut$../../cpu_wrapper.v:56$263_DATA[7:0]$298
     2/32: $0\vectOut[3][7:0] [1]
     3/32: $0\vectOut[3][7:0] [0]
     4/32: $0\vectOut[3][7:0] [2]
     5/32: $0\vectOut[3][7:0] [3]
     6/32: $0\vectOut[3][7:0] [4]
     7/32: $0\vectOut[3][7:0] [5]
     8/32: $0\vectOut[3][7:0] [6]
     9/32: $0\vectOut[3][7:0] [7]
    10/32: $2$memwr$\stimIn$../../cpu_wrapper.v:55$268_DATA[7:0]$296
    11/32: $2$memwr$\stimIn$../../cpu_wrapper.v:55$268_ADDR[7:0]$295
    12/32: $2$mem2reg_rd$\vectOut$../../cpu_wrapper.v:56$263_DATA[7:0]$294
    13/32: $2$mem2reg_rd$\vectOut$../../cpu_wrapper.v:56$263_ADDR[1:0]$293
    14/32: $1$mem2bits$\stimIn$../../cpu_wrapper.v:36$267[7:0]$284
    15/32: $1$mem2bits$\stimIn$../../cpu_wrapper.v:35$266[7:0]$283
    16/32: $1$mem2bits$\stimIn$../../cpu_wrapper.v:34$265[7:0]$282
    17/32: $1$mem2bits$\stimIn$../../cpu_wrapper.v:33$264[7:0]$281
    18/32: $1$memwr$\stimIn$../../cpu_wrapper.v:55$268_EN[7:0]$287
    19/32: $1$memwr$\stimIn$../../cpu_wrapper.v:55$268_DATA[7:0]$286
    20/32: $1$memwr$\stimIn$../../cpu_wrapper.v:55$268_ADDR[7:0]$285
    21/32: $1$mem2reg_rd$\vectOut$../../cpu_wrapper.v:56$263_DATA[7:0]$280
    22/32: $1$mem2reg_rd$\vectOut$../../cpu_wrapper.v:56$263_ADDR[1:0]$279
    23/32: $2$memwr$\stimIn$../../cpu_wrapper.v:55$268_EN[7:0]$297
    24/32: $0\vectOut[2][7:0]
    25/32: $0\vectOut[1][7:0]
    26/32: $0\vectOut[0][7:0]
    27/32: $0\Data_Out[7:0]
    28/32: $0\NMI[0:0]
    29/32: $0\IRQ[0:0]
    30/32: $0\DI[7:0]
    31/32: $0\RDY[0:0]
    32/32: $0\reset[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1301$262'.
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:72$261'.
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:55$260'.
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:54$259'.
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:53$258'.
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:52$257'.
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:51$256'.
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:50$255'.
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:0$252'.
     1/1: $1$mem2reg_rd$\AXYS$../../../source/cpu.v:75$28_DATA[7:0]$254
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1309$247'.
     1/1: $0\NMI_edge[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1303$246'.
     1/1: $0\NMI_1[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1288$241'.
     1/1: $1\cond_true[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1282$240'.
     1/1: $0\cond_code[2:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1255$227'.
     1/10: $0\brk[0:0]
     2/10: $0\clv[0:0]
     3/10: $0\sei[0:0]
     4/10: $0\cli[0:0]
     5/10: $0\sed[0:0]
     6/10: $0\cld[0:0]
     7/10: $0\sec[0:0]
     8/10: $0\clc[0:0]
     9/10: $0\php[0:0]
    10/10: $0\plp[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1241$224'.
     1/1: $0\bit_ins[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1213$221'.
     1/1: $0\op[3:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1201$218'.
     1/1: $0\rotate[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1190$215'.
     1/1: $0\shift_right[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1177$212'.
     1/1: $0\compare[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1165$209'.
     1/1: $0\shift[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1154$204'.
     1/1: $0\adc_bcd[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1143$199'.
     1/1: $0\adc_sbc[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1131$196'.
     1/1: $0\inc[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1121$193'.
     1/1: $0\load_only[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1108$190'.
     1/1: $0\write_back[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1095$187'.
     1/1: $0\store[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1081$184'.
     1/1: $0\index_y[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1056$181'.
     1/1: $0\src_reg[1:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1034$178'.
     1/1: $0\dst_reg[1:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1013$175'.
     1/1: $0\load_reg[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:1007$173'.
     1/1: $0\res[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:900$160'.
     1/1: $0\state[5:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:889$157'.
     1/1: $0\DIHOLD[7:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:875$147'.
     1/2: $0\IRHOLD_valid[0:0]
     2/2: $0\IRHOLD[7:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:853$142'.
     1/1: $0\V[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:839$139'.
     1/1: $0\D[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:823$134'.
     1/1: $0\I[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:804$125'.
     1/1: $0\N[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:790$117'.
     1/1: $0\Z[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:768$108'.
     1/1: $0\C[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:731$97'.
     1/1: $1\CI[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:698$96'.
     1/1: $1\BI[7:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:656$93'.
     1/1: $1\AI[7:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:646$92'.
     1/1: $0\backwards[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:636$86'.
     1/1: $1\alu_shift_right[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:608$84'.
     1/1: $1\alu_op[3:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:559$80'.
     1/1: $1\regsel[1:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:543$68'.
     1/8: $2$mem2reg_wr$\AXYS$../../../source/cpu.v:552$29_ADDR[1:0]$74
     2/8: $2$mem2reg_wr$\AXYS$../../../source/cpu.v:552$29_DATA[7:0]$75
     3/8: $1$mem2reg_wr$\AXYS$../../../source/cpu.v:552$29_DATA[7:0]$72
     4/8: $1$mem2reg_wr$\AXYS$../../../source/cpu.v:552$29_ADDR[1:0]$71
     5/8: $0\AXYS[3][7:0]
     6/8: $0\AXYS[2][7:0]
     7/8: $0\AXYS[1][7:0]
     8/8: $0\AXYS[0][7:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:527$67'.
     1/1: $1\ADJH[3:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:513$66'.
     1/1: $1\ADJL[3:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:500$64'.
     1/1: $0\adj_bcd[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:482$61'.
     1/1: $1\write_register[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:454$60'.
     1/1: $1\WE[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:433$55'.
     1/1: $1\DO[7:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:417$44'.
     1/2: $0\ABH[7:0]
     2/2: $0\ABL[7:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:365$43'.
     1/1: $1\AB[15:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:349$41'.
     1/1: $0\PC[15:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:323$36'.
     1/2: $2\PC_inc[0:0]
     2/2: $1\PC_inc[0:0]
Creating decoders for process `\cpu.$proc$../../../source/cpu.v:296$30'.
     1/2: $2\PC_temp[15:0]
     2/2: $1\PC_temp[15:0]
Creating decoders for process `\ALU.$proc$../../../source/ALU.v:101$21'.
     1/6: $0\BI7[0:0]
     2/6: $0\AI7[0:0]
     3/6: $0\HC[0:0]
     4/6: $0\OUT[7:0]
     5/6: $0\N[0:0]
     6/6: $0\CO[0:0]
Creating decoders for process `\ALU.$proc$../../../source/ALU.v:93$16'.
Creating decoders for process `\ALU.$proc$../../../source/ALU.v:71$9'.
     1/1: $1\temp_BI[7:0]
Creating decoders for process `\ALU.$proc$../../../source/ALU.v:56$5'.
     1/2: $2\temp_logic[8:0]
     2/2: $1\temp_logic[8:0]

5.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\cpu.$mem2reg_rd$\AXYS$../../../source/cpu.v:75$28_DATA' from process `\cpu.$proc$../../../source/cpu.v:0$252'.
No latch inferred for signal `\cpu.\cond_true' from process `\cpu.$proc$../../../source/cpu.v:1288$241'.
No latch inferred for signal `\cpu.\CI' from process `\cpu.$proc$../../../source/cpu.v:731$97'.
No latch inferred for signal `\cpu.\BI' from process `\cpu.$proc$../../../source/cpu.v:698$96'.
No latch inferred for signal `\cpu.\AI' from process `\cpu.$proc$../../../source/cpu.v:656$93'.
No latch inferred for signal `\cpu.\alu_shift_right' from process `\cpu.$proc$../../../source/cpu.v:636$86'.
No latch inferred for signal `\cpu.\alu_op' from process `\cpu.$proc$../../../source/cpu.v:608$84'.
No latch inferred for signal `\cpu.\regsel' from process `\cpu.$proc$../../../source/cpu.v:559$80'.
No latch inferred for signal `\cpu.\ADJH' from process `\cpu.$proc$../../../source/cpu.v:527$67'.
No latch inferred for signal `\cpu.\ADJL' from process `\cpu.$proc$../../../source/cpu.v:513$66'.
No latch inferred for signal `\cpu.\write_register' from process `\cpu.$proc$../../../source/cpu.v:482$61'.
No latch inferred for signal `\cpu.\WE' from process `\cpu.$proc$../../../source/cpu.v:454$60'.
No latch inferred for signal `\cpu.\DO' from process `\cpu.$proc$../../../source/cpu.v:433$55'.
No latch inferred for signal `\cpu.\AB' from process `\cpu.$proc$../../../source/cpu.v:365$43'.
No latch inferred for signal `\cpu.\PC_inc' from process `\cpu.$proc$../../../source/cpu.v:323$36'.
No latch inferred for signal `\cpu.\PC_temp' from process `\cpu.$proc$../../../source/cpu.v:296$30'.
No latch inferred for signal `\ALU.\temp_l' from process `\ALU.$proc$../../../source/ALU.v:93$16'.
No latch inferred for signal `\ALU.\temp_h' from process `\ALU.$proc$../../../source/ALU.v:93$16'.
No latch inferred for signal `\ALU.\temp_BI' from process `\ALU.$proc$../../../source/ALU.v:71$9'.
No latch inferred for signal `\ALU.\temp_logic' from process `\ALU.$proc$../../../source/ALU.v:56$5'.

5.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SRLC32E.\r' using process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$1343'.
  created $dff cell `$procdff$2136' with positive edge clock.
Creating register for signal `\SRLC16E.\r' using process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$1336'.
  created $dff cell `$procdff$2137' with positive edge clock.
Creating register for signal `\SRLC16.\r' using process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332$1329'.
  created $dff cell `$procdff$2138' with positive edge clock.
Creating register for signal `\SRL16E.\r' using process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$1326'.
  created $dff cell `$procdff$2139' with positive edge clock.
Creating register for signal `\SRL16.\r' using process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266$1319'.
  created $dff cell `$procdff$2140' with positive edge clock.
Creating register for signal `\RAM64M.\mem_a' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1215'.
  created $dff cell `$procdff$2141' with positive edge clock.
Creating register for signal `\RAM64M.\mem_b' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1215'.
  created $dff cell `$procdff$2142' with positive edge clock.
Creating register for signal `\RAM64M.\mem_c' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1215'.
  created $dff cell `$procdff$2143' with positive edge clock.
Creating register for signal `\RAM64M.\mem_d' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1215'.
  created $dff cell `$procdff$2144' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1202' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1215'.
  created $dff cell `$procdff$2145' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1203' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1215'.
  created $dff cell `$procdff$2146' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1204' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1215'.
  created $dff cell `$procdff$2147' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1205' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1215'.
  created $dff cell `$procdff$2148' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_a$1211' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1215'.
  created $dff cell `$procdff$2149' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_b$1212' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1215'.
  created $dff cell `$procdff$2150' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_c$1213' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1215'.
  created $dff cell `$procdff$2151' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_d$1214' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1215'.
  created $dff cell `$procdff$2152' with positive edge clock.
Creating register for signal `\RAM32M.\mem_a' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1095'.
  created $dff cell `$procdff$2153' with positive edge clock.
Creating register for signal `\RAM32M.\mem_b' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1095'.
  created $dff cell `$procdff$2154' with positive edge clock.
Creating register for signal `\RAM32M.\mem_c' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1095'.
  created $dff cell `$procdff$2155' with positive edge clock.
Creating register for signal `\RAM32M.\mem_d' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1095'.
  created $dff cell `$procdff$2156' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1074' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1095'.
  created $dff cell `$procdff$2157' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1075' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1095'.
  created $dff cell `$procdff$2158' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1076' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1095'.
  created $dff cell `$procdff$2159' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1077' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1095'.
  created $dff cell `$procdff$2160' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_a$1091' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1095'.
  created $dff cell `$procdff$2161' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_b$1092' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1095'.
  created $dff cell `$procdff$2162' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_c$1093' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1095'.
  created $dff cell `$procdff$2163' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_d$1094' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1095'.
  created $dff cell `$procdff$2164' with positive edge clock.
Creating register for signal `\RAM128X1D.\mem' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1042'.
  created $dff cell `$procdff$2165' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1037' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1042'.
  created $dff cell `$procdff$2166' with positive edge clock.
Creating register for signal `\RAM128X1D.$lookahead\mem$1041' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1042'.
  created $dff cell `$procdff$2167' with positive edge clock.
Creating register for signal `\RAM64X1D.\mem' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1005'.
  created $dff cell `$procdff$2168' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1000' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1005'.
  created $dff cell `$procdff$2169' with positive edge clock.
Creating register for signal `\RAM64X1D.$lookahead\mem$1004' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1005'.
  created $dff cell `$procdff$2170' with positive edge clock.
Creating register for signal `\RAM32X1D_1.\mem' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$987'.
  created $dff cell `$procdff$2171' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$982' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$987'.
  created $dff cell `$procdff$2172' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$lookahead\mem$986' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$987'.
  created $dff cell `$procdff$2173' with negative edge clock.
Creating register for signal `\RAM32X1D.\mem' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$957'.
  created $dff cell `$procdff$2174' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$952' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$957'.
  created $dff cell `$procdff$2175' with positive edge clock.
Creating register for signal `\RAM32X1D.$lookahead\mem$956' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$957'.
  created $dff cell `$procdff$2176' with positive edge clock.
Creating register for signal `\FDPE_1.\Q' using process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$906'.
  created $adff cell `$procdff$2177' with negative edge clock and positive level reset.
Creating register for signal `\FDPE.\Q' using process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$903'.
  created $adff cell `$procdff$2178' with positive edge clock and positive level reset.
Creating register for signal `\FDCE_1.\Q' using process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$888'.
  created $adff cell `$procdff$2179' with negative edge clock and positive level reset.
Creating register for signal `\FDCE.\Q' using process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$885'.
  created $adff cell `$procdff$2180' with positive edge clock and positive level reset.
Creating register for signal `\FDSE_1.\Q' using process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$870'.
  created $dff cell `$procdff$2181' with negative edge clock.
Creating register for signal `\FDSE.\Q' using process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$866'.
  created $dff cell `$procdff$2182' with positive edge clock.
Creating register for signal `\FDRE_1.\Q' using process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$848'.
  created $dff cell `$procdff$2183' with negative edge clock.
Creating register for signal `\FDRE.\Q' using process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$844'.
  created $dff cell `$procdff$2184' with positive edge clock.
Creating register for signal `\cpu_wrapper.\counter' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:62$299'.
  created $dff cell `$procdff$2185' with positive edge clock.
Creating register for signal `\cpu_wrapper.\reset' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
  created $dff cell `$procdff$2186' with positive edge clock.
Creating register for signal `\cpu_wrapper.\RDY' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
  created $dff cell `$procdff$2187' with positive edge clock.
Creating register for signal `\cpu_wrapper.\DI' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
  created $dff cell `$procdff$2188' with positive edge clock.
Creating register for signal `\cpu_wrapper.\IRQ' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
  created $dff cell `$procdff$2189' with positive edge clock.
Creating register for signal `\cpu_wrapper.\NMI' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
  created $dff cell `$procdff$2190' with positive edge clock.
Creating register for signal `\cpu_wrapper.\Data_Out' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
  created $dff cell `$procdff$2191' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut[0]' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
  created $dff cell `$procdff$2192' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut[1]' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
  created $dff cell `$procdff$2193' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut[2]' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
  created $dff cell `$procdff$2194' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut[3]' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
  created $dff cell `$procdff$2195' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2reg_rd$\vectOut$../../cpu_wrapper.v:56$263_ADDR' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
  created $dff cell `$procdff$2196' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2reg_rd$\vectOut$../../cpu_wrapper.v:56$263_DATA' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
  created $dff cell `$procdff$2197' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../cpu_wrapper.v:33$264' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
  created $dff cell `$procdff$2198' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../cpu_wrapper.v:34$265' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
  created $dff cell `$procdff$2199' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../cpu_wrapper.v:35$266' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
  created $dff cell `$procdff$2200' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../cpu_wrapper.v:36$267' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
  created $dff cell `$procdff$2201' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\stimIn$../../cpu_wrapper.v:55$268_ADDR' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
  created $dff cell `$procdff$2202' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\stimIn$../../cpu_wrapper.v:55$268_DATA' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
  created $dff cell `$procdff$2203' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\stimIn$../../cpu_wrapper.v:55$268_EN' using process `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
  created $dff cell `$procdff$2204' with positive edge clock.
Creating register for signal `\cpu.\NMI_edge' using process `\cpu.$proc$../../../source/cpu.v:1309$247'.
  created $adff cell `$procdff$2205' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\NMI_1' using process `\cpu.$proc$../../../source/cpu.v:1303$246'.
  created $adff cell `$procdff$2206' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\cond_code' using process `\cpu.$proc$../../../source/cpu.v:1282$240'.
  created $adff cell `$procdff$2207' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\plp' using process `\cpu.$proc$../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2208' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\php' using process `\cpu.$proc$../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2209' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\clc' using process `\cpu.$proc$../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2210' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\sec' using process `\cpu.$proc$../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2211' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\cld' using process `\cpu.$proc$../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2212' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\sed' using process `\cpu.$proc$../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2213' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\cli' using process `\cpu.$proc$../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2214' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\sei' using process `\cpu.$proc$../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2215' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\clv' using process `\cpu.$proc$../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2216' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\brk' using process `\cpu.$proc$../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2217' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\bit_ins' using process `\cpu.$proc$../../../source/cpu.v:1241$224'.
  created $adff cell `$procdff$2218' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\op' using process `\cpu.$proc$../../../source/cpu.v:1213$221'.
  created $adff cell `$procdff$2219' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\rotate' using process `\cpu.$proc$../../../source/cpu.v:1201$218'.
  created $adff cell `$procdff$2220' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\shift_right' using process `\cpu.$proc$../../../source/cpu.v:1190$215'.
  created $adff cell `$procdff$2221' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\compare' using process `\cpu.$proc$../../../source/cpu.v:1177$212'.
  created $adff cell `$procdff$2222' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\shift' using process `\cpu.$proc$../../../source/cpu.v:1165$209'.
  created $adff cell `$procdff$2223' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\adc_bcd' using process `\cpu.$proc$../../../source/cpu.v:1154$204'.
  created $adff cell `$procdff$2224' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\adc_sbc' using process `\cpu.$proc$../../../source/cpu.v:1143$199'.
  created $adff cell `$procdff$2225' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\inc' using process `\cpu.$proc$../../../source/cpu.v:1131$196'.
  created $adff cell `$procdff$2226' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\load_only' using process `\cpu.$proc$../../../source/cpu.v:1121$193'.
  created $adff cell `$procdff$2227' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\write_back' using process `\cpu.$proc$../../../source/cpu.v:1108$190'.
  created $adff cell `$procdff$2228' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\store' using process `\cpu.$proc$../../../source/cpu.v:1095$187'.
  created $adff cell `$procdff$2229' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\index_y' using process `\cpu.$proc$../../../source/cpu.v:1081$184'.
  created $adff cell `$procdff$2230' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\src_reg' using process `\cpu.$proc$../../../source/cpu.v:1056$181'.
  created $adff cell `$procdff$2231' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\dst_reg' using process `\cpu.$proc$../../../source/cpu.v:1034$178'.
  created $adff cell `$procdff$2232' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\load_reg' using process `\cpu.$proc$../../../source/cpu.v:1013$175'.
  created $adff cell `$procdff$2233' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\res' using process `\cpu.$proc$../../../source/cpu.v:1007$173'.
  created $adff cell `$procdff$2234' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\state' using process `\cpu.$proc$../../../source/cpu.v:900$160'.
  created $adff cell `$procdff$2235' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\DIHOLD' using process `\cpu.$proc$../../../source/cpu.v:889$157'.
  created $adff cell `$procdff$2236' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\IRHOLD' using process `\cpu.$proc$../../../source/cpu.v:875$147'.
  created $dff cell `$procdff$2239' with positive edge clock.
Creating register for signal `\cpu.\IRHOLD_valid' using process `\cpu.$proc$../../../source/cpu.v:875$147'.
  created $adff cell `$procdff$2240' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\V' using process `\cpu.$proc$../../../source/cpu.v:853$142'.
  created $adff cell `$procdff$2241' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\D' using process `\cpu.$proc$../../../source/cpu.v:839$139'.
  created $adff cell `$procdff$2242' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\I' using process `\cpu.$proc$../../../source/cpu.v:823$134'.
  created $adff cell `$procdff$2243' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\N' using process `\cpu.$proc$../../../source/cpu.v:804$125'.
  created $adff cell `$procdff$2244' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\Z' using process `\cpu.$proc$../../../source/cpu.v:790$117'.
  created $adff cell `$procdff$2245' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\C' using process `\cpu.$proc$../../../source/cpu.v:768$108'.
  created $adff cell `$procdff$2246' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\backwards' using process `\cpu.$proc$../../../source/cpu.v:646$92'.
  created $adff cell `$procdff$2247' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[0]' using process `\cpu.$proc$../../../source/cpu.v:543$68'.
  created $adff cell `$procdff$2248' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[1]' using process `\cpu.$proc$../../../source/cpu.v:543$68'.
  created $adff cell `$procdff$2249' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[2]' using process `\cpu.$proc$../../../source/cpu.v:543$68'.
  created $adff cell `$procdff$2250' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[3]' using process `\cpu.$proc$../../../source/cpu.v:543$68'.
  created $adff cell `$procdff$2251' with positive edge clock and positive level reset.
Creating register for signal `\cpu.$mem2reg_wr$\AXYS$../../../source/cpu.v:552$29_ADDR' using process `\cpu.$proc$../../../source/cpu.v:543$68'.
  created $adff cell `$procdff$2252' with positive edge clock and positive level reset.
Creating register for signal `\cpu.$mem2reg_wr$\AXYS$../../../source/cpu.v:552$29_DATA' using process `\cpu.$proc$../../../source/cpu.v:543$68'.
  created $adff cell `$procdff$2253' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\adj_bcd' using process `\cpu.$proc$../../../source/cpu.v:500$64'.
  created $adff cell `$procdff$2254' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\ABL' using process `\cpu.$proc$../../../source/cpu.v:417$44'.
  created $adff cell `$procdff$2255' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\ABH' using process `\cpu.$proc$../../../source/cpu.v:417$44'.
  created $adff cell `$procdff$2256' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\PC' using process `\cpu.$proc$../../../source/cpu.v:349$41'.
  created $adff cell `$procdff$2257' with positive edge clock and positive level reset.
Creating register for signal `\ALU.\CO' using process `\ALU.$proc$../../../source/ALU.v:101$21'.
  created $adff cell `$procdff$2258' with positive edge clock and positive level reset.
Creating register for signal `\ALU.\N' using process `\ALU.$proc$../../../source/ALU.v:101$21'.
  created $adff cell `$procdff$2259' with positive edge clock and positive level reset.
Creating register for signal `\ALU.\OUT' using process `\ALU.$proc$../../../source/ALU.v:101$21'.
  created $adff cell `$procdff$2260' with positive edge clock and positive level reset.
Creating register for signal `\ALU.\HC' using process `\ALU.$proc$../../../source/ALU.v:101$21'.
  created $adff cell `$procdff$2261' with positive edge clock and positive level reset.
Creating register for signal `\ALU.\AI7' using process `\ALU.$proc$../../../source/ALU.v:101$21'.
  created $adff cell `$procdff$2262' with positive edge clock and positive level reset.
Creating register for signal `\ALU.\BI7' using process `\ALU.$proc$../../../source/ALU.v:101$21'.
  created $adff cell `$procdff$2263' with positive edge clock and positive level reset.

5.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405$1344'.
Found and cleaned up 1 empty switch in `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$1343'.
Removing empty process `SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$1343'.
Removing empty process `SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361$1337'.
Found and cleaned up 1 empty switch in `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$1336'.
Removing empty process `SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$1336'.
Removing empty process `SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329$1330'.
Removing empty process `SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332$1329'.
Removing empty process `SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292$1327'.
Found and cleaned up 1 empty switch in `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$1326'.
Removing empty process `SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$1326'.
Removing empty process `SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264$1320'.
Removing empty process `SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266$1319'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980$1293'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979$1292'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978$1291'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977$1290'.
Found and cleaned up 1 empty switch in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1215'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1215'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806$1193'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805$1192'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804$1191'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803$1190'.
Found and cleaned up 1 empty switch in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1095'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1095'.
Removing empty process `RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712$1072'.
Found and cleaned up 1 empty switch in `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1042'.
Removing empty process `RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1042'.
Removing empty process `RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607$1035'.
Found and cleaned up 1 empty switch in `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1005'.
Removing empty process `RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1005'.
Removing empty process `RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561$999'.
Found and cleaned up 1 empty switch in `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$987'.
Removing empty process `RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$987'.
Removing empty process `RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502$981'.
Found and cleaned up 1 empty switch in `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$957'.
Removing empty process `RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$957'.
Removing empty process `FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$909'.
Found and cleaned up 1 empty switch in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$906'.
Removing empty process `FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$906'.
Removing empty process `FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$905'.
Found and cleaned up 1 empty switch in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$903'.
Removing empty process `FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$903'.
Removing empty process `FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$891'.
Found and cleaned up 1 empty switch in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$888'.
Removing empty process `FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$888'.
Removing empty process `FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$887'.
Found and cleaned up 1 empty switch in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$885'.
Removing empty process `FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$885'.
Removing empty process `FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$873'.
Found and cleaned up 2 empty switches in `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$870'.
Removing empty process `FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$870'.
Removing empty process `FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$869'.
Found and cleaned up 2 empty switches in `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$866'.
Removing empty process `FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$866'.
Removing empty process `FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$851'.
Found and cleaned up 2 empty switches in `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$848'.
Removing empty process `FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$848'.
Removing empty process `FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$847'.
Found and cleaned up 2 empty switches in `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$844'.
Removing empty process `FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$844'.
Removing empty process `cpu_wrapper.$proc$../../cpu_wrapper.v:62$299'.
Found and cleaned up 3 empty switches in `\cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
Removing empty process `cpu_wrapper.$proc$../../cpu_wrapper.v:29$269'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1301$262'.
Removing empty process `cpu.$proc$../../../source/cpu.v:72$261'.
Removing empty process `cpu.$proc$../../../source/cpu.v:55$260'.
Removing empty process `cpu.$proc$../../../source/cpu.v:54$259'.
Removing empty process `cpu.$proc$../../../source/cpu.v:53$258'.
Removing empty process `cpu.$proc$../../../source/cpu.v:52$257'.
Removing empty process `cpu.$proc$../../../source/cpu.v:51$256'.
Removing empty process `cpu.$proc$../../../source/cpu.v:50$255'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:0$252'.
Removing empty process `cpu.$proc$../../../source/cpu.v:0$252'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:1309$247'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1309$247'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1303$246'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:1288$241'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1288$241'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:1282$240'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1282$240'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:1255$227'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1255$227'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:1241$224'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1241$224'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:1213$221'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1213$221'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:1201$218'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1201$218'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:1190$215'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1190$215'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:1177$212'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1177$212'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:1165$209'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1165$209'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:1154$204'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1154$204'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:1143$199'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1143$199'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:1131$196'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1131$196'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:1121$193'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1121$193'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:1108$190'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1108$190'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:1095$187'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1095$187'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:1081$184'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1081$184'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:1056$181'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1056$181'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:1034$178'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1034$178'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:1013$175'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1013$175'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:1007$173'.
Removing empty process `cpu.$proc$../../../source/cpu.v:1007$173'.
Found and cleaned up 3 empty switches in `\cpu.$proc$../../../source/cpu.v:900$160'.
Removing empty process `cpu.$proc$../../../source/cpu.v:900$160'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:889$157'.
Removing empty process `cpu.$proc$../../../source/cpu.v:889$157'.
Found and cleaned up 3 empty switches in `\cpu.$proc$../../../source/cpu.v:875$147'.
Removing empty process `cpu.$proc$../../../source/cpu.v:875$147'.
Found and cleaned up 6 empty switches in `\cpu.$proc$../../../source/cpu.v:853$142'.
Removing empty process `cpu.$proc$../../../source/cpu.v:853$142'.
Found and cleaned up 5 empty switches in `\cpu.$proc$../../../source/cpu.v:839$139'.
Removing empty process `cpu.$proc$../../../source/cpu.v:839$139'.
Found and cleaned up 7 empty switches in `\cpu.$proc$../../../source/cpu.v:823$134'.
Removing empty process `cpu.$proc$../../../source/cpu.v:823$134'.
Found and cleaned up 6 empty switches in `\cpu.$proc$../../../source/cpu.v:804$125'.
Removing empty process `cpu.$proc$../../../source/cpu.v:804$125'.
Found and cleaned up 5 empty switches in `\cpu.$proc$../../../source/cpu.v:790$117'.
Removing empty process `cpu.$proc$../../../source/cpu.v:790$117'.
Found and cleaned up 7 empty switches in `\cpu.$proc$../../../source/cpu.v:768$108'.
Removing empty process `cpu.$proc$../../../source/cpu.v:768$108'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:731$97'.
Removing empty process `cpu.$proc$../../../source/cpu.v:731$97'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:698$96'.
Removing empty process `cpu.$proc$../../../source/cpu.v:698$96'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:656$93'.
Removing empty process `cpu.$proc$../../../source/cpu.v:656$93'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:646$92'.
Removing empty process `cpu.$proc$../../../source/cpu.v:646$92'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:636$86'.
Removing empty process `cpu.$proc$../../../source/cpu.v:636$86'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:608$84'.
Removing empty process `cpu.$proc$../../../source/cpu.v:608$84'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:559$80'.
Removing empty process `cpu.$proc$../../../source/cpu.v:559$80'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:543$68'.
Removing empty process `cpu.$proc$../../../source/cpu.v:543$68'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:527$67'.
Removing empty process `cpu.$proc$../../../source/cpu.v:527$67'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:513$66'.
Removing empty process `cpu.$proc$../../../source/cpu.v:513$66'.
Removing empty process `cpu.$proc$../../../source/cpu.v:500$64'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:482$61'.
Removing empty process `cpu.$proc$../../../source/cpu.v:482$61'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:454$60'.
Removing empty process `cpu.$proc$../../../source/cpu.v:454$60'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:433$55'.
Removing empty process `cpu.$proc$../../../source/cpu.v:433$55'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:417$44'.
Removing empty process `cpu.$proc$../../../source/cpu.v:417$44'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:365$43'.
Removing empty process `cpu.$proc$../../../source/cpu.v:365$43'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../source/cpu.v:349$41'.
Removing empty process `cpu.$proc$../../../source/cpu.v:349$41'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:323$36'.
Removing empty process `cpu.$proc$../../../source/cpu.v:323$36'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../source/cpu.v:296$30'.
Removing empty process `cpu.$proc$../../../source/cpu.v:296$30'.
Found and cleaned up 1 empty switch in `\ALU.$proc$../../../source/ALU.v:101$21'.
Removing empty process `ALU.$proc$../../../source/ALU.v:101$21'.
Removing empty process `ALU.$proc$../../../source/ALU.v:93$16'.
Found and cleaned up 1 empty switch in `\ALU.$proc$../../../source/ALU.v:71$9'.
Removing empty process `ALU.$proc$../../../source/ALU.v:71$9'.
Found and cleaned up 2 empty switches in `\ALU.$proc$../../../source/ALU.v:56$5'.
Removing empty process `ALU.$proc$../../../source/ALU.v:56$5'.
Cleaned up 131 empty switches.

5.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~1 debug messages>
Optimizing module cpu.
<suppressed ~11 debug messages>
Optimizing module ALU.
<suppressed ~2 debug messages>

5.5. Executing FLATTEN pass (flatten design).
Deleting now unused module cpu.
Deleting now unused module ALU.
<suppressed ~2 debug messages>

5.6. Executing TRIBUF pass.

5.7. Executing DEMINOUT pass (demote inout ports to input or output).

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 27 unused cells and 358 unused wires.
<suppressed ~35 debug messages>

5.10. Executing CHECK pass (checking for obvious problems).
Checking module cpu_wrapper...
Found and reported 0 problems.

5.11. Executing OPT pass (performing simple optimizations).

5.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~804 debug messages>
Removed a total of 268 cells.

5.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_cpu.$procmux$2087.
    dead port 2/2 on $mux $flatten\u_cpu.$procmux$2102.
    dead port 1/2 on $mux $procmux$1509.
    dead port 1/2 on $mux $procmux$1512.
    dead port 1/2 on $mux $procmux$1566.
    dead port 1/2 on $mux $procmux$1572.
    dead port 1/2 on $mux $procmux$1617.
Removed 7 multiplexer ports.
<suppressed ~92 debug messages>

5.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$1789: { $flatten\u_cpu.$eq$../../../source/cpu.v:1010$174_Y $flatten\u_cpu.$procmux$1838_CMP $flatten\u_cpu.$procmux$1837_CMP $flatten\u_cpu.$procmux$1836_CMP $flatten\u_cpu.$procmux$1835_CMP $flatten\u_cpu.$procmux$1834_CMP $flatten\u_cpu.$procmux$1833_CMP $flatten\u_cpu.$procmux$1832_CMP $flatten\u_cpu.$procmux$1831_CMP $flatten\u_cpu.$procmux$1830_CMP $flatten\u_cpu.$procmux$1829_CMP $flatten\u_cpu.$procmux$1828_CMP $flatten\u_cpu.$procmux$1826_CMP $flatten\u_cpu.$procmux$1825_CMP $flatten\u_cpu.$procmux$1824_CMP $flatten\u_cpu.$eq$../../../source/cpu.v:637$90_Y $flatten\u_cpu.$eq$../../../source/cpu.v:879$149_Y $flatten\u_cpu.$eq$../../../source/cpu.v:879$148_Y $flatten\u_cpu.$procmux$1815_CMP $flatten\u_cpu.$eq$../../../source/cpu.v:552$76_Y $flatten\u_cpu.$procmux$1812_CMP $flatten\u_cpu.$procmux$1811_CMP $flatten\u_cpu.$procmux$1809_CMP $flatten\u_cpu.$procmux$1808_CMP $flatten\u_cpu.$eq$../../../source/cpu.v:773$111_Y $flatten\u_cpu.$procmux$1806_CMP $flatten\u_cpu.$procmux$1804_CMP $flatten\u_cpu.$procmux$1803_CMP $flatten\u_cpu.$procmux$1802_CMP $auto$opt_reduce.cc:134:opt_pmux$2272 $flatten\u_cpu.$procmux$1800_CMP $flatten\u_cpu.$procmux$1799_CMP $flatten\u_cpu.$procmux$1797_CMP $auto$opt_reduce.cc:134:opt_pmux$2270 $flatten\u_cpu.$procmux$1795_CMP $flatten\u_cpu.$eq$../../../source/cpu.v:1146$201_Y $flatten\u_cpu.$procmux$1792_CMP $flatten\u_cpu.$procmux$1791_CMP $auto$opt_reduce.cc:134:opt_pmux$2268 }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$1839: { $flatten\u_cpu.$procmux$1863_CMP $flatten\u_cpu.$procmux$1862_CMP $flatten\u_cpu.$procmux$1860_CMP $flatten\u_cpu.$procmux$1859_CMP $flatten\u_cpu.$procmux$1858_CMP $flatten\u_cpu.$procmux$1857_CMP $flatten\u_cpu.$procmux$1778_CMP [0] $flatten\u_cpu.$procmux$1855_CMP $flatten\u_cpu.$procmux$1850_CMP $flatten\u_cpu.$procmux$1849_CMP $auto$opt_reduce.cc:134:opt_pmux$2280 $auto$opt_reduce.cc:134:opt_pmux$2278 $flatten\u_cpu.$procmux$1845_CMP $flatten\u_cpu.$procmux$1765_CMP [0] $flatten\u_cpu.$procmux$1843_CMP $auto$opt_reduce.cc:134:opt_pmux$2276 $auto$opt_reduce.cc:134:opt_pmux$2274 }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$1977: { $flatten\u_cpu.$procmux$1800_CMP $auto$opt_reduce.cc:134:opt_pmux$2282 }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$1995: { $flatten\u_cpu.$procmux$1799_CMP $auto$opt_reduce.cc:134:opt_pmux$2284 $flatten\u_cpu.$procmux$1978_CTRL $flatten\u_cpu.$procmux$1996_CTRL }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2038: { $flatten\u_cpu.$procmux$2042_CMP $auto$opt_reduce.cc:134:opt_pmux$2286 $flatten\u_cpu.$procmux$2039_CMP }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2044: { $flatten\u_cpu.$procmux$2048_CMP $auto$opt_reduce.cc:134:opt_pmux$2288 $flatten\u_cpu.$procmux$2045_CMP }
    Consolidated identical input bits for $mux cell $procmux$1614:
      Old ports: A=8'11111111, B=8'00000000, Y=$procmux$1614_Y
      New ports: A=1'1, B=1'0, Y=$procmux$1614_Y [0]
      New connections: $procmux$1614_Y [7:1] = { $procmux$1614_Y [0] $procmux$1614_Y [0] $procmux$1614_Y [0] $procmux$1614_Y [0] $procmux$1614_Y [0] $procmux$1614_Y [0] $procmux$1614_Y [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$2281: { $flatten\u_cpu.$eq$../../../source/cpu.v:552$76_Y $flatten\u_cpu.$eq$../../../source/cpu.v:637$88_Y $flatten\u_cpu.$eq$../../../source/cpu.v:637$90_Y $flatten\u_cpu.$eq$../../../source/cpu.v:773$111_Y $flatten\u_cpu.$eq$../../../source/cpu.v:879$148_Y $flatten\u_cpu.$eq$../../../source/cpu.v:879$149_Y $flatten\u_cpu.$eq$../../../source/cpu.v:1010$174_Y $flatten\u_cpu.$eq$../../../source/cpu.v:1146$201_Y $flatten\u_cpu.$procmux$1791_CMP $flatten\u_cpu.$procmux$1792_CMP $flatten\u_cpu.$procmux$1799_CMP $flatten\u_cpu.$procmux$1803_CMP $flatten\u_cpu.$procmux$1804_CMP $flatten\u_cpu.$procmux$1808_CMP $flatten\u_cpu.$procmux$1809_CMP $flatten\u_cpu.$procmux$1811_CMP $flatten\u_cpu.$procmux$1812_CMP $flatten\u_cpu.$procmux$1817_CMP $flatten\u_cpu.$procmux$1829_CMP $flatten\u_cpu.$procmux$1834_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$2283: { $flatten\u_cpu.$eq$../../../source/cpu.v:595$82_Y $flatten\u_cpu.$eq$../../../source/cpu.v:637$88_Y $flatten\u_cpu.$eq$../../../source/cpu.v:637$90_Y }
  Optimizing cells in module \cpu_wrapper.
    Consolidated identical input bits for $mux cell $procmux$1599:
      Old ports: A=$2$memwr$\stimIn$../../cpu_wrapper.v:55$268_EN[7:0]$297, B=8'00000000, Y=$0$memwr$\stimIn$../../cpu_wrapper.v:55$268_EN[7:0]$278
      New ports: A=$procmux$1614_Y [0], B=1'0, Y=$0$memwr$\stimIn$../../cpu_wrapper.v:55$268_EN[7:0]$278 [0]
      New connections: $0$memwr$\stimIn$../../cpu_wrapper.v:55$268_EN[7:0]$278 [7:1] = { $0$memwr$\stimIn$../../cpu_wrapper.v:55$268_EN[7:0]$278 [0] $0$memwr$\stimIn$../../cpu_wrapper.v:55$268_EN[7:0]$278 [0] $0$memwr$\stimIn$../../cpu_wrapper.v:55$268_EN[7:0]$278 [0] $0$memwr$\stimIn$../../cpu_wrapper.v:55$268_EN[7:0]$278 [0] $0$memwr$\stimIn$../../cpu_wrapper.v:55$268_EN[7:0]$278 [0] $0$memwr$\stimIn$../../cpu_wrapper.v:55$268_EN[7:0]$278 [0] $0$memwr$\stimIn$../../cpu_wrapper.v:55$268_EN[7:0]$278 [0] }
  Optimizing cells in module \cpu_wrapper.
Performed a total of 10 changes.

5.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

5.11.6. Executing OPT_DFF pass (perform DFF optimizations).

5.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 2 unused cells and 149 unused wires.
<suppressed ~3 debug messages>

5.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.11.9. Rerunning OPT passes. (Maybe there is more to do..)

5.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~91 debug messages>

5.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$1789: { $flatten\u_cpu.$eq$../../../source/cpu.v:1010$174_Y $flatten\u_cpu.$procmux$1837_CMP $flatten\u_cpu.$procmux$1835_CMP $flatten\u_cpu.$procmux$1833_CMP $flatten\u_cpu.$procmux$1832_CMP $auto$opt_reduce.cc:134:opt_pmux$2290 $flatten\u_cpu.$procmux$1830_CMP $flatten\u_cpu.$procmux$1829_CMP $flatten\u_cpu.$procmux$1828_CMP $flatten\u_cpu.$procmux$1826_CMP $flatten\u_cpu.$procmux$1825_CMP $flatten\u_cpu.$procmux$1824_CMP $flatten\u_cpu.$eq$../../../source/cpu.v:637$90_Y $flatten\u_cpu.$eq$../../../source/cpu.v:879$149_Y $flatten\u_cpu.$eq$../../../source/cpu.v:879$148_Y $flatten\u_cpu.$procmux$1815_CMP $flatten\u_cpu.$eq$../../../source/cpu.v:552$76_Y $flatten\u_cpu.$procmux$1812_CMP $flatten\u_cpu.$procmux$1811_CMP $flatten\u_cpu.$procmux$1809_CMP $flatten\u_cpu.$procmux$1808_CMP $flatten\u_cpu.$eq$../../../source/cpu.v:773$111_Y $flatten\u_cpu.$procmux$1806_CMP $flatten\u_cpu.$procmux$1804_CMP $flatten\u_cpu.$procmux$1803_CMP $flatten\u_cpu.$procmux$1802_CMP $auto$opt_reduce.cc:134:opt_pmux$2272 $flatten\u_cpu.$procmux$1800_CMP $flatten\u_cpu.$procmux$1799_CMP $flatten\u_cpu.$procmux$1797_CMP $auto$opt_reduce.cc:134:opt_pmux$2270 $flatten\u_cpu.$procmux$1795_CMP $flatten\u_cpu.$eq$../../../source/cpu.v:1146$201_Y $flatten\u_cpu.$procmux$1792_CMP $flatten\u_cpu.$procmux$1791_CMP $auto$opt_reduce.cc:134:opt_pmux$2268 }
  Optimizing cells in module \cpu_wrapper.
Performed a total of 1 changes.

5.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.11.13. Executing OPT_DFF pass (perform DFF optimizations).

5.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.11.16. Rerunning OPT passes. (Maybe there is more to do..)

5.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~91 debug messages>

5.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.11.20. Executing OPT_DFF pass (perform DFF optimizations).

5.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.11.23. Finished OPT passes. (There is nothing left to do.)

5.12. Executing FSM pass (extract and optimize FSM).

5.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking cpu_wrapper.u_cpu.dst_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking cpu_wrapper.u_cpu.src_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register cpu_wrapper.u_cpu.state.

5.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_cpu.state' from module `\cpu_wrapper'.
  found $adff cell for state register: $flatten\u_cpu.$procdff$2235
  root of input selection tree: $flatten\u_cpu.$0\state[5:0]
  found reset state: 6'001000 (from async reset)
  found ctrl input: \RDY
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2268
  found ctrl input: $flatten\u_cpu.$procmux$1791_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1792_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../source/cpu.v:1146$201_Y
  found ctrl input: $flatten\u_cpu.$procmux$1795_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2270
  found ctrl input: $flatten\u_cpu.$procmux$1797_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1799_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1800_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2272
  found ctrl input: $flatten\u_cpu.$procmux$1802_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1803_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1804_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1806_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../source/cpu.v:773$111_Y
  found ctrl input: $flatten\u_cpu.$procmux$1808_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1809_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1811_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1812_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../source/cpu.v:552$76_Y
  found ctrl input: $flatten\u_cpu.$procmux$1815_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../source/cpu.v:879$148_Y
  found ctrl input: $flatten\u_cpu.$eq$../../../source/cpu.v:879$149_Y
  found ctrl input: $flatten\u_cpu.$eq$../../../source/cpu.v:637$90_Y
  found ctrl input: $flatten\u_cpu.$procmux$1824_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1825_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1826_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1828_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1829_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1830_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2290
  found ctrl input: $flatten\u_cpu.$procmux$1832_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1833_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1835_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1837_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../source/cpu.v:1010$174_Y
  found state code: 6'010110
  found state code: 6'001011
  found state code: 6'001010
  found state code: 6'001001
  found state code: 6'011001
  found state code: 6'001100
  found state code: 6'010111
  found ctrl input: $flatten\u_cpu.$xor$../../../source/cpu.v:986$171_Y
  found state code: 6'000111
  found ctrl input: \u_cpu.cond_true
  found state code: 6'000110
  found state code: 6'001101
  found state code: 6'101101
  found state code: 6'101100
  found state code: 6'101011
  found state code: 6'101001
  found state code: 6'101000
  found state code: 6'100111
  found state code: 6'100110
  found state code: 6'011101
  found state code: 6'011100
  found state code: 6'011011
  found state code: 6'100000
  found state code: 6'011111
  found state code: 6'100010
  found state code: 6'101110
  found ctrl input: $flatten\u_cpu.$or$../../../source/cpu.v:943$164_Y
  found state code: 6'010101
  found state code: 6'010100
  found state code: 6'010011
  found state code: 6'010001
  found state code: 6'010000
  found state code: 6'001111
  found ctrl input: \u_cpu.write_back
  found state code: 6'100011
  found ctrl input: $flatten\u_cpu.$or$../../../source/cpu.v:943$165_Y
  found state code: 6'000100
  found state code: 6'000011
  found state code: 6'000001
  found state code: 6'110001
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2274
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2276
  found ctrl input: $flatten\u_cpu.$procmux$1843_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1765_CMP [0]
  found ctrl input: $flatten\u_cpu.$procmux$1845_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2278
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2280
  found ctrl input: $flatten\u_cpu.$procmux$1849_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1850_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1855_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1778_CMP [0]
  found ctrl input: $flatten\u_cpu.$procmux$1857_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1858_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1859_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1860_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1862_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1863_CMP
  found state code: 6'100100
  found state code: 6'000010
  found state code: 6'110000
  found state code: 6'010010
  found state code: 6'000101
  found state code: 6'000000
  found state code: 6'101111
  found state code: 6'001110
  found state code: 6'011110
  found state code: 6'100001
  found state code: 6'011000
  found state code: 6'101010
  found state code: 6'100101
  found state code: 6'011010
  found ctrl output: $flatten\u_cpu.$procmux$1838_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1837_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1836_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1835_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1834_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1833_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1832_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1831_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1830_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1829_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1828_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1827_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1826_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1825_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1824_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1823_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1817_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1815_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1814_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1812_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1811_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1810_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1809_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1808_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1806_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1805_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1804_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1803_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1802_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1801_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1800_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1799_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1798_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1797_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1796_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1795_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1794_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1792_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1791_CMP
  found ctrl output: $flatten\u_cpu.$eq$../../../source/cpu.v:1312$248_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../source/cpu.v:1146$201_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../source/cpu.v:1010$174_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../source/cpu.v:879$149_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../source/cpu.v:879$148_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../source/cpu.v:773$111_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../source/cpu.v:771$109_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../source/cpu.v:637$90_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../source/cpu.v:637$88_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../source/cpu.v:595$82_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../source/cpu.v:552$76_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../source/cpu.v:424$53_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../source/cpu.v:424$51_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../source/cpu.v:424$49_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../source/cpu.v:423$46_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../source/cpu.v:423$45_Y
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$2276 $auto$opt_reduce.cc:134:opt_pmux$2274 $auto$opt_reduce.cc:134:opt_pmux$2280 $auto$opt_reduce.cc:134:opt_pmux$2278 $auto$opt_reduce.cc:134:opt_pmux$2272 \u_cpu.write_back \u_cpu.cond_true $auto$opt_reduce.cc:134:opt_pmux$2290 $flatten\u_cpu.$or$../../../source/cpu.v:943$164_Y $flatten\u_cpu.$or$../../../source/cpu.v:943$165_Y $flatten\u_cpu.$xor$../../../source/cpu.v:986$171_Y $flatten\u_cpu.$procmux$1765_CMP [0] $flatten\u_cpu.$procmux$1778_CMP [0] $flatten\u_cpu.$procmux$1843_CMP $flatten\u_cpu.$procmux$1845_CMP $flatten\u_cpu.$procmux$1849_CMP $flatten\u_cpu.$procmux$1850_CMP $flatten\u_cpu.$procmux$1855_CMP $flatten\u_cpu.$procmux$1857_CMP $flatten\u_cpu.$procmux$1858_CMP $flatten\u_cpu.$procmux$1859_CMP $flatten\u_cpu.$procmux$1860_CMP $flatten\u_cpu.$procmux$1862_CMP $flatten\u_cpu.$procmux$1863_CMP $auto$opt_reduce.cc:134:opt_pmux$2268 $auto$opt_reduce.cc:134:opt_pmux$2270 \RDY }
  ctrl outputs: { $flatten\u_cpu.$ne$../../../source/cpu.v:423$45_Y $flatten\u_cpu.$ne$../../../source/cpu.v:423$46_Y $flatten\u_cpu.$ne$../../../source/cpu.v:424$49_Y $flatten\u_cpu.$ne$../../../source/cpu.v:424$51_Y $flatten\u_cpu.$ne$../../../source/cpu.v:424$53_Y $flatten\u_cpu.$eq$../../../source/cpu.v:552$76_Y $flatten\u_cpu.$eq$../../../source/cpu.v:595$82_Y $flatten\u_cpu.$eq$../../../source/cpu.v:637$88_Y $flatten\u_cpu.$eq$../../../source/cpu.v:637$90_Y $flatten\u_cpu.$eq$../../../source/cpu.v:771$109_Y $flatten\u_cpu.$eq$../../../source/cpu.v:773$111_Y $flatten\u_cpu.$eq$../../../source/cpu.v:879$148_Y $flatten\u_cpu.$eq$../../../source/cpu.v:879$149_Y $flatten\u_cpu.$0\state[5:0] $flatten\u_cpu.$eq$../../../source/cpu.v:1010$174_Y $flatten\u_cpu.$eq$../../../source/cpu.v:1146$201_Y $flatten\u_cpu.$eq$../../../source/cpu.v:1312$248_Y $flatten\u_cpu.$procmux$1791_CMP $flatten\u_cpu.$procmux$1792_CMP $flatten\u_cpu.$procmux$1794_CMP $flatten\u_cpu.$procmux$1795_CMP $flatten\u_cpu.$procmux$1796_CMP $flatten\u_cpu.$procmux$1797_CMP $flatten\u_cpu.$procmux$1798_CMP $flatten\u_cpu.$procmux$1799_CMP $flatten\u_cpu.$procmux$1800_CMP $flatten\u_cpu.$procmux$1801_CMP $flatten\u_cpu.$procmux$1802_CMP $flatten\u_cpu.$procmux$1803_CMP $flatten\u_cpu.$procmux$1804_CMP $flatten\u_cpu.$procmux$1805_CMP $flatten\u_cpu.$procmux$1806_CMP $flatten\u_cpu.$procmux$1808_CMP $flatten\u_cpu.$procmux$1809_CMP $flatten\u_cpu.$procmux$1810_CMP $flatten\u_cpu.$procmux$1811_CMP $flatten\u_cpu.$procmux$1812_CMP $flatten\u_cpu.$procmux$1814_CMP $flatten\u_cpu.$procmux$1815_CMP $flatten\u_cpu.$procmux$1817_CMP $flatten\u_cpu.$procmux$1823_CMP $flatten\u_cpu.$procmux$1824_CMP $flatten\u_cpu.$procmux$1825_CMP $flatten\u_cpu.$procmux$1826_CMP $flatten\u_cpu.$procmux$1827_CMP $flatten\u_cpu.$procmux$1828_CMP $flatten\u_cpu.$procmux$1829_CMP $flatten\u_cpu.$procmux$1830_CMP $flatten\u_cpu.$procmux$1831_CMP $flatten\u_cpu.$procmux$1832_CMP $flatten\u_cpu.$procmux$1833_CMP $flatten\u_cpu.$procmux$1834_CMP $flatten\u_cpu.$procmux$1835_CMP $flatten\u_cpu.$procmux$1836_CMP $flatten\u_cpu.$procmux$1837_CMP $flatten\u_cpu.$procmux$1838_CMP }
  transition:   6'000000 27'--------------------------0 ->   6'000000 61'1111100000000000000000000000000000000000000000000000000001000
  transition:   6'000000 27'--------------------------1 ->   6'000001 61'1111100000000000001000000000000000000000000000000000000001000
  transition:   6'100000 27'--------------------------0 ->   6'100000 61'1111000000000100000000000000000000000000001000000000000000000
  transition:   6'100000 27'----0--0------------------1 ->   6'001100 61'1111000000000001100000000000000000000000001000000000000000000
  transition:   6'010000 27'--------------------------0 ->   6'010000 61'1111100000000010000000000000000000000000000000000010000000000
  transition:   6'010000 27'--------------------------1 ->   6'010001 61'1111100000000010001000000000000000000000000000000010000000000
  transition:   6'110000 27'--------------------------0 ->   6'110000 61'1111100000000110000000000000000000000000000000000000000000010
  transition:   6'110000 27'--------------------------1 ->   6'110001 61'1111100000000110001000000000000000000000000000000000000000010
  transition:   6'001000 27'--------------------------0 ->   6'001000 61'1111100000000001000010000000000000000000000000000000000000000
  transition:   6'001000 27'--------------------------1 ->   6'001001 61'1111100000000001001010000000000000000000000000000000000000000
  transition:   6'101000 27'--------------------------0 ->   6'101000 61'1111100000000101000000000000000000001000000000000000000000000
  transition:   6'101000 27'--------------------------1 ->   6'101001 61'1111100000000101001000000000000000001000000000000000000000000
  transition:   6'011000 27'--------------------------0 ->   6'011000 61'1111100000000011000000000100000000000000000000000000000000000
  transition:   6'011000 27'--------------------------1 ->   6'011001 61'1111100000000011001000000100000000000000000000000000000000000
  transition:   6'000100 27'--------------------------0 ->   6'000100 61'1111100000000000100000000000000000000000000000000000010000000
  transition:   6'000100 27'-----0--------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000010000000
  transition:   6'000100 27'-----1--------------------1 ->   6'100011 61'1111100000000100011000000000000000000000000000000000010000000
  transition:   6'100100 27'--------------------------0 ->   6'100100 61'1111100100000100100000000000000000000000000000000000000000000
  transition:   6'100100 27'----0--0------------------1 ->   6'001100 61'1111100100000001100000000000000000000000000000000000000000000
  transition:   6'010100 27'--------------------------0 ->   6'010100 61'1111100000000010100000000000000000000000000000100000000000000
  transition:   6'010100 27'--------0-----------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000100000000000000
  transition:   6'010100 27'--------1-----------------1 ->   6'010101 61'1111100000000010101000000000000000000000000000100000000000000
  transition:   6'001100 27'--------------------------0 ->   6'001100 61'1111100000000001100100000000000000000000000000000000000000000
  transition:   6'001100 27'0000-------0000000000000--1 ->   6'001100 61'1111100000000001100100000000000000000000000000000000000000000
  transition:   6'001100 27'-----------------------1--1 ->   6'001000 61'1111100000000001000100000000000000000000000000000000000000000
  transition:   6'001100 27'----------------------1---1 ->   6'011010 61'1111100000000011010100000000000000000000000000000000000000000
  transition:   6'001100 27'---------------------1----1 ->   6'100101 61'1111100000000100101100000000000000000000000000000000000000000
  transition:   6'001100 27'--------------------1-----1 ->   6'010110 61'1111100000000010110100000000000000000000000000000000000000000
  transition:   6'001100 27'-------------------1------1 ->   6'101010 61'1111100000000101010100000000000000000000000000000000000000000
  transition:   6'001100 27'------------------1-------1 ->   6'011000 61'1111100000000011000100000000000000000000000000000000000000000
  transition:   6'001100 27'------------1-------------1 ->   6'100001 61'1111100000000100001100000000000000000000000000000000000000000
  transition:   6'001100 27'-----------------1--------1 ->   6'011110 61'1111100000000011110100000000000000000000000000000000000000000
  transition:   6'001100 27'----------------1---------1 ->   6'001110 61'1111100000000001110100000000000000000000000000000000000000000
  transition:   6'001100 27'---------------1----------1 ->   6'101111 61'1111100000000101111100000000000000000000000000000000000000000
  transition:   6'001100 27'--1-----------------------1 ->   6'001101 61'1111100000000001101100000000000000000000000000000000000000000
  transition:   6'001100 27'---1----------------------1 ->   6'000000 61'1111100000000000000100000000000000000000000000000000000000000
  transition:   6'001100 27'--------------1-----------1 ->   6'000101 61'1111100000000000101100000000000000000000000000000000000000000
  transition:   6'001100 27'-----------1--------------1 ->   6'010010 61'1111100000000010010100000000000000000000000000000000000000000
  transition:   6'001100 27'-------------1------------1 ->   6'110000 61'1111100000000110000100000000000000000000000000000000000000000
  transition:   6'001100 27'1-------------------------1 ->   6'000010 61'1111100000000000010100000000000000000000000000000000000000000
  transition:   6'001100 27'-1------------------------1 ->   6'100100 61'1111100000000100100100000000000000000000000000000000000000000
  transition:   6'101100 27'--------------------------0 ->   6'101100 61'1111100000000101100000000000000010000000000000000000000000000
  transition:   6'101100 27'--------------------------1 ->   6'101101 61'1111100000000101101000000000000010000000000000000000000000000
  transition:   6'011100 27'--------------------------0 ->   6'011100 61'1111100000000011100000000000000000000000100000000000000000000
  transition:   6'011100 27'--------------------------1 ->   6'011101 61'1111100000000011101000000000000000000000100000000000000000000
  transition:   6'000010 27'--------------------------0 ->   6'000010 61'1111100000000000010000000000000000000000000000000000000100000
  transition:   6'000010 27'--------------------------1 ->   6'000011 61'1111100000000000011000000000000000000000000000000000000100000
  transition:   6'100010 27'--------------------------0 ->   6'100010 61'1011100000000100010000000000000000000000000010000000000000000
  transition:   6'100010 27'----0--0------------------1 ->   6'001100 61'1011100000000001100000000000000000000000000010000000000000000
  transition:   6'010010 27'--------------------------0 ->   6'010010 61'1111100000000010010000000000000000000000000000001000000000000
  transition:   6'010010 27'--------------------------1 ->   6'010011 61'1111100000000010011000000000000000000000000000001000000000000
  transition:   6'001010 27'--------------------------0 ->   6'001010 61'1111100000000001010000100000000000000000000000000000000000000
  transition:   6'001010 27'--------------------------1 ->   6'001011 61'1111100000000001011000100000000000000000000000000000000000000
  transition:   6'101010 27'--------------------------0 ->   6'101010 61'1111100000000101010000000000000000100000000000000000000000000
  transition:   6'101010 27'--------------------------1 ->   6'101011 61'1111100000000101011000000000000000100000000000000000000000000
  transition:   6'011010 27'--------------------------0 ->   6'011010 61'1111110000000011010000000000000000000000000000000000000000000
  transition:   6'011010 27'--------------------------1 ->   6'011011 61'1111110000000011011000000000000000000000000000000000000000000
  transition:   6'000110 27'--------------------------0 ->   6'000110 61'1111100000000000110000000000010000000000000000000000000000000
  transition:   6'000110 27'----------0---------------1 ->   6'001100 61'1111100000000001100000000000010000000000000000000000000000000
  transition:   6'000110 27'----------1---------------1 ->   6'000111 61'1111100000000000111000000000010000000000000000000000000000000
  transition:   6'100110 27'--------------------------0 ->   6'100110 61'1111100000000100110000000000000000000100000000000000000000000
  transition:   6'100110 27'--------------------------1 ->   6'100111 61'1111100000000100111000000000000000000100000000000000000000000
  transition:   6'010110 27'--------------------------0 ->   6'010110 61'1111100000000010110000000001000000000000000000000000000000000
  transition:   6'010110 27'--------------------------1 ->   6'010111 61'1111100000000010111000000001000000000000000000000000000000000
  transition:   6'001110 27'--------------------------0 ->   6'001110 61'1111100000000001110000000000000000000000000000000000100000000
  transition:   6'001110 27'--------------------------1 ->   6'001111 61'1111100000000001111000000000000000000000000000000000100000000
  transition:   6'101110 27'--------------------------0 ->   6'101110 61'1111100001000101110000000000000000000000000000000000000000000
  transition:   6'101110 27'-------0------------------1 ->   6'001101 61'1111100001000001101000000000000000000000000000000000000000000
  transition:   6'011110 27'--------------------------0 ->   6'011110 61'1101100000010011110000000000000000000000000000000000000000000
  transition:   6'011110 27'--------------------------1 ->   6'011111 61'1101100000010011111000000000000000000000000000000000000000000
  transition:   6'000001 27'--------------------------0 ->   6'000001 61'1111100000000000001000000000000000000000000000000000000010000
  transition:   6'000001 27'-----0--------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000000010000
  transition:   6'000001 27'-----1--------------------1 ->   6'100011 61'1111100000000100011000000000000000000000000000000000000010000
  transition:   6'100001 27'--------------------------0 ->   6'100001 61'0111100000001100001000000000000000000000000000000000000000000
  transition:   6'100001 27'--------------------------1 ->   6'100010 61'0111100000001100010000000000000000000000000000000000000000000
  transition:   6'010001 27'--------------------------0 ->   6'010001 61'1111100000000010001000000000000000000000000000000100000000000
  transition:   6'010001 27'-------0------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000100000000000
  transition:   6'110001 27'--------------------------0 ->   6'110001 61'1111100000000110001000000000000000000000000000000000000000100
  transition:   6'110001 27'-----0--------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000000000100
  transition:   6'110001 27'-----1--------------------1 ->   6'100011 61'1111100000000100011000000000000000000000000000000000000000100
  transition:   6'001001 27'--------------------------0 ->   6'001001 61'1111100000000001001000010000000000000000000000000000000000000
  transition:   6'001001 27'--------------------------1 ->   6'001010 61'1111100000000001010000010000000000000000000000000000000000000
  transition:   6'101001 27'--------------------------0 ->   6'101001 61'1111100000000101001000000000000000010000000000000000000000000
  transition:   6'101001 27'----0--0------------------1 ->   6'001100 61'1111100000000001100000000000000000010000000000000000000000000
  transition:   6'011001 27'--------------------------0 ->   6'011001 61'1111100000000011001000001000000000000000000000000000000000000
  transition:   6'011001 27'----0--0-----------------01 ->   6'010110 61'1111100000000010110000001000000000000000000000000000000000000
  transition:   6'000101 27'--------------------------0 ->   6'000101 61'1111100000000000101000000000001000000000000000000000000000000
  transition:   6'000101 27'------0-------------------1 ->   6'001100 61'1111100000000001100000000000001000000000000000000000000000000
  transition:   6'000101 27'------1-------------------1 ->   6'000110 61'1111100000000000110000000000001000000000000000000000000000000
  transition:   6'100101 27'--------------------------0 ->   6'100101 61'1111100000000100101000000000000000000010000000000000000000000
  transition:   6'100101 27'--------------------------1 ->   6'100110 61'1111100000000100110000000000000000000010000000000000000000000
  transition:   6'010101 27'--------------------------0 ->   6'010101 61'1111100000000010101000000000000000000000000001000000000000000
  transition:   6'010101 27'-------0------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000001000000000000000
  transition:   6'001101 27'--------------------------0 ->   6'001101 61'1111101000000001101000000000000000000000000000000000000000000
  transition:   6'001101 27'----0--0------------------1 ->   6'001100 61'1111101000000001100000000000000000000000000000000000000000000
  transition:   6'101101 27'--------------------------0 ->   6'101101 61'1111100000000101101000000000000100000000000000000000000000000
  transition:   6'101101 27'-------0------------------1 ->   6'001101 61'1111100000000001101000000000000100000000000000000000000000000
  transition:   6'011101 27'--------------------------0 ->   6'011101 61'1111100000000011101000000000000000000001000000000000000000000
  transition:   6'011101 27'-------0------------------1 ->   6'001101 61'1111100000000001101000000000000000000001000000000000000000000
  transition:   6'000011 27'--------------------------0 ->   6'000011 61'1111100000000000011000000000000000000000000000000000001000000
  transition:   6'000011 27'---------0----------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000001000000
  transition:   6'000011 27'---------1----------------1 ->   6'000100 61'1111100000000000100000000000000000000000000000000000001000000
  transition:   6'100011 27'--------------------------0 ->   6'100011 61'1111100010000100011000000000000000000000000000000000000000000
  transition:   6'100011 27'--------------------------1 ->   6'101110 61'1111100010000101110000000000000000000000000000000000000000000
  transition:   6'010011 27'--------------------------0 ->   6'010011 61'1111100000000010011000000000000000000000000000010000000000000
  transition:   6'010011 27'--------------------------1 ->   6'010100 61'1111100000000010100000000000000000000000000000010000000000000
  transition:   6'001011 27'--------------------------0 ->   6'001011 61'1111100000000001011001000000000000000000000000000000000000000
  transition:   6'001011 27'----0--0-----------------01 ->   6'010110 61'1111100000000010110001000000000000000000000000000000000000000
  transition:   6'101011 27'--------------------------0 ->   6'101011 61'1111100000000101011000000000000001000000000000000000000000000
  transition:   6'101011 27'--------------------------1 ->   6'101100 61'1111100000000101100000000000000001000000000000000000000000000
  transition:   6'011011 27'--------------------------0 ->   6'011011 61'1111100000000011011000000000000000000000010000000000000000000
  transition:   6'011011 27'--------------------------1 ->   6'011100 61'1111100000000011100000000000000000000000010000000000000000000
  transition:   6'000111 27'--------------------------0 ->   6'000111 61'1111100000000000111000000000100000000000000000000000000000000
  transition:   6'000111 27'----0--0------------------1 ->   6'001100 61'1111100000000001100000000000100000000000000000000000000000000
  transition:   6'100111 27'--------------------------0 ->   6'100111 61'1111100000100100111000000000000000000000000000000000000000000
  transition:   6'100111 27'--------------------------1 ->   6'101000 61'1111100000100101000000000000000000000000000000000000000000000
  transition:   6'010111 27'--------------------------0 ->   6'010111 61'1111100000000010111000000010000000000000000000000000000000000
  transition:   6'010111 27'----0--0------------------1 ->   6'001100 61'1111100000000001100000000010000000000000000000000000000000000
  transition:   6'001111 27'--------------------------0 ->   6'001111 61'1111100000000001111000000000000000000000000000000001000000000
  transition:   6'001111 27'--------------------------1 ->   6'010000 61'1111100000000010000000000000000000000000000000000001000000000
  transition:   6'101111 27'--------------------------0 ->   6'101111 61'1111100000000101111000000000000000000000000000000000000000001
  transition:   6'101111 27'-----0--------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000000000001
  transition:   6'101111 27'-----1--------------------1 ->   6'100011 61'1111100000000100011000000000000000000000000000000000000000001
  transition:   6'011111 27'--------------------------0 ->   6'011111 61'1110100000000011111000000000000000000000000100000000000000000
  transition:   6'011111 27'--------------------------1 ->   6'100000 61'1110100000000100000000000000000000000000000100000000000000000

5.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_cpu.state$2291' from module `\cpu_wrapper'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$2268.

5.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 65 unused cells and 65 unused wires.
<suppressed ~66 debug messages>

5.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_cpu.state$2291' from module `\cpu_wrapper'.
  Removing unused output signal $flatten\u_cpu.$procmux$1797_CMP.
  Removing unused output signal $flatten\u_cpu.$procmux$1795_CMP.
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [0].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [1].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [2].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [3].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [4].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [5].

5.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_cpu.state$2291' from module `\cpu_wrapper' using `auto' encoding:
  mapping auto encoding to `binary` for this FSM.
  existing encoding is already a packed binary encoding.

5.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_cpu.state$2291' from module `cpu_wrapper':
-------------------------------------

  Information on FSM $fsm$\u_cpu.state$2291 (\u_cpu.state):

  Number of input signals:   26
  Number of output signals:  53
  Number of state bits:       6

  Input signals:
    0: \RDY
    1: $auto$opt_reduce.cc:134:opt_pmux$2270
    2: $flatten\u_cpu.$procmux$1863_CMP
    3: $flatten\u_cpu.$procmux$1862_CMP
    4: $flatten\u_cpu.$procmux$1860_CMP
    5: $flatten\u_cpu.$procmux$1859_CMP
    6: $flatten\u_cpu.$procmux$1858_CMP
    7: $flatten\u_cpu.$procmux$1857_CMP
    8: $flatten\u_cpu.$procmux$1855_CMP
    9: $flatten\u_cpu.$procmux$1850_CMP
   10: $flatten\u_cpu.$procmux$1849_CMP
   11: $flatten\u_cpu.$procmux$1845_CMP
   12: $flatten\u_cpu.$procmux$1843_CMP
   13: $flatten\u_cpu.$procmux$1778_CMP [0]
   14: $flatten\u_cpu.$procmux$1765_CMP [0]
   15: $flatten\u_cpu.$xor$../../../source/cpu.v:986$171_Y
   16: $flatten\u_cpu.$or$../../../source/cpu.v:943$165_Y
   17: $flatten\u_cpu.$or$../../../source/cpu.v:943$164_Y
   18: $auto$opt_reduce.cc:134:opt_pmux$2290
   19: \u_cpu.cond_true
   20: \u_cpu.write_back
   21: $auto$opt_reduce.cc:134:opt_pmux$2272
   22: $auto$opt_reduce.cc:134:opt_pmux$2278
   23: $auto$opt_reduce.cc:134:opt_pmux$2280
   24: $auto$opt_reduce.cc:134:opt_pmux$2274
   25: $auto$opt_reduce.cc:134:opt_pmux$2276

  Output signals:
    0: $flatten\u_cpu.$procmux$1838_CMP
    1: $flatten\u_cpu.$procmux$1837_CMP
    2: $flatten\u_cpu.$procmux$1836_CMP
    3: $flatten\u_cpu.$procmux$1835_CMP
    4: $flatten\u_cpu.$procmux$1834_CMP
    5: $flatten\u_cpu.$procmux$1833_CMP
    6: $flatten\u_cpu.$procmux$1832_CMP
    7: $flatten\u_cpu.$procmux$1831_CMP
    8: $flatten\u_cpu.$procmux$1830_CMP
    9: $flatten\u_cpu.$procmux$1829_CMP
   10: $flatten\u_cpu.$procmux$1828_CMP
   11: $flatten\u_cpu.$procmux$1827_CMP
   12: $flatten\u_cpu.$procmux$1826_CMP
   13: $flatten\u_cpu.$procmux$1825_CMP
   14: $flatten\u_cpu.$procmux$1824_CMP
   15: $flatten\u_cpu.$procmux$1823_CMP
   16: $flatten\u_cpu.$procmux$1817_CMP
   17: $flatten\u_cpu.$procmux$1815_CMP
   18: $flatten\u_cpu.$procmux$1814_CMP
   19: $flatten\u_cpu.$procmux$1812_CMP
   20: $flatten\u_cpu.$procmux$1811_CMP
   21: $flatten\u_cpu.$procmux$1810_CMP
   22: $flatten\u_cpu.$procmux$1809_CMP
   23: $flatten\u_cpu.$procmux$1808_CMP
   24: $flatten\u_cpu.$procmux$1806_CMP
   25: $flatten\u_cpu.$procmux$1805_CMP
   26: $flatten\u_cpu.$procmux$1804_CMP
   27: $flatten\u_cpu.$procmux$1803_CMP
   28: $flatten\u_cpu.$procmux$1802_CMP
   29: $flatten\u_cpu.$procmux$1801_CMP
   30: $flatten\u_cpu.$procmux$1800_CMP
   31: $flatten\u_cpu.$procmux$1799_CMP
   32: $flatten\u_cpu.$procmux$1798_CMP
   33: $flatten\u_cpu.$procmux$1796_CMP
   34: $flatten\u_cpu.$procmux$1794_CMP
   35: $flatten\u_cpu.$procmux$1792_CMP
   36: $flatten\u_cpu.$procmux$1791_CMP
   37: $flatten\u_cpu.$eq$../../../source/cpu.v:1312$248_Y
   38: $flatten\u_cpu.$eq$../../../source/cpu.v:1146$201_Y
   39: $flatten\u_cpu.$eq$../../../source/cpu.v:1010$174_Y
   40: $flatten\u_cpu.$eq$../../../source/cpu.v:879$149_Y
   41: $flatten\u_cpu.$eq$../../../source/cpu.v:879$148_Y
   42: $flatten\u_cpu.$eq$../../../source/cpu.v:773$111_Y
   43: $flatten\u_cpu.$eq$../../../source/cpu.v:771$109_Y
   44: $flatten\u_cpu.$eq$../../../source/cpu.v:637$90_Y
   45: $flatten\u_cpu.$eq$../../../source/cpu.v:637$88_Y
   46: $flatten\u_cpu.$eq$../../../source/cpu.v:595$82_Y
   47: $flatten\u_cpu.$eq$../../../source/cpu.v:552$76_Y
   48: $flatten\u_cpu.$ne$../../../source/cpu.v:424$53_Y
   49: $flatten\u_cpu.$ne$../../../source/cpu.v:424$51_Y
   50: $flatten\u_cpu.$ne$../../../source/cpu.v:424$49_Y
   51: $flatten\u_cpu.$ne$../../../source/cpu.v:423$46_Y
   52: $flatten\u_cpu.$ne$../../../source/cpu.v:423$45_Y

  State encoding:
    0:   6'000000
    1:   6'100000
    2:   6'010000
    3:   6'110000
    4:   6'001000  <RESET STATE>
    5:   6'101000
    6:   6'011000
    7:   6'000100
    8:   6'100100
    9:   6'010100
   10:   6'001100
   11:   6'101100
   12:   6'011100
   13:   6'000010
   14:   6'100010
   15:   6'010010
   16:   6'001010
   17:   6'101010
   18:   6'011010
   19:   6'000110
   20:   6'100110
   21:   6'010110
   22:   6'001110
   23:   6'101110
   24:   6'011110
   25:   6'000001
   26:   6'100001
   27:   6'010001
   28:   6'110001
   29:   6'001001
   30:   6'101001
   31:   6'011001
   32:   6'000101
   33:   6'100101
   34:   6'010101
   35:   6'001101
   36:   6'101101
   37:   6'011101
   38:   6'000011
   39:   6'100011
   40:   6'010011
   41:   6'001011
   42:   6'101011
   43:   6'011011
   44:   6'000111
   45:   6'100111
   46:   6'010111
   47:   6'001111
   48:   6'101111
   49:   6'011111

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 26'-------------------------0   ->     0 53'11111000000000000000000000000000000000000000000001000
      1:     0 26'-------------------------1   ->    25 53'11111000000000000000000000000000000000000000000001000
      2:     1 26'-------------------------0   ->     1 53'11110000000000000000000000000000001000000000000000000
      3:     1 26'----0--0-----------------1   ->    10 53'11110000000000000000000000000000001000000000000000000
      4:     2 26'-------------------------0   ->     2 53'11111000000000000000000000000000000000000010000000000
      5:     2 26'-------------------------1   ->    27 53'11111000000000000000000000000000000000000010000000000
      6:     3 26'-------------------------0   ->     3 53'11111000000000000000000000000000000000000000000000010
      7:     3 26'-------------------------1   ->    28 53'11111000000000000000000000000000000000000000000000010
      8:     4 26'-------------------------0   ->     4 53'11111000000000100000000000000000000000000000000000000
      9:     4 26'-------------------------1   ->    29 53'11111000000000100000000000000000000000000000000000000
     10:     5 26'-------------------------0   ->     5 53'11111000000000000000000000001000000000000000000000000
     11:     5 26'-------------------------1   ->    30 53'11111000000000000000000000001000000000000000000000000
     12:     6 26'-------------------------0   ->     6 53'11111000000000000000000000000000000000000000000000000
     13:     6 26'-------------------------1   ->    31 53'11111000000000000000000000000000000000000000000000000
     14:     7 26'-------------------------0   ->     7 53'11111000000000000000000000000000000000000000010000000
     15:     7 26'-----0-------------------1   ->    35 53'11111000000000000000000000000000000000000000010000000
     16:     7 26'-----1-------------------1   ->    39 53'11111000000000000000000000000000000000000000010000000
     17:     8 26'-------------------------0   ->     8 53'11111001000000000000000000000000000000000000000000000
     18:     8 26'----0--0-----------------1   ->    10 53'11111001000000000000000000000000000000000000000000000
     19:     9 26'-------------------------0   ->     9 53'11111000000000000000000000000000000000100000000000000
     20:     9 26'--------1----------------1   ->    34 53'11111000000000000000000000000000000000100000000000000
     21:     9 26'--------0----------------1   ->    35 53'11111000000000000000000000000000000000100000000000000
     22:    10 26'---1---------------------1   ->     0 53'11111000000001000000000000000000000000000000000000000
     23:    10 26'-------------1-----------1   ->     3 53'11111000000001000000000000000000000000000000000000000
     24:    10 26'-----------------------1-1   ->     4 53'11111000000001000000000000000000000000000000000000000
     25:    10 26'------------------1------1   ->     6 53'11111000000001000000000000000000000000000000000000000
     26:    10 26'-1-----------------------1   ->     8 53'11111000000001000000000000000000000000000000000000000
     27:    10 26'-------------------------0   ->    10 53'11111000000001000000000000000000000000000000000000000
     28:    10 26'0000-------0000000000000-1   ->    10 53'11111000000001000000000000000000000000000000000000000
     29:    10 26'1------------------------1   ->    13 53'11111000000001000000000000000000000000000000000000000
     30:    10 26'-----------1-------------1   ->    15 53'11111000000001000000000000000000000000000000000000000
     31:    10 26'-------------------1-----1   ->    17 53'11111000000001000000000000000000000000000000000000000
     32:    10 26'----------------------1--1   ->    18 53'11111000000001000000000000000000000000000000000000000
     33:    10 26'--------------------1----1   ->    21 53'11111000000001000000000000000000000000000000000000000
     34:    10 26'----------------1--------1   ->    22 53'11111000000001000000000000000000000000000000000000000
     35:    10 26'-----------------1-------1   ->    24 53'11111000000001000000000000000000000000000000000000000
     36:    10 26'------------1------------1   ->    26 53'11111000000001000000000000000000000000000000000000000
     37:    10 26'--------------1----------1   ->    32 53'11111000000001000000000000000000000000000000000000000
     38:    10 26'---------------------1---1   ->    33 53'11111000000001000000000000000000000000000000000000000
     39:    10 26'--1----------------------1   ->    35 53'11111000000001000000000000000000000000000000000000000
     40:    10 26'---------------1---------1   ->    48 53'11111000000001000000000000000000000000000000000000000
     41:    11 26'-------------------------0   ->    11 53'11111000000000000000000010000000000000000000000000000
     42:    11 26'-------------------------1   ->    36 53'11111000000000000000000010000000000000000000000000000
     43:    12 26'-------------------------0   ->    12 53'11111000000000000000000000000000100000000000000000000
     44:    12 26'-------------------------1   ->    37 53'11111000000000000000000000000000100000000000000000000
     45:    13 26'-------------------------0   ->    13 53'11111000000000000000000000000000000000000000000100000
     46:    13 26'-------------------------1   ->    38 53'11111000000000000000000000000000000000000000000100000
     47:    14 26'----0--0-----------------1   ->    10 53'10111000000000000000000000000000000010000000000000000
     48:    14 26'-------------------------0   ->    14 53'10111000000000000000000000000000000010000000000000000
     49:    15 26'-------------------------0   ->    15 53'11111000000000000000000000000000000000001000000000000
     50:    15 26'-------------------------1   ->    40 53'11111000000000000000000000000000000000001000000000000
     51:    16 26'-------------------------0   ->    16 53'11111000000000001000000000000000000000000000000000000
     52:    16 26'-------------------------1   ->    41 53'11111000000000001000000000000000000000000000000000000
     53:    17 26'-------------------------0   ->    17 53'11111000000000000000000000100000000000000000000000000
     54:    17 26'-------------------------1   ->    42 53'11111000000000000000000000100000000000000000000000000
     55:    18 26'-------------------------0   ->    18 53'11111100000000000000000000000000000000000000000000000
     56:    18 26'-------------------------1   ->    43 53'11111100000000000000000000000000000000000000000000000
     57:    19 26'----------0--------------1   ->    10 53'11111000000000000000010000000000000000000000000000000
     58:    19 26'-------------------------0   ->    19 53'11111000000000000000010000000000000000000000000000000
     59:    19 26'----------1--------------1   ->    44 53'11111000000000000000010000000000000000000000000000000
     60:    20 26'-------------------------0   ->    20 53'11111000000000000000000000000100000000000000000000000
     61:    20 26'-------------------------1   ->    45 53'11111000000000000000000000000100000000000000000000000
     62:    21 26'-------------------------0   ->    21 53'11111000000000000000000000000000000000000000000000000
     63:    21 26'-------------------------1   ->    46 53'11111000000000000000000000000000000000000000000000000
     64:    22 26'-------------------------0   ->    22 53'11111000000000000000000000000000000000000000100000000
     65:    22 26'-------------------------1   ->    47 53'11111000000000000000000000000000000000000000100000000
     66:    23 26'-------------------------0   ->    23 53'11111000010000000000000000000000000000000000000000000
     67:    23 26'-------0-----------------1   ->    35 53'11111000010000000000000000000000000000000000000000000
     68:    24 26'-------------------------0   ->    24 53'11011000000100000000000000000000000000000000000000000
     69:    24 26'-------------------------1   ->    49 53'11011000000100000000000000000000000000000000000000000
     70:    25 26'-------------------------0   ->    25 53'11111000000000000000000000000000000000000000000010000
     71:    25 26'-----0-------------------1   ->    35 53'11111000000000000000000000000000000000000000000010000
     72:    25 26'-----1-------------------1   ->    39 53'11111000000000000000000000000000000000000000000010000
     73:    26 26'-------------------------1   ->    14 53'01111000000010000000000000000000000000000000000000000
     74:    26 26'-------------------------0   ->    26 53'01111000000010000000000000000000000000000000000000000
     75:    27 26'-------------------------0   ->    27 53'11111000000000000000000000000000000000000100000000000
     76:    27 26'-------0-----------------1   ->    35 53'11111000000000000000000000000000000000000100000000000
     77:    28 26'-------------------------0   ->    28 53'11111000000000000000000000000000000000000000000000100
     78:    28 26'-----0-------------------1   ->    35 53'11111000000000000000000000000000000000000000000000100
     79:    28 26'-----1-------------------1   ->    39 53'11111000000000000000000000000000000000000000000000100
     80:    29 26'-------------------------1   ->    16 53'11111000000000000100000000000000000000000000000000000
     81:    29 26'-------------------------0   ->    29 53'11111000000000000100000000000000000000000000000000000
     82:    30 26'----0--0-----------------1   ->    10 53'11111000000000000000000000010000000000000000000000000
     83:    30 26'-------------------------0   ->    30 53'11111000000000000000000000010000000000000000000000000
     84:    31 26'----0--0----------------01   ->    21 53'11111000000000000010000000000000000000000000000000000
     85:    31 26'-------------------------0   ->    31 53'11111000000000000010000000000000000000000000000000000
     86:    32 26'------0------------------1   ->    10 53'11111000000000000000001000000000000000000000000000000
     87:    32 26'------1------------------1   ->    19 53'11111000000000000000001000000000000000000000000000000
     88:    32 26'-------------------------0   ->    32 53'11111000000000000000001000000000000000000000000000000
     89:    33 26'-------------------------1   ->    20 53'11111000000000000000000000000010000000000000000000000
     90:    33 26'-------------------------0   ->    33 53'11111000000000000000000000000010000000000000000000000
     91:    34 26'-------------------------0   ->    34 53'11111000000000000000000000000000000001000000000000000
     92:    34 26'-------0-----------------1   ->    35 53'11111000000000000000000000000000000001000000000000000
     93:    35 26'----0--0-----------------1   ->    10 53'11111010000000000000000000000000000000000000000000000
     94:    35 26'-------------------------0   ->    35 53'11111010000000000000000000000000000000000000000000000
     95:    36 26'-------0-----------------1   ->    35 53'11111000000000000000000100000000000000000000000000000
     96:    36 26'-------------------------0   ->    36 53'11111000000000000000000100000000000000000000000000000
     97:    37 26'-------0-----------------1   ->    35 53'11111000000000000000000000000001000000000000000000000
     98:    37 26'-------------------------0   ->    37 53'11111000000000000000000000000001000000000000000000000
     99:    38 26'---------1---------------1   ->     7 53'11111000000000000000000000000000000000000000001000000
    100:    38 26'---------0---------------1   ->    35 53'11111000000000000000000000000000000000000000001000000
    101:    38 26'-------------------------0   ->    38 53'11111000000000000000000000000000000000000000001000000
    102:    39 26'-------------------------1   ->    23 53'11111000100000000000000000000000000000000000000000000
    103:    39 26'-------------------------0   ->    39 53'11111000100000000000000000000000000000000000000000000
    104:    40 26'-------------------------1   ->     9 53'11111000000000000000000000000000000000010000000000000
    105:    40 26'-------------------------0   ->    40 53'11111000000000000000000000000000000000010000000000000
    106:    41 26'----0--0----------------01   ->    21 53'11111000000000010000000000000000000000000000000000000
    107:    41 26'-------------------------0   ->    41 53'11111000000000010000000000000000000000000000000000000
    108:    42 26'-------------------------1   ->    11 53'11111000000000000000000001000000000000000000000000000
    109:    42 26'-------------------------0   ->    42 53'11111000000000000000000001000000000000000000000000000
    110:    43 26'-------------------------1   ->    12 53'11111000000000000000000000000000010000000000000000000
    111:    43 26'-------------------------0   ->    43 53'11111000000000000000000000000000010000000000000000000
    112:    44 26'----0--0-----------------1   ->    10 53'11111000000000000000100000000000000000000000000000000
    113:    44 26'-------------------------0   ->    44 53'11111000000000000000100000000000000000000000000000000
    114:    45 26'-------------------------1   ->     5 53'11111000001000000000000000000000000000000000000000000
    115:    45 26'-------------------------0   ->    45 53'11111000001000000000000000000000000000000000000000000
    116:    46 26'----0--0-----------------1   ->    10 53'11111000000000000001000000000000000000000000000000000
    117:    46 26'-------------------------0   ->    46 53'11111000000000000001000000000000000000000000000000000
    118:    47 26'-------------------------1   ->     2 53'11111000000000000000000000000000000000000001000000000
    119:    47 26'-------------------------0   ->    47 53'11111000000000000000000000000000000000000001000000000
    120:    48 26'-----0-------------------1   ->    35 53'11111000000000000000000000000000000000000000000000001
    121:    48 26'-----1-------------------1   ->    39 53'11111000000000000000000000000000000000000000000000001
    122:    48 26'-------------------------0   ->    48 53'11111000000000000000000000000000000000000000000000001
    123:    49 26'-------------------------1   ->     1 53'11101000000000000000000000000000000100000000000000000
    124:    49 26'-------------------------0   ->    49 53'11101000000000000000000000000000000100000000000000000

-------------------------------------

5.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_cpu.state$2291' from module `\cpu_wrapper'.

5.13. Executing OPT pass (performing simple optimizations).

5.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~78 debug messages>

5.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~159 debug messages>
Removed a total of 53 cells.

5.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~91 debug messages>

5.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$2195 ($dff) from module cpu_wrapper (D = { 7'0000000 \WE }, Q = \vectOut[3]).
Adding EN signal on $procdff$2194 ($dff) from module cpu_wrapper (D = \DO, Q = \vectOut[2]).
Adding EN signal on $procdff$2193 ($dff) from module cpu_wrapper (D = \AB [7:0], Q = \vectOut[1]).
Adding EN signal on $procdff$2192 ($dff) from module cpu_wrapper (D = \AB [15:8], Q = \vectOut[0]).
Adding EN signal on $procdff$2191 ($dff) from module cpu_wrapper (D = $3$mem2reg_rd$\vectOut$../../cpu_wrapper.v:56$263_DATA[7:0]$298, Q = \Data_Out).
Adding EN signal on $procdff$2190 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../cpu_wrapper.v:33$288_DATA [2], Q = \NMI).
Adding EN signal on $procdff$2189 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../cpu_wrapper.v:33$288_DATA [1], Q = \IRQ).
Adding EN signal on $procdff$2188 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../cpu_wrapper.v:37$292_DATA, Q = \DI).
Adding EN signal on $procdff$2187 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../cpu_wrapper.v:33$288_DATA [3], Q = \RDY).
Adding EN signal on $procdff$2186 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../cpu_wrapper.v:33$288_DATA [0], Q = \reset).
Adding EN signal on $flatten\u_cpu.\ALU.$procdff$2263 ($adff) from module cpu_wrapper (D = \u_cpu.ALU.temp_BI [7], Q = \u_cpu.ALU.BI7).
Adding EN signal on $flatten\u_cpu.\ALU.$procdff$2262 ($adff) from module cpu_wrapper (D = \u_cpu.ALU.AI [7], Q = \u_cpu.ALU.AI7).
Adding EN signal on $flatten\u_cpu.\ALU.$procdff$2261 ($adff) from module cpu_wrapper (D = \u_cpu.ALU.temp_HC, Q = \u_cpu.ALU.HC).
Adding EN signal on $flatten\u_cpu.\ALU.$procdff$2260 ($adff) from module cpu_wrapper (D = { \u_cpu.ALU.temp_h [3:0] \u_cpu.ALU.temp_l [3:0] }, Q = \u_cpu.ALU.OUT).
Adding EN signal on $flatten\u_cpu.\ALU.$procdff$2259 ($adff) from module cpu_wrapper (D = \u_cpu.ALU.temp_h [3], Q = \u_cpu.ALU.N).
Adding EN signal on $flatten\u_cpu.\ALU.$procdff$2258 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.\ALU.$or$../../../source/ALU.v:116$22_Y, Q = \u_cpu.ALU.CO).
Adding EN signal on $flatten\u_cpu.$procdff$2257 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$add$../../../source/cpu.v:354$42_Y, Q = \u_cpu.PC).
Adding EN signal on $flatten\u_cpu.$procdff$2256 ($adff) from module cpu_wrapper (D = \AB [15:8], Q = \u_cpu.ABH).
Adding EN signal on $flatten\u_cpu.$procdff$2255 ($adff) from module cpu_wrapper (D = \AB [7:0], Q = \u_cpu.ABL).
Adding EN signal on $flatten\u_cpu.$procdff$2251 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../source/cpu.v:552$79_Y, Q = \u_cpu.AXYS[3]).
Adding EN signal on $flatten\u_cpu.$procdff$2250 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../source/cpu.v:552$79_Y, Q = \u_cpu.AXYS[2]).
Adding EN signal on $flatten\u_cpu.$procdff$2249 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../source/cpu.v:552$79_Y, Q = \u_cpu.AXYS[1]).
Adding EN signal on $flatten\u_cpu.$procdff$2248 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../source/cpu.v:552$79_Y, Q = \u_cpu.AXYS[0]).
Adding EN signal on $flatten\u_cpu.$procdff$2247 ($adff) from module cpu_wrapper (D = \u_cpu.DIMUX [7], Q = \u_cpu.backwards).
Adding EN signal on $flatten\u_cpu.$procdff$2246 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\C[0:0], Q = \u_cpu.C).
Adding EN signal on $flatten\u_cpu.$procdff$2245 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\Z[0:0], Q = \u_cpu.Z).
Adding EN signal on $flatten\u_cpu.$procdff$2244 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\N[0:0], Q = \u_cpu.N).
Adding EN signal on $flatten\u_cpu.$procdff$2243 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\I[0:0], Q = \u_cpu.I).
Adding EN signal on $flatten\u_cpu.$procdff$2242 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\D[0:0], Q = \u_cpu.D).
Adding EN signal on $flatten\u_cpu.$procdff$2241 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\V[0:0], Q = \u_cpu.V).
Adding EN signal on $flatten\u_cpu.$procdff$2240 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$1872_Y, Q = \u_cpu.IRHOLD_valid).
Adding EN signal on $flatten\u_cpu.$procdff$2239 ($dff) from module cpu_wrapper (D = \u_cpu.DIMUX, Q = \u_cpu.IRHOLD).
Adding EN signal on $flatten\u_cpu.$procdff$2234 ($adff) from module cpu_wrapper (D = 1'0, Q = \u_cpu.res).
Adding EN signal on $flatten\u_cpu.$procdff$2233 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$1783_Y, Q = \u_cpu.load_reg).
Adding EN signal on $flatten\u_cpu.$procdff$2232 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$1776_Y, Q = \u_cpu.dst_reg).
Adding EN signal on $flatten\u_cpu.$procdff$2231 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$1769_Y, Q = \u_cpu.src_reg).
Adding EN signal on $flatten\u_cpu.$procdff$2230 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$1764_Y, Q = \u_cpu.index_y).
Adding EN signal on $flatten\u_cpu.$procdff$2229 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$1759_Y, Q = \u_cpu.store).
Adding EN signal on $flatten\u_cpu.$procdff$2228 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$1754_Y, Q = \u_cpu.write_back).
Adding EN signal on $flatten\u_cpu.$procdff$2227 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$1749_Y, Q = \u_cpu.load_only).
Adding EN signal on $flatten\u_cpu.$procdff$2226 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$1744_Y, Q = \u_cpu.inc).
Adding EN signal on $flatten\u_cpu.$procdff$2225 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$1739_Y, Q = \u_cpu.adc_sbc).
Adding EN signal on $flatten\u_cpu.$procdff$2224 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$1734_Y, Q = \u_cpu.adc_bcd).
Adding EN signal on $flatten\u_cpu.$procdff$2223 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$1729_Y, Q = \u_cpu.shift).
Adding EN signal on $flatten\u_cpu.$procdff$2222 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$1724_Y, Q = \u_cpu.compare).
Adding EN signal on $flatten\u_cpu.$procdff$2221 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$1719_Y, Q = \u_cpu.shift_right).
Adding EN signal on $flatten\u_cpu.$procdff$2220 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$1714_Y, Q = \u_cpu.rotate).
Adding EN signal on $flatten\u_cpu.$procdff$2219 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$1705_Y, Q = \u_cpu.op).
Adding EN signal on $flatten\u_cpu.$procdff$2218 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$1700_Y, Q = \u_cpu.bit_ins).
Adding EN signal on $flatten\u_cpu.$procdff$2216 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../source/cpu.v:1276$236_Y, Q = \u_cpu.clv).
Adding EN signal on $flatten\u_cpu.$procdff$2215 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../source/cpu.v:1275$235_Y, Q = \u_cpu.sei).
Adding EN signal on $flatten\u_cpu.$procdff$2214 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../source/cpu.v:1274$234_Y, Q = \u_cpu.cli).
Adding EN signal on $flatten\u_cpu.$procdff$2213 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../source/cpu.v:1278$238_Y, Q = \u_cpu.sed).
Adding EN signal on $flatten\u_cpu.$procdff$2212 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../source/cpu.v:1277$237_Y, Q = \u_cpu.cld).
Adding EN signal on $flatten\u_cpu.$procdff$2211 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../source/cpu.v:1273$233_Y, Q = \u_cpu.sec).
Adding EN signal on $flatten\u_cpu.$procdff$2210 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../source/cpu.v:1271$231_Y, Q = \u_cpu.clc).
Adding EN signal on $flatten\u_cpu.$procdff$2209 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../source/cpu.v:1270$230_Y, Q = \u_cpu.php).
Adding EN signal on $flatten\u_cpu.$procdff$2208 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../source/cpu.v:1272$232_Y, Q = \u_cpu.plp).
Adding EN signal on $flatten\u_cpu.$procdff$2207 ($adff) from module cpu_wrapper (D = \u_cpu.IR [7:5], Q = \u_cpu.cond_code).
Adding EN signal on $flatten\u_cpu.$procdff$2205 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\NMI_edge[0:0], Q = \u_cpu.NMI_edge).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$2900 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$2900 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$2900 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$2900 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$2900 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$2900 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$2900 ($dffe) from module cpu_wrapper.

5.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 82 unused cells and 205 unused wires.
<suppressed ~83 debug messages>

5.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~8 debug messages>

5.13.9. Rerunning OPT passes. (Maybe there is more to do..)

5.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

5.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

5.13.13. Executing OPT_DFF pass (perform DFF optimizations).

5.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

5.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.13.16. Rerunning OPT passes. (Maybe there is more to do..)

5.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

5.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.13.20. Executing OPT_DFF pass (perform DFF optimizations).

5.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.13.23. Finished OPT passes. (There is nothing left to do.)

5.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 7 address bits (of 8) from memory init port cpu_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2264 (stimIn).
Removed top 31 address bits (of 32) from memory read port cpu_wrapper.$memrd$\stimIn$../../cpu_wrapper.v:33$288 (stimIn).
Removed top 31 address bits (of 32) from memory read port cpu_wrapper.$memrd$\stimIn$../../cpu_wrapper.v:37$292 (stimIn).
Removed top 31 bits (of 32) from port B of cell cpu_wrapper.$add$../../cpu_wrapper.v:64$300 ($add).
Removed top 28 bits (of 32) from port Y of cell cpu_wrapper.$add$../../cpu_wrapper.v:64$300 ($add).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$procmux$1506_CMP0 ($eq).
Removed top 7 bits (of 8) from mux cell cpu_wrapper.$procmux$1605 ($mux).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$2511 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$2505 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$2501 ($eq).
Removed top 17 bits (of 18) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$2497 ($eq).
Removed top 4 bits (of 7) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$2956 ($ne).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2385 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2386 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2353 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2388 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2355 ($eq).
Removed top 4 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2389 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2357 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2391 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2392 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2358 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2394 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2395 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2360 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2361 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2397 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2398 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2363 ($eq).
Removed top 4 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2364 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2400 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2366 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2367 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2369 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2370 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2372 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2373 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2375 ($eq).
Removed top 5 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2376 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2378 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2380 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2382 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$2383 ($eq).
Removed top 3 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$2979 ($ne).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.\ALU.$ternary$../../../source/ALU.v:51$4 ($mux).
Removed top 1 bits (of 9) from port Y of cell cpu_wrapper.$flatten\u_cpu.\ALU.$or$../../../source/ALU.v:59$6 ($or).
Removed top 1 bits (of 9) from port Y of cell cpu_wrapper.$flatten\u_cpu.\ALU.$and$../../../source/ALU.v:60$7 ($and).
Removed top 1 bits (of 9) from port Y of cell cpu_wrapper.$flatten\u_cpu.\ALU.$xor$../../../source/ALU.v:61$8 ($xor).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.\ALU.$procmux$2126_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.\ALU.$procmux$2134_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$2610 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$2995 ($ne).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$2965 ($ne).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$2742 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$2746 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1862_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1861_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1860_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1859_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1858_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1857_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1855_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1854_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1850_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1849_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1848_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1847_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1846_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$2750 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$2988 ($ne).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$2756 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1784_CMP8 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1784_CMP1 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1784_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1778_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1735_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1730_CMP1 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1730_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1715_CMP1 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1715_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1710_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1708_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1706_CMP1 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1706_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1701_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1675_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1674_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1673_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1661_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../source/cpu.v:1275$235 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../source/cpu.v:1274$234 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../source/cpu.v:1273$233 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../source/cpu.v:1272$232 ($eq).
Removed top 3 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../source/cpu.v:1271$231 ($eq).
Removed top 4 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../source/cpu.v:1270$230 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$2981 ($ne).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$2972 ($ne).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.$ne$../../../source/cpu.v:800$121 ($ne).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../source/cpu.v:744$107 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../source/cpu.v:745$105 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../source/cpu.v:746$104 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../source/cpu.v:741$101 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../source/cpu.v:742$99 ($mux).
Removed top 24 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../source/cpu.v:685$95 ($mux).
Removed top 1 bits (of 4) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../source/cpu.v:613$85 ($mux).
Removed top 1 bits (of 2) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../source/cpu.v:564$81 ($mux).
Removed top 3 bits (of 8) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../source/cpu.v:445$59 ($mux).
Removed top 13 bits (of 16) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../source/cpu.v:315$34 ($mux).
Removed top 7 bits (of 8) from mux cell cpu_wrapper.$procmux$1569 ($mux).
Removed top 7 bits (of 8) from wire cpu_wrapper.$0$memwr$\stimIn$../../cpu_wrapper.v:55$268_ADDR[7:0]$276.
Removed top 7 bits (of 8) from wire cpu_wrapper.$2$memwr$\stimIn$../../cpu_wrapper.v:55$268_ADDR[7:0]$295.
Removed top 13 bits (of 16) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../source/cpu.v:315$34_Y.
Removed top 1 bits (of 2) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../source/cpu.v:564$81_Y.
Removed top 1 bits (of 4) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../source/cpu.v:613$85_Y.
Removed top 24 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../source/cpu.v:685$95_Y.
Removed top 31 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../source/cpu.v:741$101_Y.
Removed top 31 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../source/cpu.v:742$99_Y.
Removed top 31 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../source/cpu.v:744$107_Y.
Removed top 31 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../source/cpu.v:746$104_Y.
Removed top 1 bits (of 9) from wire cpu_wrapper.$flatten\u_cpu.\ALU.$and$../../../source/ALU.v:60$7_Y.
Removed top 1 bits (of 9) from wire cpu_wrapper.$flatten\u_cpu.\ALU.$or$../../../source/ALU.v:59$6_Y.
Removed top 1 bits (of 9) from wire cpu_wrapper.$flatten\u_cpu.\ALU.$xor$../../../source/ALU.v:61$8_Y.
Removed top 7 bits (of 8) from wire cpu_wrapper.vectOut[3].

5.15. Executing PEEPOPT pass (run peephole optimizers).

5.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

5.17. Executing PMUX2SHIFTX pass.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.$procmux$1658.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \u_cpu.regsel
    best permutation: \u_cpu.regsel
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: \u_cpu.AXYS[3]
      1: 2'10 -> 2'10 -> 2'10: \u_cpu.AXYS[2]
      2: 2'01 -> 2'01 -> 2'01: \u_cpu.AXYS[1]
      3: 2'00 -> 2'00 -> 2'00: \u_cpu.AXYS[0]
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3054.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.$procmux$1668.
  data width: 1 (next power-of-2 = 1, log2 = 0)
  checking ctrl signal \u_cpu.cond_code
    best permutation: \u_cpu.cond_code
    best xor mask: 3'000
      0: 3'111 -> 3'111 -> 3'111: \u_cpu.Z
      1: 3'110 -> 3'110 -> 3'110: $flatten\u_cpu.$not$../../../source/cpu.v:1296$245_Y
      2: 3'101 -> 3'101 -> 3'101: \u_cpu.C
      3: 3'100 -> 3'100 -> 3'100: $flatten\u_cpu.$not$../../../source/cpu.v:1294$244_Y
      4: 3'011 -> 3'011 -> 3'011: \u_cpu.V
      5: 3'010 -> 3'010 -> 3'010: $flatten\u_cpu.$not$../../../source/cpu.v:1292$243_Y
      6: 3'001 -> 3'001 -> 3'001: \u_cpu.N
      7: 3'000 -> 3'000 -> 3'000: $flatten\u_cpu.$not$../../../source/cpu.v:1290$242_Y
    choices: 8
    min choice: 0
    max choice: 7
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 7
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3056.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.$procmux$2059.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \u_cpu.state
    best permutation: { \u_cpu.state [4] \u_cpu.state [1:0] \u_cpu.state [5] \u_cpu.state [3:2] }
    best xor mask: 6'010000
      0: 6'001010 -> 6'010010 -> 6'000010: { \u_cpu.N \u_cpu.V 1'1 $flatten\u_cpu.$ternary$../../../source/cpu.v:445$59_Y [4:0] }
      1: 6'100010 -> 6'010100 -> 6'000100: $flatten\u_cpu.$ternary$../../../source/cpu.v:443$56_Y
      4: 6'101110 -> 6'010111 -> 6'000111: \u_cpu.ALU.OUT
    choices: 3
    min choice: 2
    max choice: 7
    range density: 50%
    absolute density: 37%
    full case: false
    offset: 6'000010
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3064.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.$procmux$2105.
  data width: 16 (next power-of-2 = 16, log2 = 4)
  checking ctrl signal \u_cpu.state
    best permutation: \u_cpu.state
    best xor mask: 6'000000
      0: 6'001010 -> 6'001010 -> 6'001010: $flatten\u_cpu.$ternary$../../../source/cpu.v:314$35_Y
      1: 6'000111 -> 6'000111 -> 6'000111: { \u_cpu.ALU.OUT \u_cpu.PC [7:0] }
      2: 6'000110 -> 6'000110 -> 6'000110: { \u_cpu.ABH \u_cpu.ALU.OUT }
      4: 6'001100 -> 6'001100 -> 6'001100: $flatten\u_cpu.$2\PC_temp[15:0]
    choices: 4
    min choice: 6
    max choice: 12
    range density: 57%
    absolute density: 30%
    full case: false
    offset: 6'000110
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3070.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.\ALU.$procmux$2123.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \u_cpu.ALU.op [3:2]
    best permutation: \u_cpu.ALU.op [3:2]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: 8'00000000
      1: 2'10 -> 2'10 -> 2'10: \u_cpu.ALU.temp_logic [7:0]
      2: 2'01 -> 2'01 -> 2'01: $flatten\u_cpu.\ALU.$not$../../../source/ALU.v:75$10_Y
      3: 2'00 -> 2'00 -> 2'00: \u_cpu.ALU.BI
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3072.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.\ALU.$procmux$2131.
  data width: 9 (next power-of-2 = 16, log2 = 4)
  checking ctrl signal \u_cpu.ALU.op [1:0]
    best permutation: \u_cpu.ALU.op [1:0]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: { 1'0 \u_cpu.ALU.AI }
      1: 2'10 -> 2'10 -> 2'10: { 1'0 $auto$wreduce.cc:461:run$3051 [7:0] }
      2: 2'01 -> 2'01 -> 2'01: { 1'0 $auto$wreduce.cc:461:run$3049 [7:0] }
      3: 2'00 -> 2'00 -> 2'00: { 1'0 $auto$wreduce.cc:461:run$3050 [7:0] }
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3074.
Inspecting $pmux cell cpu_wrapper/$procmux$1503.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \Addr [1:0]
    best permutation: \Addr [1:0]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: { 7'0000000 \vectOut[3] }
      1: 2'10 -> 2'10 -> 2'10: \vectOut[2]
      2: 2'01 -> 2'01 -> 2'01: \vectOut[1]
      3: 2'00 -> 2'00 -> 2'00: \vectOut[0]
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3076.
Removed 19 unused cells and 19 unused wires.

5.18. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\stimIn'[0] in module `\cpu_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[1] in module `\cpu_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.

5.19. Executing TECHMAP pass (map to technology primitives).

5.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.19.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/xc7_dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/xc7_dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL25X18'.
Successfully finished Verilog frontend.

5.19.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

5.20. Executing OPT_EXPR pass (perform const folding).

5.21. Executing WREDUCE pass (reducing word size of cells).

5.22. Executing XILINX_DSP pass (pack resources into DSPs).

5.23. Executing TECHMAP pass (map to technology primitives).

5.23.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

5.23.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lcu.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lcu.v' to AST representation.
Generating RTLIL representation for module `\_80_lcu_cmp_'.
Generating RTLIL representation for module `\$__CMP2LCU'.
Successfully finished Verilog frontend.

5.23.3. Continuing TECHMAP pass.
Using template $paramod$f6897d0e7652978ed884a6b5aa0446bfbef5f56c\_80_lcu_cmp_ for cells of type $ge.
Using template $paramod$fe07bad597930806ee515799ef65d24c28335e59\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$c168ec4cb81cf86f7dbd588f2034131e9f6b5110\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$01971fc8419b6bdb76e5b8233c4f4f06e4913e0f\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$d3eeb6e2d01428a72672a53879db9de0459eb59e\$__CMP2LCU for cells of type $__CMP2LCU.
No more expansions possible.
<suppressed ~138 debug messages>

5.24. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module cpu_wrapper:
  creating $macc model for $auto$pmux2shiftx.cc:682:execute$3059 ($sub).
  creating $macc model for $auto$pmux2shiftx.cc:682:execute$3065 ($sub).
  creating $macc model for $flatten\u_cpu.$add$../../../source/cpu.v:354$42 ($add).
  creating $macc model for $flatten\u_cpu.$add$../../../source/cpu.v:552$77 ($add).
  creating $macc model for $flatten\u_cpu.$add$../../../source/cpu.v:552$78 ($add).
  creating $macc model for $flatten\u_cpu.\ALU.$add$../../../source/ALU.v:95$17 ($add).
  creating $macc model for $flatten\u_cpu.\ALU.$add$../../../source/ALU.v:95$18 ($add).
  creating $macc model for $flatten\u_cpu.\ALU.$add$../../../source/ALU.v:96$19 ($add).
  creating $macc model for $flatten\u_cpu.\ALU.$add$../../../source/ALU.v:96$20 ($add).
  creating $macc model for $add$../../cpu_wrapper.v:64$300 ($add).
  merging $macc model for $flatten\u_cpu.\ALU.$add$../../../source/ALU.v:96$19 into $flatten\u_cpu.\ALU.$add$../../../source/ALU.v:96$20.
  merging $macc model for $flatten\u_cpu.\ALU.$add$../../../source/ALU.v:95$17 into $flatten\u_cpu.\ALU.$add$../../../source/ALU.v:95$18.
  creating $alu model for $macc $flatten\u_cpu.\ALU.$add$../../../source/ALU.v:96$20.
  creating $alu model for $macc $flatten\u_cpu.\ALU.$add$../../../source/ALU.v:95$18.
  creating $alu model for $macc $add$../../cpu_wrapper.v:64$300.
  creating $alu model for $macc $flatten\u_cpu.$add$../../../source/cpu.v:552$78.
  creating $alu model for $macc $flatten\u_cpu.$add$../../../source/cpu.v:552$77.
  creating $alu model for $macc $flatten\u_cpu.$add$../../../source/cpu.v:354$42.
  creating $alu model for $macc $auto$pmux2shiftx.cc:682:execute$3065.
  creating $alu model for $macc $auto$pmux2shiftx.cc:682:execute$3059.
  creating $alu cell for $auto$pmux2shiftx.cc:682:execute$3059: $auto$alumacc.cc:485:replace_alu$3120
  creating $alu cell for $auto$pmux2shiftx.cc:682:execute$3065: $auto$alumacc.cc:485:replace_alu$3123
  creating $alu cell for $flatten\u_cpu.$add$../../../source/cpu.v:354$42: $auto$alumacc.cc:485:replace_alu$3126
  creating $alu cell for $flatten\u_cpu.$add$../../../source/cpu.v:552$77: $auto$alumacc.cc:485:replace_alu$3129
  creating $alu cell for $flatten\u_cpu.$add$../../../source/cpu.v:552$78: $auto$alumacc.cc:485:replace_alu$3132
  creating $alu cell for $add$../../cpu_wrapper.v:64$300: $auto$alumacc.cc:485:replace_alu$3135
  creating $alu cell for $flatten\u_cpu.\ALU.$add$../../../source/ALU.v:95$18: $auto$alumacc.cc:485:replace_alu$3138
  creating $alu cell for $flatten\u_cpu.\ALU.$add$../../../source/ALU.v:96$20: $auto$alumacc.cc:485:replace_alu$3141
  created 8 $alu and 0 $macc cells.

5.25. Executing SHARE pass (SAT-based resource sharing).

5.26. Executing OPT pass (performing simple optimizations).

5.26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~29 debug messages>

5.26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/6 on $pmux $flatten\u_cpu.$procmux$1658.
    dead port 2/6 on $pmux $flatten\u_cpu.$procmux$1658.
    dead port 3/6 on $pmux $flatten\u_cpu.$procmux$1658.
    dead port 4/6 on $pmux $flatten\u_cpu.$procmux$1658.
    dead port 6/6 on $pmux $flatten\u_cpu.$procmux$1658.
    dead port 1/10 on $pmux $flatten\u_cpu.$procmux$1668.
    dead port 2/10 on $pmux $flatten\u_cpu.$procmux$1668.
    dead port 3/10 on $pmux $flatten\u_cpu.$procmux$1668.
    dead port 4/10 on $pmux $flatten\u_cpu.$procmux$1668.
    dead port 5/10 on $pmux $flatten\u_cpu.$procmux$1668.
    dead port 6/10 on $pmux $flatten\u_cpu.$procmux$1668.
    dead port 7/10 on $pmux $flatten\u_cpu.$procmux$1668.
    dead port 8/10 on $pmux $flatten\u_cpu.$procmux$1668.
    dead port 10/10 on $pmux $flatten\u_cpu.$procmux$1668.
    dead port 1/7 on $pmux $flatten\u_cpu.$procmux$2059.
    dead port 2/7 on $pmux $flatten\u_cpu.$procmux$2059.
    dead port 5/7 on $pmux $flatten\u_cpu.$procmux$2059.
    dead port 1/7 on $pmux $flatten\u_cpu.$procmux$2105.
    dead port 2/7 on $pmux $flatten\u_cpu.$procmux$2105.
    dead port 3/7 on $pmux $flatten\u_cpu.$procmux$2105.
    dead port 5/7 on $pmux $flatten\u_cpu.$procmux$2105.
    dead port 1/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2123.
    dead port 2/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2123.
    dead port 3/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2123.
    dead port 4/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2123.
    dead port 6/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2123.
    dead port 1/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2131.
    dead port 2/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2131.
    dead port 3/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2131.
    dead port 4/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2131.
    dead port 6/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2131.
    dead port 1/6 on $pmux $procmux$1503.
    dead port 2/6 on $pmux $procmux$1503.
    dead port 3/6 on $pmux $procmux$1503.
    dead port 4/6 on $pmux $procmux$1503.
    dead port 6/6 on $pmux $procmux$1503.
Removed 36 multiplexer ports.
<suppressed ~55 debug messages>

5.26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.26.6. Executing OPT_DFF pass (perform DFF optimizations).

5.26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 7 unused cells and 125 unused wires.
<suppressed ~8 debug messages>

5.26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.26.9. Rerunning OPT passes. (Maybe there is more to do..)

5.26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

5.26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.26.13. Executing OPT_DFF pass (perform DFF optimizations).

5.26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.26.16. Finished OPT passes. (There is nothing left to do.)

5.27. Executing MEMORY pass.

5.27.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.27.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.27.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.27.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.27.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

5.27.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.27.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory cpu_wrapper.stimIn by address:
  Merging ports 0, 1 (address 1'1).

5.27.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.27.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.29. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory cpu_wrapper.stimIn
<suppressed ~1799 debug messages>

5.30. Executing TECHMAP pass (map to technology primitives).

5.30.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/lutrams_xc5v_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/lutrams_xc5v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_DP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_QP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_OP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SDP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_64X8SW_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_32X16DR8_'.
Successfully finished Verilog frontend.

5.30.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~9 debug messages>

5.31. Executing TECHMAP pass (map to technology primitives).

5.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_TDP_'.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_SDP_'.
Successfully finished Verilog frontend.

5.31.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.32. Executing OPT pass (performing simple optimizations).

5.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~44 debug messages>

5.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.32.3. Executing OPT_DFF pass (perform DFF optimizations).

5.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 4 unused cells and 38 unused wires.
<suppressed ~5 debug messages>

5.32.5. Finished fast OPT passes.

5.33. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \stimIn in module \cpu_wrapper:
  created 2 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of cpu_wrapper.stimIn: $\stimIn$rdreg[0]
  read interface: 1 $dff and 0 $mux cells.
  write interface: 2 write mux blocks.

5.34. Executing OPT pass (performing simple optimizations).

5.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~10 debug messages>

5.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

5.34.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

5.34.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
    Consolidated identical input bits for $pmux cell $flatten\u_cpu.$procmux$2038:
      Old ports: A=4'1010, B=8'00000110, Y=\u_cpu.ADJH
      New ports: A=3'101, B=6'000011, Y=\u_cpu.ADJH [3:1]
      New connections: \u_cpu.ADJH [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\u_cpu.$procmux$2044:
      Old ports: A=4'1010, B=8'00000110, Y=\u_cpu.ADJL
      New ports: A=3'101, B=6'000011, Y=\u_cpu.ADJL [3:1]
      New connections: \u_cpu.ADJL [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../source/cpu.v:314$35:
      Old ports: A={ 13'1111111111111 $auto$wreduce.cc:461:run$3041 [2:0] }, B=16'1111111111111100, Y=$flatten\u_cpu.$ternary$../../../source/cpu.v:314$35_Y
      New ports: A=$auto$wreduce.cc:461:run$3041 [2:0], B=3'100, Y=$flatten\u_cpu.$ternary$../../../source/cpu.v:314$35_Y [2:0]
      New connections: $flatten\u_cpu.$ternary$../../../source/cpu.v:314$35_Y [15:3] = 13'1111111111111
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../source/cpu.v:315$34:
      Old ports: A=3'110, B=3'010, Y=$auto$wreduce.cc:461:run$3041 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$3041 [2]
      New connections: $auto$wreduce.cc:461:run$3041 [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../source/cpu.v:445$59:
      Old ports: A={ 1'1 \u_cpu.D \u_cpu.I \u_cpu.Z \u_cpu.C }, B={ 1'0 \u_cpu.D \u_cpu.I \u_cpu.Z \u_cpu.C }, Y=$flatten\u_cpu.$ternary$../../../source/cpu.v:445$59_Y [4:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_cpu.$ternary$../../../source/cpu.v:445$59_Y [4]
      New connections: $flatten\u_cpu.$ternary$../../../source/cpu.v:445$59_Y [3:0] = { \u_cpu.D \u_cpu.I \u_cpu.Z \u_cpu.C }
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../source/cpu.v:613$85:
      Old ports: A=3'011, B=3'111, Y=$auto$wreduce.cc:461:run$3043 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$3043 [2]
      New connections: $auto$wreduce.cc:461:run$3043 [1:0] = 2'11
  Optimizing cells in module \cpu_wrapper.
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../source/cpu.v:314$35:
      Old ports: A=$auto$wreduce.cc:461:run$3041 [2:0], B=3'100, Y=$flatten\u_cpu.$ternary$../../../source/cpu.v:314$35_Y [2:0]
      New ports: A={ $auto$wreduce.cc:461:run$3041 [2] 1'1 }, B=2'10, Y=$flatten\u_cpu.$ternary$../../../source/cpu.v:314$35_Y [2:1]
      New connections: $flatten\u_cpu.$ternary$../../../source/cpu.v:314$35_Y [0] = 1'0
  Optimizing cells in module \cpu_wrapper.
Performed a total of 7 changes.

5.34.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.34.6. Executing OPT_SHARE pass.

5.34.7. Executing OPT_DFF pass (perform DFF optimizations).

5.34.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

5.34.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~5 debug messages>

5.34.10. Rerunning OPT passes. (Maybe there is more to do..)

5.34.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

5.34.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.34.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.34.14. Executing OPT_SHARE pass.

5.34.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\stimIn[1]$3492 ($dff) from module cpu_wrapper (D = \Data_In, Q = \stimIn[1]).
Adding EN signal on $memory\stimIn[0]$3490 ($dff) from module cpu_wrapper (D = \Data_In, Q = \stimIn[0]).

5.34.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 2 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

5.34.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.34.18. Rerunning OPT passes. (Maybe there is more to do..)

5.34.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~33 debug messages>

5.34.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.34.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.34.22. Executing OPT_SHARE pass.

5.34.23. Executing OPT_DFF pass (perform DFF optimizations).

5.34.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.34.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.34.26. Finished OPT passes. (There is nothing left to do.)

5.35. Executing XILINX_SRL pass (Xilinx shift register extraction).

5.36. Executing TECHMAP pass (map to technology primitives).

5.36.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.36.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_xilinx_lcu'.
Generating RTLIL representation for module `\_80_xilinx_alu'.
Successfully finished Verilog frontend.

5.36.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:d014e75dadbb572f92acf6b31358140a7bb4d7da$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$e9c51c6dde20d0afd41ae94253554f65728b9377\_80_xilinx_alu for cells of type $alu.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$a7edf286f31cfb6a8d8cfd1cdc68226faed25e4d\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=s32'00000000000000000000000000000001 for cells of type $lcu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$constmap:988650e8427a5a393c01d8e80008564e3dd41073$paramod$276ee2a3af8d8c5ab59174c02c677325bec8e0d7\_90_shift_shiftx for cells of type $shift.
Using template $paramod$constmap:90b7a9721d556aff5e278e06c8b0fb36af777f9a$paramod$b4345452fc865c0339e9bcb740a5af13d2e6aa84\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$817919053e360e32f1a00d067c5411f16a07f712\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$30fa96e978dc3d9d8917e537f49e4beca9251827\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$constmap:54db3d359551b7fcca7e04949c338464fbb0c139$paramod$61cb9121f1136b48aeacc4eed2270cdde459d017\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:20a7d82f9829f51be5ab65a25bafe843262fbc0b$paramod$8680697287b9557a2481878c04228dfd2dc28a07\_90_shift_shiftx for cells of type $shift.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
Creating constmapped module `$paramod$constmap:ad62432dc588384ac9e4502cee6ddae521345b24$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx'.

5.36.57. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ad62432dc588384ac9e4502cee6ddae521345b24$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3663.
    dead port 1/2 on $mux $procmux$3660.
    dead port 2/2 on $mux $procmux$3660.
    dead port 1/2 on $mux $procmux$3657.
    dead port 1/2 on $mux $procmux$3654.
    dead port 2/2 on $mux $procmux$3654.
    dead port 1/2 on $mux $procmux$3651.
    dead port 1/2 on $mux $procmux$3648.
    dead port 2/2 on $mux $procmux$3648.
    dead port 2/2 on $mux $procmux$3642.
    dead port 2/2 on $mux $procmux$3636.
Removed 11 multiplexer ports.
<suppressed ~1516 debug messages>

5.36.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ad62432dc588384ac9e4502cee6ddae521345b24$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 14 unused wires.
Using template $paramod$constmap:ad62432dc588384ac9e4502cee6ddae521345b24$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:f7e67177656d8d69a834134a38e24afd7d3b1439$paramod$7a923b88df27d766594bcce2ec3294eebd025fbe\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
Creating constmapped module `$paramod$constmap:c8df52b7c2556d6d48e68fe2c22f751870fdb91b$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx'.

5.36.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c8df52b7c2556d6d48e68fe2c22f751870fdb91b$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3663.
    dead port 1/2 on $mux $procmux$3660.
    dead port 2/2 on $mux $procmux$3660.
    dead port 1/2 on $mux $procmux$3657.
    dead port 1/2 on $mux $procmux$3654.
    dead port 2/2 on $mux $procmux$3654.
    dead port 1/2 on $mux $procmux$3651.
    dead port 1/2 on $mux $procmux$3648.
    dead port 2/2 on $mux $procmux$3648.
    dead port 2/2 on $mux $procmux$3642.
    dead port 2/2 on $mux $procmux$3636.
Removed 11 multiplexer ports.
<suppressed ~220 debug messages>

5.36.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c8df52b7c2556d6d48e68fe2c22f751870fdb91b$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 14 unused wires.
Using template $paramod$constmap:c8df52b7c2556d6d48e68fe2c22f751870fdb91b$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$55a7542f9f94f8353eeb47e045003199fd59709e\_80_xilinx_alu for cells of type $alu.
Using template $paramod$0b42e0ef0120c44ea9490666611378bfd171ba8c\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$95ab7b964273918a033d1324366ecc612d202989\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$674141544fade965cf052b5e9d5b65813fc4e151\_80_xilinx_alu for cells of type $alu.
Using template $paramod$191acc1d2d42689ebb1ca5cb5fde8a2ce46b029d\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xnor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~910 debug messages>

5.37. Executing OPT pass (performing simple optimizations).

5.37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~1725 debug messages>

5.37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~3285 debug messages>
Removed a total of 1095 cells.

5.37.3. Executing OPT_DFF pass (perform DFF optimizations).

5.37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 514 unused cells and 1787 unused wires.
<suppressed ~515 debug messages>

5.37.5. Finished fast OPT passes.

5.38. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port cpu_wrapper.Addr using IBUF.
Mapping port cpu_wrapper.Data_In using IBUF.
Mapping port cpu_wrapper.Data_Out using OBUF.
Mapping port cpu_wrapper.clk_LED using OBUF.
Mapping port cpu_wrapper.clk_dut using IBUF.
Mapping port cpu_wrapper.clk_emu using IBUF.
Mapping port cpu_wrapper.get_emu using IBUF.
Mapping port cpu_wrapper.load_emu using IBUF.

5.39. Executing TECHMAP pass (map to technology primitives).

5.39.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.39.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

5.39.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~76 debug messages>
Removed 0 unused cells and 2 unused wires.

5.40. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~72 debug messages>

5.42. Executing ABC pass (technology mapping using ABC).

5.42.1. Extracting gate netlist of module `\cpu_wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 2018 gates and 2229 wires to a netlist network with 209 inputs and 168 outputs.

5.42.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      493
ABC RESULTS:        internal signals:     1852
ABC RESULTS:           input signals:      209
ABC RESULTS:          output signals:      168
Removing temp directory.
Removed 0 unused cells and 1260 unused wires.

5.43. Executing TECHMAP pass (map to technology primitives).

5.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NPP_'.
Generating RTLIL representation for module `\$_DLATCH_PPP_'.
Successfully finished Verilog frontend.

5.43.2. Continuing TECHMAP pass.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP0P_.
Using template $paramod\$_DFFE_PP1P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP1P_.
Using template $paramod\$_DFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP0P_.
No more expansions possible.
<suppressed ~266 debug messages>

5.44. Executing XILINX_SRL pass (Xilinx shift register extraction).

5.45. Executing TECHMAP pass (map to technology primitives).

5.45.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/lut_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.45.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

5.45.3. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod$0eb2928e81a53ae4b2640e8c741a57c770ef6b50\$lut for cells of type $lut.
Using template $paramod$c6f199ce6527cbf3537961bb1d6421ea371ec352\$lut for cells of type $lut.
Using template $paramod$3769a62b214a90415b9af846f937d85cd5842301\$lut for cells of type $lut.
Using template $paramod$d17d6e4a2bf53b2d834023f8809de21a10afe2b0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$d2f36c73302c08bbdc72fbc9881a616e0b9b0bb5\$lut for cells of type $lut.
Using template $paramod$95f7aaf87bc97e279ed8d77acf5962ca869e1b0b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$d065af9759fd2c63968a2cf5f83b6e45d6af10d7\$lut for cells of type $lut.
Using template $paramod$c697d8838bc01c55efad471889c5dbc1429afedb\$lut for cells of type $lut.
Using template $paramod$9747e27d592a5de65fe94778f9dc8ad338a6e3d4\$lut for cells of type $lut.
Using template $paramod$034f3516d4c4acbc2d7ec62d8f87300c3ce1fc9c\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$4eb1db5d199f66014bf9684700d84db549502157\$lut for cells of type $lut.
Using template $paramod$53d004d191ac48771727811e43abbe475ceb2b7b\$lut for cells of type $lut.
Using template $paramod$48035a514e9c11270102a057faa27ccacecb6c87\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod$f8649aa3ebb5c91ab2ecc671db8d44ac3189e887\$lut for cells of type $lut.
Using template $paramod$e3de0baaf0ad3a428fa1d807e9ccf14b43fb1b0d\$lut for cells of type $lut.
Using template $paramod$9cf044275e70b6dc34d2f815a6f8ffc23f9694a0\$lut for cells of type $lut.
Using template $paramod$2ae22ed255cc0f3746c71b5da2407ee38a2a66e6\$lut for cells of type $lut.
Using template $paramod$de7d047fd1b66b2738570c10d5a0f7e3d80323fc\$lut for cells of type $lut.
Using template $paramod$16515827dfe3441160e6b1ef5d09f31596b45ca7\$lut for cells of type $lut.
Using template $paramod$4381a76da40a4e7ceee5b543d3481d44807263e2\$lut for cells of type $lut.
Using template $paramod$2464ed037970d4fa9283c92539140d2e0dfc413b\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$38fd2bffc6ba9e0ccd270ebd40fba97fe8a789e6\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$4a317b427803a1796d59b8ba0627cc7dfebc4294\$lut for cells of type $lut.
Using template $paramod$82af2a65f44cd7397f9ff998eeb397655d38a220\$lut for cells of type $lut.
Using template $paramod$c7ba67b7116dca10fae56a3006da8b67e019ba86\$lut for cells of type $lut.
Using template $paramod$f987557dbbd4e097766935c68f20407653c834da\$lut for cells of type $lut.
Using template $paramod$bf9bca7807407971e14a515132d4f0d80e05fd4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$fdf3ede19183d2810638b2fcf9e485ce28f5b526\$lut for cells of type $lut.
Using template $paramod$96e43cdba5a4f0d13a5eaa873008eec47fc7f96f\$lut for cells of type $lut.
Using template $paramod$e5c40369017031a0353fbf1fc2e2c73254c2055d\$lut for cells of type $lut.
Using template $paramod$fadd0262c26fcc0b93455d700638a8cf2ccc3f4a\$lut for cells of type $lut.
Using template $paramod$0d939312bcbe3d566d330c6f67cb12d5aefb4276\$lut for cells of type $lut.
Using template $paramod$058f79e29a33e9f5978ecd2647e890aedeb5b215\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$6069048ea7c45159713a0558424cdfb243a46dfe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$577128e7fa05f78db669ffc900cd2cc0a0d6cc72\$lut for cells of type $lut.
Using template $paramod$ebf910d4087eb067cc21d5b758d87e5b874b2f90\$lut for cells of type $lut.
Using template $paramod$d2ef43814113ff73f9ebc73be6b7b228fcced45d\$lut for cells of type $lut.
Using template $paramod$15972a889b851ce07259127b9e0a5b1e92920b9d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$2b2b3565ec13859d2b24f2fa297fa46249270140\$lut for cells of type $lut.
Using template $paramod$be9675645ec3480d87a9b411fd51fa3224f3cc81\$lut for cells of type $lut.
Using template $paramod$c72e59323d52d87771ea9374ad006a0ee4d54b42\$lut for cells of type $lut.
Using template $paramod$21a26b0f8b7bd86c1fcebd0bfa774eb94242be3f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$c441dbd41fa7b52ce609b1fb3e8a706905598601\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$017d8c8b5f8f0bd543e7b1e7d026dcb67424a519\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$fadd9ab30315655e17f2befec01f662d1f275d80\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$9d3c68d5e354e4325243cfb40dd6c37cc7c99d7c\$lut for cells of type $lut.
Using template $paramod$0f5bf4015a4382c6ed92e91cf1357f88d5adda09\$lut for cells of type $lut.
Using template $paramod$a0c87258c89610cca6c38b9863b8d1c9b12cc2b6\$lut for cells of type $lut.
Using template $paramod$61e16cfb56e3b4e8734edd6bba29f19b488a926b\$lut for cells of type $lut.
Using template $paramod$ca027a55270ebe7bbe042dd353ef7aabb6e8b099\$lut for cells of type $lut.
Using template $paramod$1124887702c1d091984e15415ee65fb6dc549104\$lut for cells of type $lut.
Using template $paramod$ac6fd02ae68c8a0de57536eaec5ffb74f1ae8570\$lut for cells of type $lut.
Using template $paramod$d24cacf95b5cdee0b2f41250073337912e0fb01c\$lut for cells of type $lut.
Using template $paramod$49af33aa6aa19b94c8fdc46f549df37fbca7f5e7\$lut for cells of type $lut.
Using template $paramod$329467bbc18720d328edb400fd7d7d245ae2f4a2\$lut for cells of type $lut.
Using template $paramod$9426b5f61f69daeb4c6b1dde298663727667da1c\$lut for cells of type $lut.
Using template $paramod$6233f7deafc826ba58f20c3e303e1507d973717a\$lut for cells of type $lut.
Using template $paramod$9b838c149495a6581d13a3f659e81e38193a62d0\$lut for cells of type $lut.
Using template $paramod$8b3dd55394f98a12f0da1880ec5bf2bc11b7aa3a\$lut for cells of type $lut.
Using template $paramod$cad7031e9f47f686412f26fbb95235a72083208c\$lut for cells of type $lut.
Using template $paramod$f7e202ecf53e2ec9f6bb9cf8f823952cbcac0127\$lut for cells of type $lut.
Using template $paramod$bd1a6e9584a1daf4e7e6c849f69c71729b77378b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$a631cd2310693491cea5b8fab5a57272a73aba5b\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$778cfa89a311116b4664a0be7522bd19e4c50232\$lut for cells of type $lut.
Using template $paramod$b234ad6f3387bc91717e12f4db11ddee1675c736\$lut for cells of type $lut.
Using template $paramod$e324c8465c086e9eb310f5c1fbd01e406e1c7012\$lut for cells of type $lut.
Using template $paramod$2ae716bd753468dd1dcc5f5c9b4c74965f247f12\$lut for cells of type $lut.
Using template $paramod$aa08d63609b2e0568edb38df8e99909c82e9016f\$lut for cells of type $lut.
Using template $paramod$1565e0eaa718786ec7eb6ad8353a9d5f5e86f57f\$lut for cells of type $lut.
Using template $paramod$be7ef5660242cb5eb24e1f9d947b69f45fdb935e\$lut for cells of type $lut.
Using template $paramod$c84e2dc1979cb486adbec7cd37794e292193b7e7\$lut for cells of type $lut.
Using template $paramod$354a25f5b2b48eb2cd5223b11d7894a1667cd10a\$lut for cells of type $lut.
Using template $paramod$aafaecaebfa9333f1ff46aba2b680ee2677d9319\$lut for cells of type $lut.
Using template $paramod$a77599d2e2d48e968f637e9bae563b23adb30610\$lut for cells of type $lut.
Using template $paramod$04aab2b0ad24d3fbd2e20e69497f8378d728e6fa\$lut for cells of type $lut.
Using template $paramod$6344b6a9e05da861a196b83f80ce4c3a000333f6\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$d2acb3f9d701ba0d486799c371e2e8ca36b97dbb\$lut for cells of type $lut.
Using template $paramod$3554bd4efe955e2553aa5e4e88a086ffba86b114\$lut for cells of type $lut.
Using template $paramod$ef525207a75271ca5e9b8f92393bddbbf64c93bb\$lut for cells of type $lut.
Using template $paramod$53bd7176ff4d29e1e3ca52de3a78dd6fddf80903\$lut for cells of type $lut.
Using template $paramod$88c56f39a90568162ce15354aa18e2983f457349\$lut for cells of type $lut.
Using template $paramod$66a2147e3255bda1a74722138a5bc4a2dd72fdd8\$lut for cells of type $lut.
Using template $paramod$6a32a78587dba527c28e608ef335340a080e96c2\$lut for cells of type $lut.
Using template $paramod$59a6ab4a6e05561f2cc57f6c13e7ac33bc40e4ec\$lut for cells of type $lut.
Using template $paramod$e6f154aa4ddbf37901f18ca44e9e9a797ad8c7f1\$lut for cells of type $lut.
Using template $paramod$dd5cd325d58a70899fc7099ebb3064cf0894fbe7\$lut for cells of type $lut.
Using template $paramod$4d760a1f7a6004cc814550928a3e257d1370f11d\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$b7b0dca19fc59c35a13cae16bf0d1935f6a1e003\$lut for cells of type $lut.
Using template $paramod$b03ac68bc5965e0bc802d3cb93ac8503ebfae014\$lut for cells of type $lut.
Using template $paramod$4b52287b608d311a214797df4bbad7f071e14e2f\$lut for cells of type $lut.
Using template $paramod$361b7944ad1e5de501e4e4bf2ba164aa3450ebc5\$lut for cells of type $lut.
Using template $paramod$914fdad174d5f83ead9319ffde538a93a26874ce\$lut for cells of type $lut.
Using template $paramod$eb50f47b8c48805cb6d8d9186212bb69d6b1e1ef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$8d3c262b6b4e1b577bed6b258f242e2289efcacd\$lut for cells of type $lut.
Using template $paramod$91b8e159851030b473423f68abe132814851f5e4\$lut for cells of type $lut.
Using template $paramod$7e051f4e0a7cb3b74ee1cbf24f329ff8c009f5e1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$aade59dbadae9a6e0e1c9d8049c7a7d1a1454acf\$lut for cells of type $lut.
Using template $paramod$bf0d22492b141397adcabc2e359ee0f860225fa5\$lut for cells of type $lut.
Using template $paramod$e00400f55b537aff66cdf59c86b123569598d753\$lut for cells of type $lut.
Using template $paramod$ee19d45db61acb4c70d938b97483a4ed4b792645\$lut for cells of type $lut.
Using template $paramod$9639405efa209254fd6f72c49d92e3012c280ed0\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$60e85f9371f74b6999f555c8634f45ab7f009ad6\$lut for cells of type $lut.
Using template $paramod$5eed5b6ec1788c0ecb4d165a7b0568b9045a57c7\$lut for cells of type $lut.
Using template $paramod$948caa077419dd0317147614cd5b507960d341ac\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$758b92ee99b460a9bd2aa9b33cff097ab0f6ca63\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$c008a0e04a619fae7dc24ad8d9ced1ac0a77c787\$lut for cells of type $lut.
Using template $paramod$b91a99544a36bef5c93a4dc0a749ae038ac73563\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$7e4dd85730009c119c6d2518b2ffa9600f10cef4\$lut for cells of type $lut.
Using template $paramod$962ec85544c683d11ff40b85d469320a80f47dd0\$lut for cells of type $lut.
Using template $paramod$ba5f3e8b1953b01cfe73252f1187af741f828193\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$904334eb4314c1091a1651320be4d87788d5dc48\$lut for cells of type $lut.
Using template $paramod$40f52215e64ecfe15c7cb2bbde22ce85b08cf0ed\$lut for cells of type $lut.
Using template $paramod$a7f944b4706270bc5325fd33524e3a0552b99a37\$lut for cells of type $lut.
Using template $paramod$90687826ecc50762f08b06e0c2f0be8f8b42044c\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$c74fb2536782d8d44649bd7a0651e7033b87afd9\$lut for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$9a207d694cff1095ca945b22458d7626f1f980c2\$lut for cells of type $lut.
Using template $paramod$dd17e308df1ec610977326ab7d65d3d485d6fba7\$lut for cells of type $lut.
Using template $paramod$ef55f89c74d994c27b4ec4bac79af43e8b1d7e25\$lut for cells of type $lut.
Using template $paramod$1c0b0fb8344a0ecdbc84d7b209841555004ffd42\$lut for cells of type $lut.
Using template $paramod$de43dafe8472ea8a08a85d1e287874f21bce34a2\$lut for cells of type $lut.
Using template $paramod$700d76087ad8f99533411a570a52885f37821b9f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$d00d8dee5bc08219c7aeaca4d7bdf0ebccd8b76b\$lut for cells of type $lut.
Using template $paramod$50824f8a0ec48656b966b6f8c101d0a371a3c232\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$a6ce77a605eeb421c5387c8bd17c572c52e7ee09\$lut for cells of type $lut.
Using template $paramod$7562591c3bc7c6604ad78ee509201bbf2678b52a\$lut for cells of type $lut.
Using template $paramod$fb1712398d1b42cc28cf12490210cb0bdc9a4ada\$lut for cells of type $lut.
Using template $paramod$de4bc97149bcf262e2c17952b5272c303f6faa3d\$lut for cells of type $lut.
Using template $paramod$817874f0460fba00f1d46db809276b0c7b0fbb3c\$lut for cells of type $lut.
Using template $paramod$6d7cc275871d0ceead401cadfae2ff1124665ec4\$lut for cells of type $lut.
Using template $paramod$99147129397237b2ee43f73aa84efab76d263c47\$lut for cells of type $lut.
Using template $paramod$267d90923b7846dccbbadc869a682674e881e235\$lut for cells of type $lut.
Using template $paramod$24d1f2ccb5f70a69cb52a223950778946e44a36c\$lut for cells of type $lut.
Using template $paramod$96757aa80e495f55ecfbef71da3188d41bad0de8\$lut for cells of type $lut.
Using template $paramod$d0df898dab04833d191fdfd0e8569cfcfd1ce7b5\$lut for cells of type $lut.
Using template $paramod$6470a3bba4e3c394b8c88e7d0098cbcf5da13de3\$lut for cells of type $lut.
Using template $paramod$527b7a4eb9feb4df53e2e8709cbede8e5c535ada\$lut for cells of type $lut.
Using template $paramod$32770d41bc04cc699b8e6ab7478a1db5a3321fee\$lut for cells of type $lut.
Using template $paramod$9ace7659502153045a38825b77ca793df46aa4bb\$lut for cells of type $lut.
Using template $paramod$ef2d421819f3ddc4ded13df6658828006771290b\$lut for cells of type $lut.
Using template $paramod$21871c9bb02245e08f0bb7500138cfd719f7d4b5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011110 for cells of type $lut.
Using template $paramod$1aa44315e0a85d04784ccbca83b022ff33a47fb6\$lut for cells of type $lut.
Using template $paramod$b3a427947378f58e8343849e2cee7822d53a4ae0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$777330e1a3a1c338043d3ccdf1bc98e21439ba2f\$lut for cells of type $lut.
Using template $paramod$02175ca9d9443b6415d882d4f93273d2f28837ad\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$f111d1eea4faf18891596580dc12e22b9ec16ee7\$lut for cells of type $lut.
Using template $paramod$9751d4302d48327e2d279b6db62361ef1a8c0d7e\$lut for cells of type $lut.
Using template $paramod$216bfaee92d8306536103c995950ef3a6b00d2bd\$lut for cells of type $lut.
Using template $paramod$eee06ebcf5d1398f5808ee42fd811e2b71c58141\$lut for cells of type $lut.
Using template $paramod$0d4abf1376879c2409e839099dd6eb2f1dacb0ec\$lut for cells of type $lut.
Using template $paramod$551d7fbe0f284e22f845b0fec73a61a72eda08b4\$lut for cells of type $lut.
Using template $paramod$2266ced68ce8c1733e09cb8121fbdde8f613454b\$lut for cells of type $lut.
Using template $paramod$36953e758961fd7226c31edd757c20e779e7d1e9\$lut for cells of type $lut.
Using template $paramod$cc6cc844c3f535146a0d96d996f76382d7613363\$lut for cells of type $lut.
Using template $paramod$46e2f79d4e2163e445cae9e45ef3ebbd85e62ecc\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$5f839560c5692be03566dbd9ecc8ff4be30a1df9\$lut for cells of type $lut.
Using template $paramod$c63da2feb422001d90f0ea94d96c71397049c557\$lut for cells of type $lut.
Using template $paramod$abd2ddecefcbc191fd748e21d6bfb723534002d6\$lut for cells of type $lut.
Using template $paramod$f9cab72cf7f5349741a7d8a579767a88be8b70de\$lut for cells of type $lut.
Using template $paramod$933cb9bcc80bb5ebd8403f452a79afcb23df3fc5\$lut for cells of type $lut.
Using template $paramod$e961da90a771f5989ad3eb701bff5437ac65eaae\$lut for cells of type $lut.
Using template $paramod$6d64ac8ef6c7660d54d76662215b21ba883eb7ad\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod$5952a78219b5b0972ce40036881e18757dec9e4d\$lut for cells of type $lut.
Using template $paramod$187d600935db76313330ee89999615fcd44f3988\$lut for cells of type $lut.
Using template $paramod$860caee9e11c24c0a3264d29bc64a8d1a287c4c6\$lut for cells of type $lut.
Using template $paramod$5ad79569ca202e0a0164402a529e1d33f54a03bd\$lut for cells of type $lut.
Using template $paramod$10c89ff1a089fb44906f27f13dca80e9c2779ec7\$lut for cells of type $lut.
Using template $paramod$473f0babcf1cf8f405a2880f16c20b7d80d644ea\$lut for cells of type $lut.
Using template $paramod$ae556e7986968173b27b410268bd2dff979f8e6d\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$a717c7783f5c8a186fe777fc6bd46a68fd54924c\$lut for cells of type $lut.
Using template $paramod$1613c1bc638ee0d32a4e7e90ee9362af6151cd8d\$lut for cells of type $lut.
Using template $paramod$66dedfcc58fbb4e7f6020f11751642981b07d039\$lut for cells of type $lut.
Using template $paramod$28768a288679a9419c996f2344d057d328e072c0\$lut for cells of type $lut.
Using template $paramod$ce8c9180bbdf2b986d4defeee1fe032048e93954\$lut for cells of type $lut.
Using template $paramod$e2c74232b475ad71eb2fb078d9bdc27cbed2ceda\$lut for cells of type $lut.
Using template $paramod$22e1364a44c35d632872482e447fcb05d5d56c92\$lut for cells of type $lut.
Using template $paramod$85274e0b5ce34de797451e71116c452494d21a67\$lut for cells of type $lut.
Using template $paramod$4f8eab4875a3c8395e8ac45a708c3dbc167696d7\$lut for cells of type $lut.
Using template $paramod$c05c7eade9cf82019b48443edde674e07b014c9e\$lut for cells of type $lut.
Using template $paramod$1da24b2d9207629099fd23dcb412813ea940b1a7\$lut for cells of type $lut.
Using template $paramod$77c98c35abac0a5637afaabe4a10bcf78d206ff8\$lut for cells of type $lut.
Using template $paramod$274b979cd81094af7d301a42f60bb6a54bd6f7e6\$lut for cells of type $lut.
Using template $paramod$72e0a0655fe5dd3b9c1448c8df201272e489de02\$lut for cells of type $lut.
Using template $paramod$1fffd425e87119b8f68cc0366ae152d24c0ee715\$lut for cells of type $lut.
Using template $paramod$f815ed67810cf35c4b34cb98a2673f302b6b0c38\$lut for cells of type $lut.
Using template $paramod$790a8d28c155ea68bd91c5b14128e38eaefb4ab8\$lut for cells of type $lut.
Using template $paramod$b07255f3a8055e86bb845c62f4e0749af03b4868\$lut for cells of type $lut.
Using template $paramod$f8456c44535615e248014922cce922d6ba73be3b\$lut for cells of type $lut.
Using template $paramod$a8f0b66d6442d140b08ba5dde7bccc974236df60\$lut for cells of type $lut.
Using template $paramod$4072d2813a60dcdd4e6cabea880ef89d0320107c\$lut for cells of type $lut.
Using template $paramod$de7bf5f2ffb72fccb8e63113823417877aa81e99\$lut for cells of type $lut.
Using template $paramod$fcc29e7b8e53989a9318d4787834ab790d07dc1a\$lut for cells of type $lut.
Using template $paramod$5aa738c116fa56f2a9e83a506754876f6ffa9cdf\$lut for cells of type $lut.
Using template $paramod$72188a11e911aa626fbfe8d7f6766f67002c770d\$lut for cells of type $lut.
Using template $paramod$01b462e9db87157d20af74392d558bcc2372b0b1\$lut for cells of type $lut.
Using template $paramod$d4aea96e00e1b75a018ba6fd7d4c0b86cff1731e\$lut for cells of type $lut.
Using template $paramod$728baebdcc5dbe399a668b4c3f4c253fd554dfe1\$lut for cells of type $lut.
Using template $paramod$9b9336d99b02dc807b4d4a4128e11a395d41006e\$lut for cells of type $lut.
Using template $paramod$275bf0fa0c315c17a2288b0e11542652b3786861\$lut for cells of type $lut.
Using template $paramod$af791a034a5a530a4fd630a4742c2d561dd313b8\$lut for cells of type $lut.
Using template $paramod$7c59abcee232c08a38fe36d67fee446edaf93dea\$lut for cells of type $lut.
Using template $paramod$0fb4713f7b52d022d9a9eac6ddaf7240faa539d8\$lut for cells of type $lut.
Using template $paramod$b19846ef51b9964dadba1ada32fb04c74dad7903\$lut for cells of type $lut.
Using template $paramod$4151dc9632959f4d29e8801df83309dd7f22ece8\$lut for cells of type $lut.
Using template $paramod$42be322fdbeec13d692afe2e57ee3cc88ec19d1f\$lut for cells of type $lut.
Using template $paramod$d425f89963a7977bb8f8ef311ec6ba4e4ec1fe5e\$lut for cells of type $lut.
Using template $paramod$25f48f6b116e8e5bbddded1b835e7141829d78fa\$lut for cells of type $lut.
Using template $paramod$e35b3bf2665967059b647dfc746d1f2572b138e6\$lut for cells of type $lut.
Using template $paramod$6093a14d69863f93eb9f72be3a733f33276b7c11\$lut for cells of type $lut.
Using template $paramod$ffd80437981ecdce8ce6d421aec00a2868945101\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4061 debug messages>

5.46. Executing XILINX_DFFOPT pass (optimize FF control signal usage).
Optimizing FFs in cpu_wrapper.
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3742/vectOut[2] (3 -> 6)

5.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in cpu_wrapper.
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12434.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 2)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12356.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12038.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 2)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12082.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12346.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12038.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12378.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12356.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12243.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12303.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 2)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12303.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12299.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12333.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12038.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12299.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12356.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$11978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12434.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12388.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12402.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12299.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$11976$auto$blifparse.cc:535:parse_blif$12463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)

5.48. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting BUFG on cpu_wrapper.$iopadmap$clk_emu[0].
Inserting BUFG on cpu_wrapper.u_cpu.ALU.clk[0].
Removed 1 unused cells and 2761 unused wires.

5.49. Executing HIERARCHY pass (managing design hierarchy).

5.49.1. Analyzing design hierarchy..
Top module:  \cpu_wrapper

5.49.2. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Removed 0 unused modules.

5.50. Printing statistics.

=== cpu_wrapper ===

   Number of wires:                542
   Number of wire bits:           1748
   Number of public wires:         111
   Number of public wire bits:     426
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                891
     $scopeinfo                      2
     BUFG                            2
     CARRY4                         15
     FDCE                          133
     FDPE                            2
     FDRE                           69
     IBUF                           20
     INV                             6
     LUT1                            1
     LUT2                          109
     LUT3                           92
     LUT4                           89
     LUT5                           88
     LUT6                          163
     MUXF7                          75
     MUXF8                          16
     OBUF                            9

   Estimated number of LCs:        432

5.51. Executing CHECK pass (checking for obvious problems).
Checking module cpu_wrapper...
Found and reported 0 problems.

6. Executing Verilog backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Dumping module `\cpu_wrapper'.

7. Printing statistics.

=== cpu_wrapper ===

   Number of wires:                542
   Number of wire bits:           1748
   Number of public wires:         111
   Number of public wire bits:     426
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                891
     $scopeinfo                      2
     BUFG                            2
     CARRY4                         15
     FDCE                          133
     FDPE                            2
     FDRE                           69
     IBUF                           20
     INV                             6
     LUT1                            1
     LUT2                          109
     LUT3                           92
     LUT4                           89
     LUT5                           88
     LUT6                          163
     MUXF7                          75
     MUXF8                          16
     OBUF                            9

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 1dd7fce4be, CPU: user 3.70s system 0.02s, MEM: 150.26 MB peak
Yosys 0.38+88 (git sha1 38f1b0b12, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 39% 23x read_verilog (1 sec), 10% 39x opt_expr (0 sec), ...
