{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1421169958056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421169958056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 13 18:25:57 2015 " "Processing started: Tue Jan 13 18:25:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421169958056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1421169958056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_cut -c top_level_cut " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_cut -c top_level_cut" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1421169958056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1421169958666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin8seg4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin8seg4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin8seg4-behavioural " "Found design unit 1: bin8seg4-behavioural" {  } { { "bin8seg4.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/bin8seg4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959260 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin8seg4 " "Found entity 1: bin8seg4" {  } { { "bin8seg4.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/bin8seg4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2seg7-behavioural " "Found design unit 1: bin2seg7-behavioural" {  } { { "bin2seg7.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/bin2seg7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959260 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2seg7 " "Found entity 1: bin2seg7" {  } { { "bin2seg7.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/bin2seg7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/subsystems/spi_slave/shift_reg-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/job/epo3a5/chip/subsystems/spi_slave/shift_reg-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-behaviour " "Found design unit 1: shift_reg-behaviour" {  } { { "../SPI_slave/shift_reg-behaviour.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/SPI_slave/shift_reg-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/subsystems/spi_slave/shift_reg.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/job/epo3a5/chip/subsystems/spi_slave/shift_reg.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../SPI_slave/shift_reg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/SPI_slave/shift_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/gate/gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/gate/gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gate-Behavioral " "Found design unit 1: gate-Behavioral" {  } { { "../../gate/gate.vhd" "" { Text "C:/Users/Job/epo3a5/chip/gate/gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959260 ""} { "Info" "ISGN_ENTITY_NAME" "1 gate " "Found entity 1: gate" {  } { { "../../gate/gate.vhd" "" { Text "C:/Users/Job/epo3a5/chip/gate/gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_o.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_o.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_o-behaviour " "Found design unit 1: reg_o-behaviour" {  } { { "../../CPU/reg_o.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_o.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959260 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_o " "Found entity 1: reg_o" {  } { { "../../CPU/reg_o.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_o.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_cluster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_cluster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_cluster-behavioural " "Found design unit 1: reg_cluster-behavioural" {  } { { "../../CPU/reg_cluster.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959260 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_cluster " "Found entity 1: reg_cluster" {  } { { "../../CPU/reg_cluster.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_a-behaviour " "Found design unit 1: reg_a-behaviour" {  } { { "../../CPU/reg_A.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_A.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_a " "Found entity 1: reg_a" {  } { { "../../CPU/reg_A.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_A.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_10-behaviour " "Found design unit 1: reg_10-behaviour" {  } { { "../../CPU/reg_10.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_10 " "Found entity 1: reg_10" {  } { { "../../CPU/reg_10.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_9-behaviour " "Found design unit 1: reg_9-behaviour" {  } { { "../../CPU/reg_9.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_9 " "Found entity 1: reg_9" {  } { { "../../CPU/reg_9.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8-behaviour " "Found design unit 1: reg_8-behaviour" {  } { { "../../CPU/reg_8.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "../../CPU/reg_8.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_7-behaviour " "Found design unit 1: reg_7-behaviour" {  } { { "../../CPU/reg_7.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_7 " "Found entity 1: reg_7" {  } { { "../../CPU/reg_7.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_6-behaviour " "Found design unit 1: reg_6-behaviour" {  } { { "../../CPU/reg_6.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_6 " "Found entity 1: reg_6" {  } { { "../../CPU/reg_6.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_5-behaviour " "Found design unit 1: reg_5-behaviour" {  } { { "../../CPU/reg_5.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_5 " "Found entity 1: reg_5" {  } { { "../../CPU/reg_5.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_4-behaviour " "Found design unit 1: reg_4-behaviour" {  } { { "../../CPU/reg_4.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_4 " "Found entity 1: reg_4" {  } { { "../../CPU/reg_4.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_3-behaviour " "Found design unit 1: reg_3-behaviour" {  } { { "../../CPU/reg_3.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_3 " "Found entity 1: reg_3" {  } { { "../../CPU/reg_3.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/reg_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_2-behaviour " "Found design unit 1: reg_2-behaviour" {  } { { "../../CPU/reg_2.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_2 " "Found entity 1: reg_2" {  } { { "../../CPU/reg_2.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/pc_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/pc_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_counter-behaviour " "Found design unit 1: pc_counter-behaviour" {  } { { "../../CPU/pc_counter.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/pc_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "../../CPU/pc_counter.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/pc_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/instr_buf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/instr_buf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_buf-behaviour " "Found design unit 1: instr_buf-behaviour" {  } { { "../../CPU/instr_buf.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/instr_buf.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_buf " "Found entity 1: instr_buf" {  } { { "../../CPU/instr_buf.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/instr_buf.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behaviour " "Found design unit 1: decoder-behaviour" {  } { { "../../CPU/decoder.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/decoder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../CPU/decoder.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/cpu_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/cpu_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-behaviour " "Found design unit 1: cpu-behaviour" {  } { { "../../CPU/CPU_toplevel.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../../CPU/CPU_toplevel.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_i-behaviour " "Found design unit 1: buf_i-behaviour" {  } { { "../../CPU/buf_i.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_i.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_i " "Found entity 1: buf_i" {  } { { "../../CPU/buf_i.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_i.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_arg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_arg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_arg-behaviour " "Found design unit 1: buf_arg-behaviour" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_arg " "Found entity 1: buf_arg" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_a-behaviour " "Found design unit 1: buf_a-behaviour" {  } { { "../../CPU/buf_A.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_A.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_a " "Found entity 1: buf_a" {  } { { "../../CPU/buf_A.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_A.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_10-behaviour " "Found design unit 1: buf_10-behaviour" {  } { { "../../CPU/buf_10.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_10.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_10 " "Found entity 1: buf_10" {  } { { "../../CPU/buf_10.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_9-behaviour " "Found design unit 1: buf_9-behaviour" {  } { { "../../CPU/buf_9.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_9.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_9 " "Found entity 1: buf_9" {  } { { "../../CPU/buf_9.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_8-behaviour " "Found design unit 1: buf_8-behaviour" {  } { { "../../CPU/buf_8.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_8 " "Found entity 1: buf_8" {  } { { "../../CPU/buf_8.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_7-behaviour " "Found design unit 1: buf_7-behaviour" {  } { { "../../CPU/buf_7.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_7 " "Found entity 1: buf_7" {  } { { "../../CPU/buf_7.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_6-behaviour " "Found design unit 1: buf_6-behaviour" {  } { { "../../CPU/buf_6.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_6.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_6 " "Found entity 1: buf_6" {  } { { "../../CPU/buf_6.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_5-behaviour " "Found design unit 1: buf_5-behaviour" {  } { { "../../CPU/buf_5.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_5 " "Found entity 1: buf_5" {  } { { "../../CPU/buf_5.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_4-behaviour " "Found design unit 1: buf_4-behaviour" {  } { { "../../CPU/buf_4.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_4 " "Found entity 1: buf_4" {  } { { "../../CPU/buf_4.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_3-behaviour " "Found design unit 1: buf_3-behaviour" {  } { { "../../CPU/buf_3.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959322 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_3 " "Found entity 1: buf_3" {  } { { "../../CPU/buf_3.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/buf_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_2-behaviour " "Found design unit 1: buf_2-behaviour" {  } { { "../../CPU/buf_2.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959322 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_2 " "Found entity 1: buf_2" {  } { { "../../CPU/buf_2.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/cpu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behaviour " "Found design unit 1: alu-behaviour" {  } { { "../../CPU/alu.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959322 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../CPU/alu.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/job/epo3a5/chip/subsystems/rom/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/subsystems/rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-behavioural " "Found design unit 1: ROM-behavioural" {  } { { "../ROM/rom.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/ROM/rom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959322 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../ROM/rom.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/ROM/rom.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen6mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen6mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen6mhz-behaviour " "Found design unit 1: gen6mhz-behaviour" {  } { { "gen6mhz.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/gen6mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959322 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen6mhz " "Found entity 1: gen6mhz" {  } { { "gen6mhz.vhd" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/gen6mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_cut.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level_cut.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_cut " "Found entity 1: top_level_cut" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169959322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169959322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_cut " "Elaborating entity \"top_level_cut\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1421169960689 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "knopje " "Pin \"knopje\" not connected" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 32 1040 1208 48 "knopje" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1421169960689 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "switch " "Pin \"switch\" not connected" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 152 320 368 "switch\[7..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1421169960689 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst8 " "Primitive \"NAND2\" of instance \"inst8\" not used" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 8 1240 1304 56 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1421169960689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst10 " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst10\"" {  } { { "top_level_cut.bdf" "inst10" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 224 704 936 336 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960751 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_dec_instr CPU_toplevel.vhd(92) " "Verilog HDL or VHDL warning at CPU_toplevel.vhd(92): object \"cpu_dec_instr\" assigned a value but never read" {  } { { "../../CPU/CPU_toplevel.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421169960751 "|top_level_cut|cpu:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_buf cpu:inst10\|instr_buf:lbl_instrbuf " "Elaborating entity \"instr_buf\" for hierarchy \"cpu:inst10\|instr_buf:lbl_instrbuf\"" {  } { { "../../CPU/CPU_toplevel.vhd" "lbl_instrbuf" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder cpu:inst10\|decoder:lbl_decoder " "Elaborating entity \"decoder\" for hierarchy \"cpu:inst10\|decoder:lbl_decoder\"" {  } { { "../../CPU/CPU_toplevel.vhd" "lbl_decoder" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_arg cpu:inst10\|buf_arg:lbl_cpu_ibuf " "Elaborating entity \"buf_arg\" for hierarchy \"cpu:inst10\|buf_arg:lbl_cpu_ibuf\"" {  } { { "../../CPU/CPU_toplevel.vhd" "lbl_cpu_ibuf" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_counter cpu:inst10\|pc_counter:lbl_cpu_pc " "Elaborating entity \"pc_counter\" for hierarchy \"cpu:inst10\|pc_counter:lbl_cpu_pc\"" {  } { { "../../CPU/CPU_toplevel.vhd" "lbl_cpu_pc" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:inst10\|alu:lbl_cpu_alu " "Elaborating entity \"alu\" for hierarchy \"cpu:inst10\|alu:lbl_cpu_alu\"" {  } { { "../../CPU/CPU_toplevel.vhd" "lbl_cpu_alu" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_a cpu:inst10\|reg_a:lbl_cpu_reg_A " "Elaborating entity \"reg_a\" for hierarchy \"cpu:inst10\|reg_a:lbl_cpu_reg_A\"" {  } { { "../../CPU/CPU_toplevel.vhd" "lbl_cpu_reg_A" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960767 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_A.vhd(18) " "VHDL Process Statement warning at reg_A.vhd(18): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_A.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_A.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169960767 "|top_level_cut|cpu:inst1|reg_a:lbl_cpu_reg_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_a cpu:inst10\|buf_a:lbl_cpu_buf_A " "Elaborating entity \"buf_a\" for hierarchy \"cpu:inst10\|buf_a:lbl_cpu_buf_A\"" {  } { { "../../CPU/CPU_toplevel.vhd" "lbl_cpu_buf_A" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_cluster cpu:inst10\|reg_cluster:lbl_bregs " "Elaborating entity \"reg_cluster\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\"" {  } { { "../../CPU/CPU_toplevel.vhd" "lbl_bregs" { Text "C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_o cpu:inst10\|reg_cluster:lbl_bregs\|reg_o:r_o " "Elaborating entity \"reg_o\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_o:r_o\"" {  } { { "../../CPU/reg_cluster.vhd" "r_o" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960767 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_o.vhd(19) " "VHDL Process Statement warning at reg_o.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_o.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_o.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169960767 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_o:r_o"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_2 cpu:inst10\|reg_cluster:lbl_bregs\|reg_2:r2 " "Elaborating entity \"reg_2\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_2:r2\"" {  } { { "../../CPU/reg_cluster.vhd" "r2" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960767 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_2.vhd(19) " "VHDL Process Statement warning at reg_2.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_2.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_2.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169960767 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_2:r2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_3 cpu:inst10\|reg_cluster:lbl_bregs\|reg_3:r3 " "Elaborating entity \"reg_3\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_3:r3\"" {  } { { "../../CPU/reg_cluster.vhd" "r3" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960783 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_3.vhd(19) " "VHDL Process Statement warning at reg_3.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_3.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_3.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169960783 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_3:r3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_4 cpu:inst10\|reg_cluster:lbl_bregs\|reg_4:r4 " "Elaborating entity \"reg_4\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_4:r4\"" {  } { { "../../CPU/reg_cluster.vhd" "r4" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960783 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_4.vhd(19) " "VHDL Process Statement warning at reg_4.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_4.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_4.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169960783 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_4:r4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_5 cpu:inst10\|reg_cluster:lbl_bregs\|reg_5:r5 " "Elaborating entity \"reg_5\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_5:r5\"" {  } { { "../../CPU/reg_cluster.vhd" "r5" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960783 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_5.vhd(19) " "VHDL Process Statement warning at reg_5.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_5.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_5.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169960783 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_5:r5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_6 cpu:inst10\|reg_cluster:lbl_bregs\|reg_6:r6 " "Elaborating entity \"reg_6\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_6:r6\"" {  } { { "../../CPU/reg_cluster.vhd" "r6" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960783 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_6.vhd(19) " "VHDL Process Statement warning at reg_6.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_6.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_6.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169960783 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_6:r6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_7 cpu:inst10\|reg_cluster:lbl_bregs\|reg_7:r7 " "Elaborating entity \"reg_7\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_7:r7\"" {  } { { "../../CPU/reg_cluster.vhd" "r7" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960783 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_7.vhd(19) " "VHDL Process Statement warning at reg_7.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_7.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_7.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169960783 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_7:r7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 cpu:inst10\|reg_cluster:lbl_bregs\|reg_8:r8 " "Elaborating entity \"reg_8\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_8:r8\"" {  } { { "../../CPU/reg_cluster.vhd" "r8" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960783 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_8.vhd(19) " "VHDL Process Statement warning at reg_8.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_8.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_8.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169960783 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_8:r8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_9 cpu:inst10\|reg_cluster:lbl_bregs\|reg_9:r9 " "Elaborating entity \"reg_9\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_9:r9\"" {  } { { "../../CPU/reg_cluster.vhd" "r9" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960783 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_9.vhd(19) " "VHDL Process Statement warning at reg_9.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_9.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_9.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169960783 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_9:r9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_10 cpu:inst10\|reg_cluster:lbl_bregs\|reg_10:r10 " "Elaborating entity \"reg_10\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|reg_10:r10\"" {  } { { "../../CPU/reg_cluster.vhd" "r10" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960798 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_ld reg_10.vhd(19) " "VHDL Process Statement warning at reg_10.vhd(19): signal \"reg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CPU/reg_10.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_10.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1421169960798 "|top_level_cut|cpu:inst1|reg_cluster:lbl_bregs|reg_10:r10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_i cpu:inst10\|reg_cluster:lbl_bregs\|buf_i:bin " "Elaborating entity \"buf_i\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_i:bin\"" {  } { { "../../CPU/reg_cluster.vhd" "bin" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_2 cpu:inst10\|reg_cluster:lbl_bregs\|buf_2:b2 " "Elaborating entity \"buf_2\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_2:b2\"" {  } { { "../../CPU/reg_cluster.vhd" "b2" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_3 cpu:inst10\|reg_cluster:lbl_bregs\|buf_3:b3 " "Elaborating entity \"buf_3\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_3:b3\"" {  } { { "../../CPU/reg_cluster.vhd" "b3" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_4 cpu:inst10\|reg_cluster:lbl_bregs\|buf_4:b4 " "Elaborating entity \"buf_4\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_4:b4\"" {  } { { "../../CPU/reg_cluster.vhd" "b4" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_5 cpu:inst10\|reg_cluster:lbl_bregs\|buf_5:b5 " "Elaborating entity \"buf_5\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_5:b5\"" {  } { { "../../CPU/reg_cluster.vhd" "b5" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_6 cpu:inst10\|reg_cluster:lbl_bregs\|buf_6:b6 " "Elaborating entity \"buf_6\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_6:b6\"" {  } { { "../../CPU/reg_cluster.vhd" "b6" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_7 cpu:inst10\|reg_cluster:lbl_bregs\|buf_7:b7 " "Elaborating entity \"buf_7\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_7:b7\"" {  } { { "../../CPU/reg_cluster.vhd" "b7" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_8 cpu:inst10\|reg_cluster:lbl_bregs\|buf_8:b8 " "Elaborating entity \"buf_8\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_8:b8\"" {  } { { "../../CPU/reg_cluster.vhd" "b8" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_9 cpu:inst10\|reg_cluster:lbl_bregs\|buf_9:b9 " "Elaborating entity \"buf_9\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_9:b9\"" {  } { { "../../CPU/reg_cluster.vhd" "b9" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_10 cpu:inst10\|reg_cluster:lbl_bregs\|buf_10:b10 " "Elaborating entity \"buf_10\" for hierarchy \"cpu:inst10\|reg_cluster:lbl_bregs\|buf_10:b10\"" {  } { { "../../CPU/reg_cluster.vhd" "b10" { Text "C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gate gate:inst2 " "Elaborating entity \"gate\" for hierarchy \"gate:inst2\"" {  } { { "top_level_cut.bdf" "inst2" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 40 624 768 120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen6mhz gen6mhz:inst3 " "Elaborating entity \"gen6mhz\" for hierarchy \"gen6mhz:inst3\"" {  } { { "top_level_cut.bdf" "inst3" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 40 408 576 120 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg shift_reg:inst " "Elaborating entity \"shift_reg\" for hierarchy \"shift_reg:inst\"" {  } { { "top_level_cut.bdf" "inst" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 224 392 568 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst4 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst4\"" {  } { { "top_level_cut.bdf" "inst4" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 368 448 648 448 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2seg7 bin2seg7:inst15 " "Elaborating entity \"bin2seg7\" for hierarchy \"bin2seg7:inst15\"" {  } { { "top_level_cut.bdf" "inst15" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 560 1104 1272 640 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin8seg4 bin8seg4:inst11 " "Elaborating entity \"bin8seg4\" for hierarchy \"bin8seg4:inst11\"" {  } { { "top_level_cut.bdf" "inst11" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 504 760 944 584 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169960829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fs14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fs14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fs14 " "Found entity 1: altsyncram_fs14" {  } { { "db/altsyncram_fs14.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/altsyncram_fs14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169961611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169961611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ngq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ngq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ngq1 " "Found entity 1: altsyncram_ngq1" {  } { { "db/altsyncram_ngq1.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/altsyncram_ngq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169961689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169961689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_boc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_boc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_boc " "Found entity 1: mux_boc" {  } { { "db/mux_boc.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/mux_boc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169961845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169961845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169961933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169961933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rbi " "Found entity 1: cntr_rbi" {  } { { "db/cntr_rbi.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/cntr_rbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169962073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169962073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169962152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169962152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_45j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_45j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_45j " "Found entity 1: cntr_45j" {  } { { "db/cntr_45j.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/cntr_45j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169962261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169962261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ubi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ubi " "Found entity 1: cntr_ubi" {  } { { "db/cntr_ubi.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/cntr_ubi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169962381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169962381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169962523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169962523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/Job/epo3a5/chip/subsystems/top_level/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421169962601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421169962601 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169962695 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[0\] cpu:inst10\|alu:lbl_cpu_alu\|process_1 " "Converted the fan-out from the tri-state buffer \"cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[0\]\" to the node \"cpu:inst10\|alu:lbl_cpu_alu\|process_1\" into an OR gate" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1421169963945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[1\] cpu:inst10\|alu:lbl_cpu_alu\|process_1 " "Converted the fan-out from the tri-state buffer \"cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[1\]\" to the node \"cpu:inst10\|alu:lbl_cpu_alu\|process_1\" into an OR gate" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1421169963945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[2\] cpu:inst10\|alu:lbl_cpu_alu\|process_1 " "Converted the fan-out from the tri-state buffer \"cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[2\]\" to the node \"cpu:inst10\|alu:lbl_cpu_alu\|process_1\" into an OR gate" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1421169963945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[3\] cpu:inst10\|alu:lbl_cpu_alu\|process_1 " "Converted the fan-out from the tri-state buffer \"cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[3\]\" to the node \"cpu:inst10\|alu:lbl_cpu_alu\|process_1\" into an OR gate" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1421169963945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[4\] cpu:inst10\|alu:lbl_cpu_alu\|process_1 " "Converted the fan-out from the tri-state buffer \"cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[4\]\" to the node \"cpu:inst10\|alu:lbl_cpu_alu\|process_1\" into an OR gate" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1421169963945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[5\] cpu:inst10\|alu:lbl_cpu_alu\|process_1 " "Converted the fan-out from the tri-state buffer \"cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[5\]\" to the node \"cpu:inst10\|alu:lbl_cpu_alu\|process_1\" into an OR gate" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1421169963945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[6\] cpu:inst10\|alu:lbl_cpu_alu\|process_1 " "Converted the fan-out from the tri-state buffer \"cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[6\]\" to the node \"cpu:inst10\|alu:lbl_cpu_alu\|process_1\" into an OR gate" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1421169963945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[7\] cpu:inst10\|alu:lbl_cpu_alu\|process_1 " "Converted the fan-out from the tri-state buffer \"cpu:inst10\|buf_arg:lbl_cpu_ibuf\|buf_out\[7\]\" to the node \"cpu:inst10\|alu:lbl_cpu_alu\|process_1\" into an OR gate" {  } { { "../../CPU/buf_arg.vhd" "" { Text "C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1421169963945 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1421169963945 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1421169969116 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1421169969116 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1421169969179 "|top_level_cut|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1421169969179 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 63 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 63 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1421169969932 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "8 " "Attempting to remove 8 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.inst10_lbl_bregs_buf_out_0_ " "Failed to remove I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_0_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169969932 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.inst10_lbl_bregs_buf_out_1_ " "Failed to remove I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_1_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169969932 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.inst10_lbl_bregs_buf_out_2_ " "Failed to remove I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_2_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169969932 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.inst10_lbl_bregs_buf_out_3_ " "Failed to remove I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_3_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169969932 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.inst10_lbl_bregs_buf_out_4_ " "Failed to remove I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_4_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169969932 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.inst10_lbl_bregs_buf_out_5_ " "Failed to remove I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_5_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169969932 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.inst10_lbl_bregs_buf_out_6_ " "Failed to remove I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_6_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169969932 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.inst10_lbl_bregs_buf_out_7_ " "Failed to remove I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_7_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169969932 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Quartus II" 0 -1 1421169969932 ""}
{ "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN_TOP" "" "Found I/O pins in lower-level partitions that are not connected in the top-level design" { { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.inst10_lbl_bregs_buf_out_0_ Top " "I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_0_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169969932 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.inst10_lbl_bregs_buf_out_1_ Top " "I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_1_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169969932 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.inst10_lbl_bregs_buf_out_2_ Top " "I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_2_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169969932 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.inst10_lbl_bregs_buf_out_3_ Top " "I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_3_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169969932 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.inst10_lbl_bregs_buf_out_4_ Top " "I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_4_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169969932 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.inst10_lbl_bregs_buf_out_5_ Top " "I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_5_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169969932 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.inst10_lbl_bregs_buf_out_6_ Top " "I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_6_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169969932 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.inst10_lbl_bregs_buf_out_7_ Top " "I/O cell \"pre_syn.bp.inst10_lbl_bregs_buf_out_7_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421169969932 ""}  } {  } 1 35033 "Found I/O pins in lower-level partitions that are not connected in the top-level design" 0 0 "Quartus II" 0 -1 1421169969932 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1421169969964 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169969964 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "knopje " "No output dependent on input pin \"knopje\"" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 32 1040 1208 48 "knopje" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169970182 "|top_level_cut|knopje"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[7\] " "No output dependent on input pin \"switch\[7\]\"" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 152 320 368 "switch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169970182 "|top_level_cut|switch[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[6\] " "No output dependent on input pin \"switch\[6\]\"" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 152 320 368 "switch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169970182 "|top_level_cut|switch[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[5\] " "No output dependent on input pin \"switch\[5\]\"" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 152 320 368 "switch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169970182 "|top_level_cut|switch[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[4\] " "No output dependent on input pin \"switch\[4\]\"" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 152 320 368 "switch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169970182 "|top_level_cut|switch[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[3\] " "No output dependent on input pin \"switch\[3\]\"" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 152 320 368 "switch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169970182 "|top_level_cut|switch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[2\] " "No output dependent on input pin \"switch\[2\]\"" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 152 320 368 "switch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169970182 "|top_level_cut|switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[1\] " "No output dependent on input pin \"switch\[1\]\"" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 152 320 368 "switch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169970182 "|top_level_cut|switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[0\] " "No output dependent on input pin \"switch\[0\]\"" {  } { { "top_level_cut.bdf" "" { Schematic "C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf" { { 352 152 320 368 "switch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421169970182 "|top_level_cut|switch[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1421169970182 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1536 " "Implemented 1536 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1421169970182 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1421169970182 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1447 " "Implemented 1447 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1421169970182 ""} { "Info" "ICUT_CUT_TM_RAMS" "31 " "Implemented 31 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1421169970182 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1421169970182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421169970198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 13 18:26:10 2015 " "Processing ended: Tue Jan 13 18:26:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421169970198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421169970198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421169970198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421169970198 ""}
