---

    # 
  # 
  # ======== Result =========
  # 
  # best option name nlist_8192_nprobe_17_OPQ_1
  # nprobe: 17
  # QPS 580.4817168990667
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 128.0
  #         FF: 11624
  #         LUT: 9120
  #         DSP48E: 58
  #         
  # QPS: 1066.991845133755
  # Cycles per query: 131210
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 1
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 0
  #         FF: 3428.19
  #         LUT: 3717.33
  #         DSP48E: 0
  #         
  # QPS: 8530.863445250137
  # Cycles per query: 16411
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 1
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 1
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 163.0
  #         URAM: 136
  #         FF: 21701
  #         LUT: 14317
  #         DSP48E: 54
  #         
  # QPS: 1927.9497631376005
  # Cycles per query: 72616
  # PE_NUM_TABLE_CONSTRUCTION: 1
  # Stage 5:
  # 
  #         HBM_bank: 9.0
  #         BRAM_18K: 21.0
  #         URAM: 0.0
  #         FF: 5881.0
  #         LUT: 5471.333333333333
  #         DSP48E: 30.0
  #         
  # QPS: 580.4817168990667
  # Cycles per query: 241179
  # HBM_CHANNEL_NUM: 9
  # STAGE5_COMP_PE_NUM: 1
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 588780.0
  #         LUT: 646794.0
  #         DSP48E: 0
  #         
  # QPS: 591.3860399101094
  # Cycles per query: 236732
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 632
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 9.0
  #         BRAM_18K: 669.0
  #         URAM: 264.0
  #         FF: 958217.19
  #         LUT: 875332.6633333333
  #         DSP48E: 166.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 9.0
  #         BRAM_18K: 229.0
  #         URAM: 264.0
  #         FF: 634073.19
  #         LUT: 681571.6633333333
  #         DSP48E: 162.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.9176587301587302%', 'DSP48E': '0.22163120567375888%', 'FF': '0.10198054737358862%', 'LUT': '0.16507118311242022%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '0.6427304964539007%', 'FF': '0.4458149239077074%', 'LUT': '0.699558173784978%', 'URAM': '13.333333333333334%'}
  # Stage 3: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '0.0%', 'FF': '0.13148126840942564%', 'LUT': '0.28514129234167895%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '4.04265873015873%', 'DSP48E': '0.598404255319149%', 'FF': '0.8322978031418753%', 'LUT': '1.098198944526264%', 'URAM': '14.166666666666666%'}
  # Stage 5: {'BRAM_18K': '0.5208333333333333%', 'DSP48E': '0.3324468085106383%', 'FF': '0.22555381688757975%', 'LUT': '0.4196837669775814%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '0.1488095238095238%', 'DSP48E': '0.0%', 'FF': '22.5814617083947%', 'LUT': '49.61294182621502%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '16.157205240174672%', 'DSP48E': '12.345679012345679%', 'FF': '0.4193522202066295%', 'LUT': '0.3157408260600662%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 0.3157408260600662%
  # Stage 2: {'BRAM_18K': '0.43668122270742354%', 'DSP48E': '35.80246913580247%', 'FF': '1.833226855089079%', 'LUT': '1.3380837981727713%', 'URAM': '48.484848484848484%'}
  # LUT only:
  # Stage 2: 1.3380837981727713%
  # Stage 3: {'BRAM_18K': '0.43668122270742354%', 'DSP48E': '0.0%', 'FF': '0.5406615599060418%', 'LUT': '0.5454055970900863%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 0.5454055970900863%
  # Stage 4: {'BRAM_18K': '71.17903930131004%', 'DSP48E': '33.33333333333333%', 'FF': '3.422475566267043%', 'LUT': '2.100586155530654%', 'URAM': '51.515151515151516%'}
  # LUT only:
  # Stage 4: 2.100586155530654%
  # Stage 5: {'BRAM_18K': '9.170305676855897%', 'DSP48E': '18.51851851851852%', 'FF': '0.9274954520628762%', 'LUT': '0.8027524657605214%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 0.8027524657605214%
  # Stage 6: {'BRAM_18K': '2.6200873362445414%', 'DSP48E': '0.0%', 'FF': '92.85678834646835%', 'LUT': '94.89743115738591%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 94.89743115738591%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '16.592261904761905%', 'DSP48E': '1.8395390070921984%', 'FF': '36.75047519329897%', 'LUT': '67.1432148482245%', 'URAM': '27.500000000000004%'}


  # Constants
  NLIST: 8192
  NPROBE: 17
  D: 128
  M: 16
  K: 256
  TOPK: 1000

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: 1
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 1

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 1 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 1 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 1

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 9 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 1

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U280 # Supported devices: U280, U250, U50
  FREQ: 140
