#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Nov  9 16:20:26 2024
# Process ID: 14080
# Current directory: /home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.runs/impl_1
# Command line: vivado -log TopLevelDesign_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TopLevelDesign_wrapper.tcl -notrace
# Log file: /home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.runs/impl_1/TopLevelDesign_wrapper.vdi
# Journal file: /home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.runs/impl_1/vivado.jou
# Running On        :p7810456-desktop-ubuntu
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :AMD Ryzen 7 3700X 8-Core Processor
# CPU Frequency     :4253.610 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :33566 MB
# Swap memory       :2147 MB
# Total Virtual     :35713 MB
# Available Virtual :29217 MB
#-----------------------------------------------------------
source TopLevelDesign_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1446.305 ; gain = 24.836 ; free physical = 17804 ; free virtual = 27477
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/p7810456/FPGADesign/ip_repo/Simple_MMap_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/p7810456/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top TopLevelDesign_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_Simple_MMap_0_0/TopLevelDesign_Simple_MMap_0_0.dcp' for cell 'TopLevelDesign_i/Simple_MMap_0'
INFO: [Project 1-454] Reading design checkpoint '/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_processing_system7_0_0/TopLevelDesign_processing_system7_0_0.dcp' for cell 'TopLevelDesign_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_rst_ps7_0_100M_0/TopLevelDesign_rst_ps7_0_100M_0.dcp' for cell 'TopLevelDesign_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_xbar_0/TopLevelDesign_xbar_0.dcp' for cell 'TopLevelDesign_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_auto_pc_0/TopLevelDesign_auto_pc_0.dcp' for cell 'TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1855.367 ; gain = 0.000 ; free physical = 17391 ; free virtual = 27067
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_processing_system7_0_0/TopLevelDesign_processing_system7_0_0.xdc] for cell 'TopLevelDesign_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_processing_system7_0_0/TopLevelDesign_processing_system7_0_0.xdc] for cell 'TopLevelDesign_i/processing_system7_0/inst'
Parsing XDC File [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_rst_ps7_0_100M_0/TopLevelDesign_rst_ps7_0_100M_0_board.xdc] for cell 'TopLevelDesign_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_rst_ps7_0_100M_0/TopLevelDesign_rst_ps7_0_100M_0_board.xdc] for cell 'TopLevelDesign_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_rst_ps7_0_100M_0/TopLevelDesign_rst_ps7_0_100M_0.xdc] for cell 'TopLevelDesign_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_rst_ps7_0_100M_0/TopLevelDesign_rst_ps7_0_100M_0.xdc] for cell 'TopLevelDesign_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc]
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[0]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[1]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_clk_10MHz'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bclk'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lrclk'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdata_o'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdata_i'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'codec_addr[0]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'codec_addr[1]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[0]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[1]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[2]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[3]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[0]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[1]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[2]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[3]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[4]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[5]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[1]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[0]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[5]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[4]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[1]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[0]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[5]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[4]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[0]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[1]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[2]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[3]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[4]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[5]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[6]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[7]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[8]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[9]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[10]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[11]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[12]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[13]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[14]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[15]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[16]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[17]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[18]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[19]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io1_io'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io0_io'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_sck_io'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_ss_io'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_n'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_p'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_n'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_p'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_n'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_p'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_n'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_p'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:119]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports hdmi_in_clk_p]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:119]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_n'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[0]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[0]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[1]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[1]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[2]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[2]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_hpd[0]'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_ddc_scl_io'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_ddc_sda_io'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_clk_n'. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:135]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc:136]
Finished Parsing XDC File [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.srcs/constrs_1/imports/constraints/base.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2198.918 ; gain = 0.000 ; free physical = 17282 ; free virtual = 26957
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 100 Warnings, 101 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2198.918 ; gain = 722.863 ; free physical = 17282 ; free virtual = 26957
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2198.918 ; gain = 0.000 ; free physical = 17258 ; free virtual = 26932

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f899a05f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.395 ; gain = 429.477 ; free physical = 16812 ; free virtual = 26501

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1f899a05f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16495 ; free virtual = 26188

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1f899a05f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16495 ; free virtual = 26188
Phase 1 Initialization | Checksum: 1f899a05f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16495 ; free virtual = 26188

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1f899a05f

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16495 ; free virtual = 26187

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1f899a05f

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16494 ; free virtual = 26186
Phase 2 Timer Update And Timing Data Collection | Checksum: 1f899a05f

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16494 ; free virtual = 26186

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 125cf6eb2

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16493 ; free virtual = 26186
Retarget | Checksum: 125cf6eb2
INFO: [Opt 31-389] Phase Retarget created 37 cells and removed 63 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 125cf6eb2

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16493 ; free virtual = 26186
Constant propagation | Checksum: 125cf6eb2
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: b6d86306

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16492 ; free virtual = 26185
Sweep | Checksum: b6d86306
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 176 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: b6d86306

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16498 ; free virtual = 26190
BUFG optimization | Checksum: b6d86306
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: b6d86306

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16498 ; free virtual = 26190
Shift Register Optimization | Checksum: b6d86306
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: a2013797

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16498 ; free virtual = 26190
Post Processing Netlist | Checksum: a2013797
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1dd7eda8e

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16498 ; free virtual = 26190

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16498 ; free virtual = 26190
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1dd7eda8e

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16498 ; free virtual = 26190
Phase 9 Finalization | Checksum: 1dd7eda8e

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16498 ; free virtual = 26190
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              37  |              63  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             176  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1dd7eda8e

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16498 ; free virtual = 26190

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1dd7eda8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16497 ; free virtual = 26190

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1dd7eda8e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16497 ; free virtual = 26190

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16497 ; free virtual = 26190
Ending Netlist Obfuscation Task | Checksum: 1dd7eda8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.230 ; gain = 0.000 ; free physical = 16497 ; free virtual = 26190
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 100 Warnings, 101 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2940.230 ; gain = 741.312 ; free physical = 16497 ; free virtual = 26190
INFO: [Vivado 12-24828] Executing command : report_drc -file TopLevelDesign_wrapper_drc_opted.rpt -pb TopLevelDesign_wrapper_drc_opted.pb -rpx TopLevelDesign_wrapper_drc_opted.rpx
Command: report_drc -file TopLevelDesign_wrapper_drc_opted.rpt -pb TopLevelDesign_wrapper_drc_opted.pb -rpx TopLevelDesign_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.runs/impl_1/TopLevelDesign_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16463 ; free virtual = 26157
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16462 ; free virtual = 26156
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16462 ; free virtual = 26156
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16464 ; free virtual = 26159
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16464 ; free virtual = 26159
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16463 ; free virtual = 26158
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16463 ; free virtual = 26158
INFO: [Common 17-1381] The checkpoint '/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.runs/impl_1/TopLevelDesign_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16458 ; free virtual = 26151
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 169caac5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16458 ; free virtual = 26151
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16458 ; free virtual = 26151

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 102d68ab9

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16449 ; free virtual = 26145

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 96fd922b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16452 ; free virtual = 26149

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 96fd922b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16452 ; free virtual = 26149
Phase 1 Placer Initialization | Checksum: 96fd922b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16452 ; free virtual = 26149

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 133631553

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16423 ; free virtual = 26121

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: dfcf385a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16423 ; free virtual = 26121

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: dfcf385a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16423 ; free virtual = 26121

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: cdd697da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16413 ; free virtual = 26112

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 74 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 19 nets or LUTs. Breaked 0 LUT, combined 19 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16438 ; free virtual = 26138

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             19  |                    19  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             19  |                    19  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1ff39d587

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16438 ; free virtual = 26138
Phase 2.4 Global Placement Core | Checksum: 164593b07

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16437 ; free virtual = 26138
Phase 2 Global Placement | Checksum: 164593b07

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16437 ; free virtual = 26138

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cee21141

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16437 ; free virtual = 26138

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a552a46c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16436 ; free virtual = 26137

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ebf242ad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16436 ; free virtual = 26137

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 160b2a6c0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16436 ; free virtual = 26137

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e90aa4d0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16431 ; free virtual = 26133

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2166cd099

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16430 ; free virtual = 26132

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 187ab6c86

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16430 ; free virtual = 26132
Phase 3 Detail Placement | Checksum: 187ab6c86

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16430 ; free virtual = 26132

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d4840157

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.892 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: fc8351eb

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16428 ; free virtual = 26129
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 101782a2b

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16427 ; free virtual = 26129
Phase 4.1.1.1 BUFG Insertion | Checksum: d4840157

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16427 ; free virtual = 26129

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.892. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 100ba7f99

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16427 ; free virtual = 26129

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16427 ; free virtual = 26129
Phase 4.1 Post Commit Optimization | Checksum: 100ba7f99

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16427 ; free virtual = 26129

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 100ba7f99

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16427 ; free virtual = 26128

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 100ba7f99

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16427 ; free virtual = 26128
Phase 4.3 Placer Reporting | Checksum: 100ba7f99

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16427 ; free virtual = 26128

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16427 ; free virtual = 26128

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16427 ; free virtual = 26128
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12d3b23cd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16427 ; free virtual = 26128
Ending Placer Task | Checksum: ba44a02e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16427 ; free virtual = 26128
72 Infos, 100 Warnings, 101 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file TopLevelDesign_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16416 ; free virtual = 26118
INFO: [Vivado 12-24828] Executing command : report_utilization -file TopLevelDesign_wrapper_utilization_placed.rpt -pb TopLevelDesign_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file TopLevelDesign_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16420 ; free virtual = 26122
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16429 ; free virtual = 26131
Wrote PlaceDB: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16417 ; free virtual = 26120
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16417 ; free virtual = 26120
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16415 ; free virtual = 26119
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16415 ; free virtual = 26119
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16414 ; free virtual = 26119
Write Physdb Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16414 ; free virtual = 26119
INFO: [Common 17-1381] The checkpoint '/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.runs/impl_1/TopLevelDesign_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16405 ; free virtual = 26108
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.892 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 100 Warnings, 101 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16402 ; free virtual = 26106
Wrote PlaceDB: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16386 ; free virtual = 26090
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16386 ; free virtual = 26090
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16385 ; free virtual = 26090
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16385 ; free virtual = 26090
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16384 ; free virtual = 26090
Write Physdb Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3028.273 ; gain = 0.000 ; free physical = 16384 ; free virtual = 26090
INFO: [Common 17-1381] The checkpoint '/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.runs/impl_1/TopLevelDesign_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 35bb6aad ConstDB: 0 ShapeSum: 6e8fc291 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: e690f105 | NumContArr: e0db0a38 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 34cbdf077

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3108.828 ; gain = 64.656 ; free physical = 16264 ; free virtual = 25972

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 34cbdf077

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3108.828 ; gain = 64.656 ; free physical = 16264 ; free virtual = 25972

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 34cbdf077

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3108.828 ; gain = 64.656 ; free physical = 16264 ; free virtual = 25972
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 274ce0cc9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16231 ; free virtual = 25940
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.048  | TNS=0.000  | WHS=-0.164 | THS=-15.941|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1500
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1500
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25a2c959d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16227 ; free virtual = 25935

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 25a2c959d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16227 ; free virtual = 25935

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 24612b1df

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16226 ; free virtual = 25935
Phase 4 Initial Routing | Checksum: 24612b1df

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16226 ; free virtual = 25935

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.134  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 250b1706f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16231 ; free virtual = 25940

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.134  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2794eade6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16230 ; free virtual = 25939
Phase 5 Rip-up And Reroute | Checksum: 2794eade6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16230 ; free virtual = 25939

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2794eade6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16230 ; free virtual = 25939

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2794eade6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16230 ; free virtual = 25939
Phase 6 Delay and Skew Optimization | Checksum: 2794eade6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16230 ; free virtual = 25939

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.246  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2518d63a0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16230 ; free virtual = 25939
Phase 7 Post Hold Fix | Checksum: 2518d63a0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16230 ; free virtual = 25939

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.204308 %
  Global Horizontal Routing Utilization  = 0.219236 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2518d63a0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16230 ; free virtual = 25939

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2518d63a0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16230 ; free virtual = 25939

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2171b2434

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16229 ; free virtual = 25938

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2171b2434

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16229 ; free virtual = 25938

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.246  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2171b2434

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16229 ; free virtual = 25938
Total Elapsed time in route_design: 14.48 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 22ab507dc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16229 ; free virtual = 25938
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 22ab507dc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3152.906 ; gain = 108.734 ; free physical = 16229 ; free virtual = 25938

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 100 Warnings, 101 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3152.906 ; gain = 124.633 ; free physical = 16229 ; free virtual = 25938
INFO: [Vivado 12-24828] Executing command : report_drc -file TopLevelDesign_wrapper_drc_routed.rpt -pb TopLevelDesign_wrapper_drc_routed.pb -rpx TopLevelDesign_wrapper_drc_routed.rpx
Command: report_drc -file TopLevelDesign_wrapper_drc_routed.rpt -pb TopLevelDesign_wrapper_drc_routed.pb -rpx TopLevelDesign_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.runs/impl_1/TopLevelDesign_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file TopLevelDesign_wrapper_methodology_drc_routed.rpt -pb TopLevelDesign_wrapper_methodology_drc_routed.pb -rpx TopLevelDesign_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file TopLevelDesign_wrapper_methodology_drc_routed.rpt -pb TopLevelDesign_wrapper_methodology_drc_routed.pb -rpx TopLevelDesign_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.runs/impl_1/TopLevelDesign_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file TopLevelDesign_wrapper_timing_summary_routed.rpt -pb TopLevelDesign_wrapper_timing_summary_routed.pb -rpx TopLevelDesign_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file TopLevelDesign_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file TopLevelDesign_wrapper_route_status.rpt -pb TopLevelDesign_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file TopLevelDesign_wrapper_bus_skew_routed.rpt -pb TopLevelDesign_wrapper_bus_skew_routed.pb -rpx TopLevelDesign_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file TopLevelDesign_wrapper_power_routed.rpt -pb TopLevelDesign_wrapper_power_summary_routed.pb -rpx TopLevelDesign_wrapper_power_routed.rpx
Command: report_power -file TopLevelDesign_wrapper_power_routed.rpt -pb TopLevelDesign_wrapper_power_summary_routed.pb -rpx TopLevelDesign_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 100 Warnings, 101 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file TopLevelDesign_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3246.887 ; gain = 0.000 ; free physical = 16185 ; free virtual = 25896
Wrote PlaceDB: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3246.887 ; gain = 0.000 ; free physical = 16183 ; free virtual = 25896
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.887 ; gain = 0.000 ; free physical = 16183 ; free virtual = 25896
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3246.887 ; gain = 0.000 ; free physical = 16183 ; free virtual = 25895
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.887 ; gain = 0.000 ; free physical = 16183 ; free virtual = 25895
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3246.887 ; gain = 0.000 ; free physical = 16181 ; free virtual = 25895
Write Physdb Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3246.887 ; gain = 0.000 ; free physical = 16181 ; free virtual = 25895
INFO: [Common 17-1381] The checkpoint '/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.runs/impl_1/TopLevelDesign_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force TopLevelDesign_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TopLevelDesign_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 102 Warnings, 101 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3477.508 ; gain = 230.621 ; free physical = 15900 ; free virtual = 25620
INFO: [Common 17-206] Exiting Vivado at Sat Nov  9 16:21:26 2024...
