// Seed: 1472780793
`define pp_20 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input id_20;
  input id_19;
  output id_18;
  output id_17;
  input id_16;
  input id_15;
  input id_14;
  output id_13;
  inout id_12;
  output id_11;
  input id_10;
  input id_9;
  inout id_8;
  output id_7;
  output id_6;
  output id_5;
  input id_4;
  input id_3;
  inout id_2;
  input id_1;
  always @(id_3 or posedge id_19)
    if (id_14) begin
      id_13 <= 1;
    end
  assign id_17 = 1;
  assign id_17 = id_19;
  logic id_20 = 1'd0;
  assign id_5 = id_12[1];
endmodule
