[2025-09-17 20:27:43] START suite=gap trace=pr-14
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/pr-14.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2943981 heartbeat IPC: 3.397 cumulative IPC: 3.397 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5944013 heartbeat IPC: 3.333 cumulative IPC: 3.365 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5944013 cumulative IPC: 3.365 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5944013 cumulative IPC: 3.365 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 114121637 heartbeat IPC: 0.09244 cumulative IPC: 0.09244 (Simulation time: 00 hr 06 min 59 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 223323219 heartbeat IPC: 0.09157 cumulative IPC: 0.09201 (Simulation time: 00 hr 13 min 35 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 332266533 heartbeat IPC: 0.09179 cumulative IPC: 0.09193 (Simulation time: 00 hr 21 min 40 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 440272500 heartbeat IPC: 0.09259 cumulative IPC: 0.0921 (Simulation time: 00 hr 32 min 49 sec)
Heartbeat CPU 0 instructions: 70000005 cycles: 548798506 heartbeat IPC: 0.09214 cumulative IPC: 0.09211 (Simulation time: 00 hr 44 min 24 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 656763953 heartbeat IPC: 0.09262 cumulative IPC: 0.09219 (Simulation time: 00 hr 55 min 59 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 764895817 heartbeat IPC: 0.09248 cumulative IPC: 0.09223 (Simulation time: 01 hr 07 min 37 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 873991545 heartbeat IPC: 0.09166 cumulative IPC: 0.09216 (Simulation time: 01 hr 19 min 22 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 981430627 heartbeat IPC: 0.09308 cumulative IPC: 0.09226 (Simulation time: 01 hr 30 min 46 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 1083789104 cumulative IPC: 0.09227 (Simulation time: 01 hr 42 min 16 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 1083789104 cumulative IPC: 0.09227 (Simulation time: 01 hr 42 min 16 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/pr-14.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.09227 instructions: 100000003 cycles: 1083789104
CPU 0 Branch Prediction Accuracy: 96.34% MPKI: 6.993 Average ROB Occupancy at Mispredict: 254.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.993
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 825954086
LQ_STALL: 94
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 56.36828

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 825954086

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 14652818

cpu0->cpu0_STLB TOTAL        ACCESS:   12191376 HIT:   12172149 MISS:      19227 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:   12191376 HIT:   12172149 MISS:      19227 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 542.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   22758526 HIT:    8692567 MISS:   14065959 MSHR_MERGE:     388853
cpu0->cpu0_L2C LOAD         ACCESS:   18118119 HIT:    6306539 MISS:   11811580 MSHR_MERGE:      12343
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    4557874 HIT:    2326745 MISS:    2231129 MSHR_MERGE:     376510
cpu0->cpu0_L2C WRITE        ACCESS:      45316 HIT:      45067 MISS:        249 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      37217 HIT:      14216 MISS:      23001 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    4118114 ISSUED:    4118095 USEFUL:    1237282 USELESS:     248163
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 60.18 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13512510 HIT:   13512510 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   13512510 HIT:   13512510 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   40160773 HIT:   21078174 MISS:   19082599 MSHR_MERGE:     487501
cpu0->cpu0_L1D LOAD         ACCESS:   38444694 HIT:   19860410 MISS:   18584284 MSHR_MERGE:     466166
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     485847 HIT:      24749 MISS:     461098 MSHR_MERGE:      21335
cpu0->cpu0_L1D WRITE        ACCESS:    1191742 HIT:    1191742 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      38490 HIT:       1273 MISS:      37217 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:     486012 ISSUED:     485839 USEFUL:      91869 USELESS:     347930
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 48.21 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13512510 HIT:   13512510 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   13512510 HIT:   13512510 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   39375367 HIT:   27010159 MISS:   12365208 MSHR_MERGE:     173832
cpu0->cpu0_DTLB LOAD         ACCESS:   39375367 HIT:   27010159 MISS:   12365208 MSHR_MERGE:     173832
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.854 cycles
cpu0->LLC TOTAL        ACCESS:   13714793 HIT:    7344030 MISS:    6370763 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:   11799237 HIT:    7064222 MISS:    4735015 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    1854619 HIT:     240751 MISS:    1613868 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      37936 HIT:      37772 MISS:        164 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      23001 HIT:       1285 MISS:      21716 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.03 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      74297
  ROW_BUFFER_MISS:    6296302
  AVG DBUS CONGESTED CYCLE: 4.019
Channel 0 WQ ROW_BUFFER_HIT:       8201
  ROW_BUFFER_MISS:      29289
  FULL:          0
Channel 0 REFRESHES ISSUED:      90316

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       748641      3746886      4668026      3006927
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0         2523
  STLB miss resolved @ L2C                0            0            0            0        28054
  STLB miss resolved @ LLC                0            0            0            0         2567
  STLB miss resolved @ MEM                0            0            0            0        21250

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 22:10:00] END   suite=gap trace=pr-14 (rc=0)
