ARM GAS  /tmp/ccCfbOL5.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_enet.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c"
  18              		.section	.text.enet_delay,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	enet_delay:
  25              	.LVL0:
  26              	.LFB199:
   1:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
   2:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \file    gd32f4xx_enet.c
   3:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief   ENET driver
   4:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
   5:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
  10:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  11:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*
  12:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     Redistribution and use in source and binary forms, with or without modification,
  14:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** are permitted provided that the following conditions are met:
  15:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  16:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     1. Redistributions of source code must retain the above copyright notice, this
  17:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****        list of conditions and the following disclaimer.
  18:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  19:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****        this list of conditions and the following disclaimer in the documentation
  20:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****        and/or other materials provided with the distribution.
  21:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  22:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****        may be used to endorse or promote products derived from this software without
  23:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****        specific prior written permission.
  24:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  25:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  26:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  27:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  28:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  29:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  30:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  31:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  32:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
ARM GAS  /tmp/ccCfbOL5.s 			page 2


  33:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  34:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** OF SUCH DAMAGE.
  35:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
  36:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  37:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #include "gd32f4xx_enet.h"
  38:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  39:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #if defined   (__CC_ARM)                                    /*!< ARM compiler */
  40:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** __align(4)
  41:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  rxdesc_tab[ENET_RXBUF_NUM];        /*!< ENET RxDMA descriptor */
  42:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** __align(4)
  43:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  txdesc_tab[ENET_TXBUF_NUM];        /*!< ENET TxDMA descriptor */
  44:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** __align(4)
  45:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint8_t rx_buff[ENET_RXBUF_NUM][ENET_RXBUF_SIZE];           /*!< ENET receive buffer */
  46:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** __align(4)
  47:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint8_t tx_buff[ENET_TXBUF_NUM][ENET_TXBUF_SIZE];           /*!< ENET transmit buffer */
  48:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  49:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #elif defined ( __ICCARM__ )                                /*!< IAR compiler */
  50:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #pragma data_alignment=4
  51:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  rxdesc_tab[ENET_RXBUF_NUM];        /*!< ENET RxDMA descriptor */
  52:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #pragma data_alignment=4
  53:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  txdesc_tab[ENET_TXBUF_NUM];        /*!< ENET TxDMA descriptor */
  54:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #pragma data_alignment=4
  55:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint8_t rx_buff[ENET_RXBUF_NUM][ENET_RXBUF_SIZE];           /*!< ENET receive buffer */
  56:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #pragma data_alignment=4
  57:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint8_t tx_buff[ENET_TXBUF_NUM][ENET_TXBUF_SIZE];           /*!< ENET transmit buffer */
  58:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  59:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #elif defined (__GNUC__)        /* GNU Compiler */
  60:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  rxdesc_tab[ENET_RXBUF_NUM] __attribute__((aligned(4)));          /*!< ENET
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  txdesc_tab[ENET_TXBUF_NUM] __attribute__((aligned(4)));          /*!< ENET
  62:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint8_t rx_buff[ENET_RXBUF_NUM][ENET_RXBUF_SIZE] __attribute__((aligned(4)));             /*!< ENET
  63:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint8_t tx_buff[ENET_TXBUF_NUM][ENET_TXBUF_SIZE] __attribute__((aligned(4)));             /*!< ENET
  64:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  65:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #endif /* __CC_ARM */
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  67:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /* global transmit and receive descriptors pointers */
  68:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  *dma_current_txdesc;
  69:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  *dma_current_rxdesc;
  70:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  71:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /* structure pointer of ptp descriptor for normal mode */
  72:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  *dma_current_ptp_txdesc = NULL;
  73:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  *dma_current_ptp_rxdesc = NULL;
  74:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  75:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /* init structure parameters for ENET initialization */
  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** static enet_initpara_struct enet_initpara = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
  77:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** static uint32_t enet_unknow_err = 0U;
  78:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /* array of register offset for debug information get */
  79:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** static const uint16_t enet_reg_tab[] = {
  80:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     0x0000, 0x0004, 0x0008, 0x000C, 0x0010, 0x0014, 0x0018, 0x001C, 0x0028, 0x002C, 0x0034,
  81:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     0x0038, 0x003C, 0x0040, 0x0044, 0x0048, 0x004C, 0x0050, 0x0054, 0x0058, 0x005C, 0x1080,
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  83:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     0x0100, 0x0104, 0x0108, 0x010C, 0x0110, 0x014C, 0x0150, 0x0168, 0x0194, 0x0198, 0x01C4,
  84:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  85:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     0x0700, 0x0704, 0x0708, 0x070C, 0x0710, 0x0714, 0x0718, 0x071C, 0x0720, 0x0728, 0x072C,
  86:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  87:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     0x1000, 0x1004, 0x1008, 0x100C, 0x1010, 0x1014, 0x1018, 0x101C, 0x1020, 0x1024, 0x1048,
  88:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     0x104C, 0x1050, 0x1054
  89:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** };
ARM GAS  /tmp/ccCfbOL5.s 			page 3


  90:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  91:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /* initialize ENET peripheral with generally concerned parameters, call it by enet_init() */
  92:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** static void enet_default_init(void);
  93:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #ifdef USE_DELAY
  94:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /* user can provide more timing precise _ENET_DELAY_ function */
  95:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #define _ENET_DELAY_                              delay_ms
  96:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #else
  97:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /* insert a delay time */
  98:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** static void enet_delay(uint32_t ncount);
  99:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /* default _ENET_DELAY_ function with less precise timing */
 100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #define _ENET_DELAY_                              enet_delay
 101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #endif
 102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
 105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    deinitialize the ENET, and reset structure parameters for ENET initialization
 106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
 107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
 108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
 109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
 110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_deinit(void)
 111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     rcu_periph_reset_enable(RCU_ENETRST);
 113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     rcu_periph_reset_disable(RCU_ENETRST);
 114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara_reset();
 115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
 118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure the parameters which are usually less cared for initialization
 119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- this function must be called before enet_init(), otherwise
 120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 configuration will be no effect
 121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  option: different function option, which is related to several parameters, refer to
 122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        FORWARD_OPTION: choose to configure the frame forward related parameters
 124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        DMABUS_OPTION: choose to configure the DMA bus mode related parameters
 125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        DMA_MAXBURST_OPTION: choose to configure the DMA max burst related parameters
 126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        DMA_ARBITRATION_OPTION: choose to configure the DMA arbitration related parameter
 127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        STORE_OPTION: choose to configure the store forward mode related parameters
 128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        DMA_OPTION: choose to configure the DMA descriptor related parameters
 129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        VLAN_OPTION: choose to configure vlan related parameters
 130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        FLOWCTL_OPTION: choose to configure flow control related parameters
 131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        HASHH_OPTION: choose to configure hash high
 132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        HASHL_OPTION: choose to configure hash low
 133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        FILTER_OPTION: choose to configure frame filter related parameters
 134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        HALFDUPLEX_OPTION: choose to configure halfduplex mode related parameters
 135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        TIMER_OPTION: choose to configure time counter related parameters
 136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        INTERFRAMEGAP_OPTION: choose to configure the inter frame gap related parameters
 137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  para: the related parameters according to the option
 138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 all the related parameters should be configured which are shown as below
 139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       FORWARD_OPTION related parameters:
 140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_AUTO_PADCRC_DROP_ENABLE/ ENET_AUTO_PADCRC_DROP_DISABLE ;
 141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_TYPEFRAME_CRC_DROP_ENABLE/ ENET_TYPEFRAME_CRC_DROP_DISABLE ;
 142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_FORWARD_ERRFRAMES_ENABLE/ ENET_FORWARD_ERRFRAMES_DISABLE ;
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_FORWARD_UNDERSZ_GOODFRAMES_ENABLE/ ENET_FORWARD_UNDERSZ_GOODFRAMES_DI
 144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       DMABUS_OPTION related parameters:
 145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_ADDRESS_ALIGN_ENABLE/ ENET_ADDRESS_ALIGN_DISABLE ;
 146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_FIXED_BURST_ENABLE/ ENET_FIXED_BURST_DISABLE ;
ARM GAS  /tmp/ccCfbOL5.s 			page 4


 147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_MIXED_BURST_ENABLE/ ENET_MIXED_BURST_DISABLE ;
 148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       DMA_MAXBURST_OPTION related parameters:
 149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_RXDP_1BEAT/ ENET_RXDP_2BEAT/ ENET_RXDP_4BEAT/
 150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_RXDP_8BEAT/ ENET_RXDP_16BEAT/ ENET_RXDP_32BEAT/
 151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_RXDP_4xPGBL_4BEAT/ ENET_RXDP_4xPGBL_8BEAT/
 152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_RXDP_4xPGBL_16BEAT/ ENET_RXDP_4xPGBL_32BEAT/
 153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_RXDP_4xPGBL_64BEAT/ ENET_RXDP_4xPGBL_128BEAT ;
 154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_PGBL_1BEAT/ ENET_PGBL_2BEAT/ ENET_PGBL_4BEAT/
 155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_PGBL_8BEAT/ ENET_PGBL_16BEAT/ ENET_PGBL_32BEAT/
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_PGBL_4xPGBL_4BEAT/ ENET_PGBL_4xPGBL_8BEAT/
 157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_PGBL_4xPGBL_16BEAT/ ENET_PGBL_4xPGBL_32BEAT/
 158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_PGBL_4xPGBL_64BEAT/ ENET_PGBL_4xPGBL_128BEAT ;
 159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_RXTX_DIFFERENT_PGBL/ ENET_RXTX_SAME_PGBL ;
 160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       DMA_ARBITRATION_OPTION related parameters:
 161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_ARBITRATION_RXPRIORTX
 162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_ARBITRATION_RXTX_1_1/ ENET_ARBITRATION_RXTX_2_1/
 163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_ARBITRATION_RXTX_3_1/ ENET_ARBITRATION_RXTX_4_1/.
 164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       STORE_OPTION related parameters:
 165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_RX_MODE_STOREFORWARD/ ENET_RX_MODE_CUTTHROUGH ;
 166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_TX_MODE_STOREFORWARD/ ENET_TX_MODE_CUTTHROUGH ;
 167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_RX_THRESHOLD_64BYTES/ ENET_RX_THRESHOLD_32BYTES/
 168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_RX_THRESHOLD_96BYTES/ ENET_RX_THRESHOLD_128BYTES ;
 169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_TX_THRESHOLD_64BYTES/ ENET_TX_THRESHOLD_128BYTES/
 170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_TX_THRESHOLD_192BYTES/ ENET_TX_THRESHOLD_256BYTES/
 171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_TX_THRESHOLD_40BYTES/ ENET_TX_THRESHOLD_32BYTES/
 172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_TX_THRESHOLD_24BYTES/ ENET_TX_THRESHOLD_16BYTES .
 173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       DMA_OPTION related parameters:
 174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_FLUSH_RXFRAME_ENABLE/ ENET_FLUSH_RXFRAME_DISABLE ;
 175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_SECONDFRAME_OPT_ENABLE/ ENET_SECONDFRAME_OPT_DISABLE ;
 176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_ENHANCED_DESCRIPTOR/ ENET_NORMAL_DESCRIPTOR .
 177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       VLAN_OPTION related parameters:
 178:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_VLANTAGCOMPARISON_12BIT/ ENET_VLANTAGCOMPARISON_16BIT ;
 179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  MAC_VLT_VLTI(regval) .
 180:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       FLOWCTL_OPTION related parameters:
 181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  MAC_FCTL_PTM(regval) ;
 182:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_ZERO_QUANTA_PAUSE_ENABLE/ ENET_ZERO_QUANTA_PAUSE_DISABLE ;
 183:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_PAUSETIME_MINUS4/ ENET_PAUSETIME_MINUS28/
 184:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_PAUSETIME_MINUS144/ENET_PAUSETIME_MINUS256 ;
 185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_MAC0_AND_UNIQUE_ADDRESS_PAUSEDETECT/ ENET_UNIQUE_PAUSEDETECT ;
 186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_RX_FLOWCONTROL_ENABLE/ ENET_RX_FLOWCONTROL_DISABLE ;
 187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_TX_FLOWCONTROL_ENABLE/ ENET_TX_FLOWCONTROL_DISABLE ;
 188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_ACTIVE_THRESHOLD_256BYTES/ ENET_ACTIVE_THRESHOLD_512BYTES ;
 189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_ACTIVE_THRESHOLD_768BYTES/ ENET_ACTIVE_THRESHOLD_1024BYTES ;
 190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_ACTIVE_THRESHOLD_1280BYTES/ ENET_ACTIVE_THRESHOLD_1536BYTES ;
 191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_ACTIVE_THRESHOLD_1792BYTES ;
 192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_DEACTIVE_THRESHOLD_256BYTES/ ENET_DEACTIVE_THRESHOLD_512BYTES ;
 193:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_DEACTIVE_THRESHOLD_768BYTES/ ENET_DEACTIVE_THRESHOLD_1024BYTES ;
 194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_DEACTIVE_THRESHOLD_1280BYTES/ ENET_DEACTIVE_THRESHOLD_1536BYTES ;
 195:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_DEACTIVE_THRESHOLD_1792BYTES .
 196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       HASHH_OPTION related parameters:
 197:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  0x0~0xFFFF FFFFU
 198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       HASHL_OPTION related parameters:
 199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  0x0~0xFFFF FFFFU
 200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       FILTER_OPTION related parameters:
 201:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_SRC_FILTER_NORMAL_ENABLE/ ENET_SRC_FILTER_INVERSE_ENABLE/
 202:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_SRC_FILTER_DISABLE ;
 203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_DEST_FILTER_INVERSE_ENABLE/ ENET_DEST_FILTER_INVERSE_DISABLE ;
ARM GAS  /tmp/ccCfbOL5.s 			page 5


 204:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_MULTICAST_FILTER_HASH_OR_PERFECT/ ENET_MULTICAST_FILTER_HASH/
 205:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_MULTICAST_FILTER_PERFECT/ ENET_MULTICAST_FILTER_NONE ;
 206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_UNICAST_FILTER_EITHER/ ENET_UNICAST_FILTER_HASH/
 207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_UNICAST_FILTER_PERFECT ;
 208:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_PCFRM_PREVENT_ALL/ ENET_PCFRM_PREVENT_PAUSEFRAME/
 209:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_PCFRM_FORWARD_ALL/ ENET_PCFRM_FORWARD_FILTERED .
 210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       HALFDUPLEX_OPTION related parameters:
 211:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_CARRIERSENSE_ENABLE/ ENET_CARRIERSENSE_DISABLE ;
 212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_RECEIVEOWN_ENABLE/ ENET_RECEIVEOWN_DISABLE ;
 213:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_RETRYTRANSMISSION_ENABLE/ ENET_RETRYTRANSMISSION_DISABLE ;
 214:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_BACKOFFLIMIT_10/ ENET_BACKOFFLIMIT_8/
 215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_BACKOFFLIMIT_4/ ENET_BACKOFFLIMIT_1 ;
 216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_DEFERRALCHECK_ENABLE/ ENET_DEFERRALCHECK_DISABLE .
 217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       TIMER_OPTION related parameters:
 218:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_WATCHDOG_ENABLE/ ENET_WATCHDOG_DISABLE ;
 219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_JABBER_ENABLE/ ENET_JABBER_DISABLE ;
 220:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       INTERFRAMEGAP_OPTION related parameters:
 221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_INTERFRAMEGAP_96BIT/ ENET_INTERFRAMEGAP_88BIT/
 222:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_INTERFRAMEGAP_80BIT/ ENET_INTERFRAMEGAP_72BIT/
 223:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_INTERFRAMEGAP_64BIT/ ENET_INTERFRAMEGAP_56BIT/
 224:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_INTERFRAMEGAP_48BIT/ ENET_INTERFRAMEGAP_40BIT .
 225:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
 226:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
 227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
 228:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_initpara_config(enet_option_enum option, uint32_t para)
 229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     switch(option) {
 231:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure forward_frame, and save the configuration parameters */
 233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)FORWARD_OPTION;
 234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.forward_frame = para;
 235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case DMABUS_OPTION:
 237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure dmabus_mode, and save the configuration parameters */
 238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)DMABUS_OPTION;
 239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dmabus_mode = para;
 240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 241:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case DMA_MAXBURST_OPTION:
 242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure dma_maxburst, and save the configuration parameters */
 243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)DMA_MAXBURST_OPTION;
 244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dma_maxburst = para;
 245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case DMA_ARBITRATION_OPTION:
 247:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure dma_arbitration, and save the configuration parameters */
 248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)DMA_ARBITRATION_OPTION;
 249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dma_arbitration = para;
 250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case STORE_OPTION:
 252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure store_forward_mode, and save the configuration parameters */
 253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)STORE_OPTION;
 254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.store_forward_mode = para;
 255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case DMA_OPTION:
 257:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure dma_function, and save the configuration parameters */
 258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)DMA_OPTION;
 259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 260:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #ifndef SELECT_DESCRIPTORS_ENHANCED_MODE
ARM GAS  /tmp/ccCfbOL5.s 			page 6


 261:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         para &= ~ENET_ENHANCED_DESCRIPTOR;
 262:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #endif /* SELECT_DESCRIPTORS_ENHANCED_MODE */
 263:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 264:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dma_function = para;
 265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 266:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case VLAN_OPTION:
 267:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure vlan_config, and save the configuration parameters */
 268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)VLAN_OPTION;
 269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.vlan_config = para;
 270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 271:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FLOWCTL_OPTION:
 272:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure flow_control, and save the configuration parameters */
 273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)FLOWCTL_OPTION;
 274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.flow_control = para;
 275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case HASHH_OPTION:
 277:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure hashtable_high, and save the configuration parameters */
 278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)HASHH_OPTION;
 279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_high = para;
 280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 281:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case HASHL_OPTION:
 282:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure hashtable_low, and save the configuration parameters */
 283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)HASHL_OPTION;
 284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_low = para;
 285:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 286:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FILTER_OPTION:
 287:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure framesfilter_mode, and save the configuration parameters */
 288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)FILTER_OPTION;
 289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.framesfilter_mode = para;
 290:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 291:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case HALFDUPLEX_OPTION:
 292:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure halfduplex_param, and save the configuration parameters */
 293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)HALFDUPLEX_OPTION;
 294:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.halfduplex_param = para;
 295:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case TIMER_OPTION:
 297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure timer_config, and save the configuration parameters */
 298:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)TIMER_OPTION;
 299:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.timer_config = para;
 300:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 301:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case INTERFRAMEGAP_OPTION:
 302:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure interframegap, and save the configuration parameters */
 303:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)INTERFRAMEGAP_OPTION;
 304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.interframegap = para;
 305:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 306:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     default:
 307:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 308:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 309:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 310:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 311:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
 312:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    initialize ENET peripheral with generally concerned parameters and the less cared
 313:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 parameters
 314:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  mediamode: PHY mode and mac loopback configurations, refer to enet_mediamode_enum
 315:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 316:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTO_NEGOTIATION: PHY auto negotiation
 317:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_100M_FULLDUPLEX: 100Mbit/s, full-duplex
ARM GAS  /tmp/ccCfbOL5.s 			page 7


 318:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_100M_HALFDUPLEX: 100Mbit/s, half-duplex
 319:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_10M_FULLDUPLEX: 10Mbit/s, full-duplex
 320:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_10M_HALFDUPLEX: 10Mbit/s, half-duplex
 321:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_LOOPBACKMODE: MAC in loopback mode at the MII
 322:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  checksum: IP frame checksum offload function, refer to enet_mediamode_enum
 323:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 324:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_NO_AUTOCHECKSUM: disable IP frame checksum function
 325:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTOCHECKSUM_DROP_FAILFRAMES: enable IP frame checksum function
 326:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTOCHECKSUM_ACCEPT_FAILFRAMES: enable IP frame checksum function, and the r
 327:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                                                        with only payload error but no other errors 
 328:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  recept: frame filter function, refer to enet_frmrecept_enum
 329:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 330:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PROMISCUOUS_MODE: promiscuous mode enabled
 331:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RECEIVEALL: all received frame are forwarded to application
 332:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_BROADCAST_FRAMES_PASS: the address filters pass all received broadcast frame
 333:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_BROADCAST_FRAMES_DROP: the address filters filter all incoming broadcast fra
 334:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
 335:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
 336:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
 337:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_init(enet_mediamode_enum mediamode, enet_chksumconf_enum checksum, enet_frmrecept_en
 338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 339:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg_value = 0U, reg_temp = 0U, temp = 0U;
 340:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t media_temp = 0U;
 341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t phy_value = 0U;
 343:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR, enet_state = ERROR;
 344:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 345:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* PHY interface configuration, configure SMI clock and reset PHY chip */
 346:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ERROR == enet_phy_config()) {
 347:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_RESETDELAY);
 348:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(ERROR == enet_phy_config()) {
 349:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 350:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 351:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 352:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* initialize ENET peripheral with generally concerned parameters */
 353:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_default_init();
 354:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 355:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* 1st, configure mediamode */
 356:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     media_temp = (uint32_t)mediamode;
 357:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if is PHY auto negotiation */
 358:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)ENET_AUTO_NEGOTIATION == media_temp) {
 359:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* wait for PHY_LINKED_STATUS bit be set */
 360:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         do {
 361:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BSR, &phy_value);
 362:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             phy_value &= PHY_LINKED_STATUS;
 363:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 364:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < PHY_READ_TO));
 365:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 366:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(PHY_READ_TO == timeout) {
 367:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 368:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 369:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* reset timeout counter */
 370:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout = 0U;
 371:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 372:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* enable auto-negotiation */
 373:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_value = PHY_AUTONEGOTIATION;
 374:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
ARM GAS  /tmp/ccCfbOL5.s 			page 8


 375:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 376:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 377:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 380:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* wait for the PHY_AUTONEGO_COMPLETE bit be set */
 381:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         do {
 382:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BSR, &phy_value);
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             phy_value &= PHY_AUTONEGO_COMPLETE;
 384:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 385:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < (uint32_t)PHY_READ_TO));
 386:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 387:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(PHY_READ_TO == timeout) {
 388:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 389:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 390:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* reset timeout counter */
 391:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout = 0U;
 392:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 393:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* read the result of the auto-negotiation */
 394:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_SR, &phy_value);
 395:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure the duplex mode of MAC following the auto-negotiation result */
 396:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint16_t)RESET != (phy_value & PHY_DUPLEX_STATUS)) {
 397:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_FULLDUPLEX;
 398:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 399:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_HALFDUPLEX;
 400:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 401:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure the communication speed of MAC following the auto-negotiation result */
 402:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint16_t)RESET != (phy_value & PHY_SPEED_STATUS)) {
 403:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp |= ENET_SPEEDMODE_10M;
 404:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 405:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp |= ENET_SPEEDMODE_100M;
 406:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 407:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_value = (uint16_t)((media_temp & ENET_MAC_CFG_DPM) >> 3);
 409:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_value |= (uint16_t)((media_temp & ENET_MAC_CFG_SPD) >> 1);
 410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 411:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 412:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 413:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 414:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 415:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* PHY configuration need some time */
 416:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_CONFIGDELAY);
 417:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 418:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* after configuring the PHY, use mediamode to configure registers */
 419:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value = ENET_MAC_CFG;
 420:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_CFG register */
 421:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= (~(ENET_MAC_CFG_SPD | ENET_MAC_CFG_DPM | ENET_MAC_CFG_LBM));
 422:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= media_temp;
 423:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG = reg_value;
 424:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 425:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 426:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* 2st, configure checksum */
 427:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != ((uint32_t)checksum & ENET_CHECKSUMOFFLOAD_ENABLE)) {
 428:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG |= ENET_CHECKSUMOFFLOAD_ENABLE;
 429:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 430:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_CTL;
 431:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
ARM GAS  /tmp/ccCfbOL5.s 			page 9


 432:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~ENET_DMA_CTL_DTCERFD;
 433:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= ((uint32_t)checksum & ENET_DMA_CTL_DTCERFD);
 434:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 435:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 436:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 437:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* 3rd, configure recept */
 438:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF |= (uint32_t)recept;
 439:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 440:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* 4th, configure different function options */
 441:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure forward_frame related registers */
 442:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)FORWARD_OPTION)) {
 443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.forward_frame;
 444:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 445:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_CFG;
 446:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 447:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 448:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= (~(ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD));
 449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD);
 450:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 451:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 452:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 453:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_CTL;
 454:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 456:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= (~(ENET_DMA_CTL_FERF | ENET_DMA_CTL_FUF));
 457:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= ((ENET_DMA_CTL_FERF | ENET_DMA_CTL_FUF) << 2);
 458:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= (temp >> 2);
 459:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 460:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 461:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 462:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure dmabus_mode related registers */
 463:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)DMABUS_OPTION)) {
 464:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dmabus_mode;
 465:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_BCTL;
 467:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_DMA_BCTL_AA | ENET_DMA_BCTL_FB \
 469:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_DMA_BCTL_FPBL | ENET_DMA_BCTL_MB);
 470:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 471:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 472:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 473:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 474:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure dma_maxburst related registers */
 475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)DMA_MAXBURST_OPTION)) {
 476:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_maxburst;
 477:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_BCTL;
 479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 480:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_DMA_BCTL_RXDP | ENET_DMA_BCTL_PGBL | ENET_DMA_BCTL_UIP);
 481:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 483:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 484:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 485:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure dma_arbitration related registers */
 486:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)DMA_ARBITRATION_OPTION)) {
 487:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_arbitration;
 488:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccCfbOL5.s 			page 10


 489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_BCTL;
 490:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 491:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_DMA_BCTL_RTPR | ENET_DMA_BCTL_DAB);
 492:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 493:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 494:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 495:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure store_forward_mode related registers */
 497:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)STORE_OPTION)) {
 498:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.store_forward_mode;
 499:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_CTL;
 501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_DMA_CTL_RSFD | ENET_DMA_CTL_TSFD | ENET_DMA_CTL_RTHC | ENET_DMA_CTL_TTH
 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 505:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 506:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 507:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure dma_function related registers */
 508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)DMA_OPTION)) {
 509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.dma_function;
 510:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 511:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_CTL;
 512:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 513:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 514:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= (~(ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF));
 515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= (ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF);
 516:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 517:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 518:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 519:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_BCTL;
 520:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 521:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 522:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= (~ENET_DMA_BCTL_DFM);
 523:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= ENET_DMA_BCTL_DFM;
 524:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 525:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 526:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 527:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 528:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure vlan_config related registers */
 529:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)VLAN_OPTION)) {
 530:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.vlan_config;
 531:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 532:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_VLT;
 533:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_VLT register */
 534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_VLT_VLTI | ENET_MAC_VLT_VLTC);
 535:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 536:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_VLT = reg_value;
 537:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 538:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 539:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure flow_control related registers */
 540:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)FLOWCTL_OPTION)) {
 541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.flow_control;
 542:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 543:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_FCTL;
 544:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 545:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FCTL register */
ARM GAS  /tmp/ccCfbOL5.s 			page 11


 546:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_FCTL_PTM | ENET_MAC_FCTL_DZQP | ENET_MAC_FCTL_PLTS \
 547:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_FCTL_PTM | ENET_MAC_FCTL_DZQP | ENET_MAC_FCTL_PLTS \
 549:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 550:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 551:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL = reg_value;
 552:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 553:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_FCTH;
 554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 555:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FCTH register */
 556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_FCTH_RFA | ENET_MAC_FCTH_RFD);
 557:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= ((ENET_MAC_FCTH_RFA | ENET_MAC_FCTH_RFD) << 8);
 558:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= (temp >> 8);
 559:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 560:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 561:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 562:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure hashtable_high related registers */
 563:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)HASHH_OPTION)) {
 564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_HLH = enet_initpara.hashtable_high;
 565:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 566:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 567:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure hashtable_low related registers */
 568:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)HASHL_OPTION)) {
 569:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_HLL = enet_initpara.hashtable_low;
 570:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 571:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 572:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure framesfilter_mode related registers */
 573:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)FILTER_OPTION)) {
 574:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.framesfilter_mode;
 575:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 576:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_FRMF;
 577:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FRMF register */
 578:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_FRMF_SAFLT | ENET_MAC_FRMF_SAIFLT | ENET_MAC_FRMF_DAIFLT \
 579:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HMF | ENET_MAC_FRMF_HPFLT | ENET_MAC_FRMF_MFD \
 580:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HUF | ENET_MAC_FRMF_PCFRM);
 581:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 582:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FRMF = reg_value;
 583:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 584:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 585:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure halfduplex_param related registers */
 586:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)HALFDUPLEX_OPTION)) {
 587:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.halfduplex_param;
 588:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 589:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_CFG;
 590:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 591:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_CFG_CSD | ENET_MAC_CFG_ROD | ENET_MAC_CFG_RTD \
 592:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_CFG_BOL | ENET_MAC_CFG_DFC);
 593:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 594:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 595:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 596:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 597:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure timer_config related registers */
 598:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)TIMER_OPTION)) {
 599:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.timer_config;
 600:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 601:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_CFG;
 602:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
ARM GAS  /tmp/ccCfbOL5.s 			page 12


 603:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_CFG_WDD | ENET_MAC_CFG_JBD);
 604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 605:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 606:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 607:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 608:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure interframegap related registers */
 609:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)INTERFRAMEGAP_OPTION)) {
 610:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.interframegap;
 611:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_CFG;
 613:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~ENET_MAC_CFG_IGBS;
 615:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 617:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 618:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 619:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_state = SUCCESS;
 620:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return enet_state;
 621:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 622:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 623:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
 624:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    reset all core internal registers located in CLK_TX and CLK_RX
 625:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
 626:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
 627:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
 628:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
 629:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_software_reset(void)
 630:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 631:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 632:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 633:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t dma_flag;
 634:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* reset all core internal registers located in CLK_TX and CLK_RX */
 636:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= ENET_DMA_BCTL_SWR;
 637:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 638:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* wait for reset operation complete */
 639:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     do {
 640:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_flag = (ENET_DMA_BCTL & ENET_DMA_BCTL_SWR);
 641:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
 642:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } while((RESET != dma_flag) && (ENET_DELAY_TO != timeout));
 643:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 644:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* reset operation complete */
 645:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET == (ENET_DMA_BCTL & ENET_DMA_BCTL_SWR)) {
 646:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 647:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 648:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return enet_state;
 650:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 651:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 652:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
 653:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    check receive frame valid and return frame size
 654:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
 655:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
 656:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     size of received frame: 0x0 - 0x3FFF
 657:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
 658:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint32_t enet_rxframe_size_get(void)
 659:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
ARM GAS  /tmp/ccCfbOL5.s 			page 13


 660:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t size = 0U;
 661:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t status;
 662:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 663:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* get rdes0 information of current RxDMA descriptor */
 664:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     status = dma_current_rxdesc->status;
 665:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 666:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if the desciptor is owned by DMA */
 667:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (status & ENET_RDES0_DAV)) {
 668:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return 0U;
 669:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 670:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 671:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if has any error, or the frame uses two or more descriptors */
 672:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((((uint32_t)RESET) != (status & ENET_RDES0_ERRS)) ||
 673:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_LDES)) ||
 674:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_FDES))) {
 675:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* drop current receive frame */
 676:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_rxframe_drop();
 677:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 678:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return 1U;
 679:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 680:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #ifdef SELECT_DESCRIPTORS_ENHANCED_MODE
 681:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if is an ethernet-type frame, and IP frame payload error occurred */
 682:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_FRMT) &&
 683:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             ((uint32_t)RESET) != (dma_current_rxdesc->extended_status & ENET_RDES4_IPPLDERR)) {
 684:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* drop current receive frame */
 685:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_rxframe_drop();
 686:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 687:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return 1U;
 688:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 689:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #else
 690:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if is an ethernet-type frame, and IP frame payload error occurred */
 691:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((((uint32_t)RESET) != (status & ENET_RDES0_FRMT)) &&
 692:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_PCERR))) {
 693:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* drop current receive frame */
 694:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_rxframe_drop();
 695:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 696:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return 1U;
 697:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 698:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #endif
 699:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if CPU owns current descriptor, no error occured, the frame uses only one descriptor */
 700:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((((uint32_t)RESET) == (status & ENET_RDES0_DAV)) &&
 701:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_ERRS)) &&
 702:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_LDES)) &&
 703:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_FDES))) {
 704:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the size of the received data including CRC */
 705:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         size = GET_RDES0_FRML(status);
 706:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* substract the CRC size */
 707:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         size = size - 4U;
 708:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 709:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if is a type frame, and CRC is not included in forwarding frame */
 710:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (status & ENET_RDES0_FRMT))) 
 711:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = size + 4U;
 712:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 713:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 714:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_unknow_err++;
 715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_rxframe_drop();
 716:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccCfbOL5.s 			page 14


 717:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return 1U;
 718:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 719:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 720:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* return packet size */
 721:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return size;
 722:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 723:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 724:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
 725:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in chain mode
 726:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
 727:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 728:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
 729:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
 730:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
 731:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
 732:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
 733:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_descriptors_chain_init(enet_dmadirection_enum direction)
 734:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 735:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 736:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 737:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 738:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 739:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 740:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
 741:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
 742:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 743:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
 744:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 745:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 746:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 747:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 748:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select chain mode */
 749:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TCHM;
 750:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 751:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
 752:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
 753:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 754:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 755:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
 756:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
 757:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
 758:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 759:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 760:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 761:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 762:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* enable receiving */
 763:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
 764:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 765:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RDES1_RCHM | (uint32_t)ENET_RXBUF_SIZE;
 766:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 767:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
 768:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
 769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 770:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_ptp_rxdesc = NULL;
 772:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 773:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccCfbOL5.s 			page 15


 774:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
 775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
 776:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
 778:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 779:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure descriptors */
 780:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
 781:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 783:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 784:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if is not the last descriptor */
 785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(num < (count - 1U)) {
 786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 787:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)(desc_tab + num + 1U);
 788:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 789:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* when it is the last descriptor, the next descriptor address
 790:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             equals to first descriptor address in descriptor table */
 791:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t) desc_tab;
 792:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 793:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 795:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 796:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
 797:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in ring mode
 798:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
 799:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 800:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
 801:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
 802:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
 803:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
 804:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
 805:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_descriptors_ring_init(enet_dmadirection_enum direction)
 806:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 807:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 809:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
 810:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc_tab;
 811:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 812:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 813:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure descriptor skip length */
 814:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DPSL;
 815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 816:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 817:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
 818:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
 819:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 820:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
 821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 822:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 824:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 825:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
 826:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 828:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 829:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
 830:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
ARM GAS  /tmp/ccCfbOL5.s 			page 16


 831:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
 832:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 833:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 834:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 835:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 836:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* enable receiving */
 837:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
 838:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* set buffer1 size */
 839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RXBUF_SIZE;
 840:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 841:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
 842:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
 843:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 844:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_ptp_rxdesc = NULL;
 846:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 847:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 848:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
 850:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 851:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
 852:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 853:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure descriptors */
 854:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
 855:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 856:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* when it is the last descriptor */
 859:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(num == (count - 1U)) {
 860:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 desc->status |= ENET_TDES0_TERM;
 863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
 864:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure receive end of ring mode */
 865:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 desc->control_buffer_size |= ENET_RDES1_RERM;
 866:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 867:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 868:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 869:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 870:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 871:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
 872:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    handle current received frame data to application buffer
 873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  bufsize: the size of buffer which is the parameter in function
 874:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] buffer: pointer to the received frame data
 875:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
 876:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
 877:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
 878:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_frame_receive(uint8_t *buffer, uint32_t bufsize)
 879:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 880:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 881:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 882:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
 883:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_DAV)) {
 884:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 885:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 886:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 887:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccCfbOL5.s 			page 17


 888:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has copied data in application */
 889:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
 890:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 891:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((((uint32_t)RESET) == (dma_current_rxdesc->status & ENET_RDES0_ERRS)) &&
 892:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 893:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
 894:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* get the frame length except CRC */
 895:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = GET_RDES0_FRML(dma_current_rxdesc->status);
 896:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = size - 4U;
 897:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 898:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
 899:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (dma_current_rxdesc->stat
 900:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 901:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 902:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 903:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* to avoid situation that the frame size exceeds the buffer length */
 904:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(size > bufsize) {
 905:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 return ERROR;
 906:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 907:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 908:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* copy data from Rx buffer to application buffer */
 909:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             for(offset = 0U; offset < size; offset++) {
 910:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 911:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 912:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 913:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 914:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* return ERROR */
 915:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return ERROR;
 916:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 917:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 918:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
 919:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->status = ENET_RDES0_DAV;
 920:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 921:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* check Rx buffer unavailable flag status */
 922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (ENET_DMA_STAT & ENET_DMA_STAT_RBU)) {
 923:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 924:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = ENET_DMA_STAT_RBU;
 925:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 926:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RPEN = 0U;
 927:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 928:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 929:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* update the current RxDMA descriptor pointer to the next decriptor in RxDMA decriptor table *
 930:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* chained mode */
 931:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RCHM)) {
 932:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
 933:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 934:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ring mode */
 935:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RERM)) {
 936:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 937:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(ENET_DMA_RDTADDR);
 938:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 939:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
 940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_rxdesc
 941:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 942:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 943:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 944:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return SUCCESS;
ARM GAS  /tmp/ccCfbOL5.s 			page 18


 945:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 946:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 947:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
 948:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    handle application buffer data to transmit it
 949:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  buffer: pointer to the frame data to be transmitted,
 950:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should handle the data in application by himself
 951:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  length: the length of frame data to be transmitted
 952:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
 953:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
 954:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
 955:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_frame_transmit(uint8_t *buffer, uint32_t length)
 956:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 957:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U;
 958:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag;
 959:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 960:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
 961:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_DAV)) {
 962:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 963:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 964:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 965:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* only frame length no more than ENET_MAX_FRAME_SIZE is allowed */
 966:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(length > ENET_MAX_FRAME_SIZE) {
 967:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 968:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 969:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 970:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has handled data in application */
 971:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
 972:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
 973:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         for(offset = 0U; offset < length; offset++) {
 974:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 975:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 976:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 977:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 978:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the frame length */
 979:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->control_buffer_size = length;
 980:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 981:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_LSG | ENET_TDES0_FSG;
 982:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
 983:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_DAV;
 984:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 985:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* check Tx buffer unavailable flag status */
 986:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tbu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TBU);
 987:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 988:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 989:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((RESET != dma_tbu_flag) || (RESET != dma_tu_flag)) {
 990:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 991:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = (dma_tbu_flag | dma_tu_flag);
 992:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 993:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
 994:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 995:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 996:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* update the current TxDMA descriptor pointer to the next decriptor in TxDMA decriptor table*/
 997:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* chained mode */
 998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TCHM)) {
 999:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
1000:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
1001:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ring mode */
ARM GAS  /tmp/ccCfbOL5.s 			page 19


1002:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TERM)) {
1003:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
1004:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(ENET_DMA_TDTADDR);
1005:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
1006:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
1007:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_txdesc
1008:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
1009:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1010:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1011:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return SUCCESS;
1012:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1013:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1014:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1015:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure the transmit IP frame checksum offload calculation and insertion
1016:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to configure, refer to enet_descripto
1017:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  checksum: IP frame checksum configuration
1018:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1019:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_CHECKSUM_DISABLE: checksum insertion disabled
1020:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_CHECKSUM_IPV4HEADER: only IP header checksum calculation and insertion are e
1021:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_CHECKSUM_TCPUDPICMP_SEGMENT: TCP/UDP/ICMP checksum insertion calculated but 
1022:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_CHECKSUM_TCPUDPICMP_FULL: TCP/UDP/ICMP checksum insertion fully calculated
1023:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1024:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1025:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1026:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_transmit_checksum_config(enet_descriptors_struct *desc, uint32_t checksum)
1027:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1028:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->status &= ~ENET_TDES0_CM;
1029:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->status |= checksum;
1030:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1031:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1032:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1033:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    ENET Tx and Rx function enable (include MAC and DMA module)
1034:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1035:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1036:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1037:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1038:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_enable(void)
1039:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1040:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_tx_enable();
1041:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_rx_enable();
1042:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1043:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1044:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1045:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    ENET Tx and Rx function disable (include MAC and DMA module)
1046:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1047:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1048:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1049:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1050:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_disable(void)
1051:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1052:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_tx_disable();
1053:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_rx_disable();
1054:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1055:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1056:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1057:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure MAC address
1058:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be set, refer to enet_macaddress_enum
ARM GAS  /tmp/ccCfbOL5.s 			page 20


1059:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1060:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS0: set MAC address 0 filter
1061:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: set MAC address 1 filter
1062:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: set MAC address 2 filter
1063:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: set MAC address 3 filter
1064:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  paddr: the buffer pointer which stores the MAC address
1065:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                   (little-ending store, such as MAC address is aa:bb:cc:dd:ee:22, the buffer is {22
1066:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1067:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1068:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1069:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_mac_address_set(enet_macaddress_enum mac_addr, uint8_t paddr[])
1070:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1071:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRH(paddr);
1072:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRL_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRL(paddr);
1073:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1074:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1075:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1076:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get MAC address
1077:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be get, refer to enet_macaddress_enum
1078:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1079:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS0: get MAC address 0 filter
1080:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: get MAC address 1 filter
1081:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: get MAC address 2 filter
1082:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: get MAC address 3 filter
1083:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] paddr: the buffer pointer which is stored the MAC address
1084:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                   (little-ending store, such as mac address is aa:bb:cc:dd:ee:22, the buffer is {22
1085:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1086:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1087:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_mac_address_get(enet_macaddress_enum mac_addr, uint8_t paddr[])
1088:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1089:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[0] = ENET_GET_MACADDR(mac_addr, 0U);
1090:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[1] = ENET_GET_MACADDR(mac_addr, 1U);
1091:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[2] = ENET_GET_MACADDR(mac_addr, 2U);
1092:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[3] = ENET_GET_MACADDR(mac_addr, 3U);
1093:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[4] = ENET_GET_MACADDR(mac_addr, 4U);
1094:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[5] = ENET_GET_MACADDR(mac_addr, 5U);
1095:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1096:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1097:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1098:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get the ENET MAC/MSC/PTP/DMA status flag
1099:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  enet_flag: ENET status flag, refer to enet_flag_enum,
1100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_MPKR: magic packet received flag
1102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_WUFR: wakeup frame received flag
1103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_FLOWCONTROL: flow control status flag
1104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_WUM: WUM status flag
1105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_MSC: MSC status flag
1106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_MSCR: MSC receive status flag
1107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_MSCT: MSC transmit status flag
1108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_TMST: time stamp trigger status flag
1109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FLAG_TSSCO: timestamp second counter overflow flag
1110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FLAG_TTM: target time match flag
1111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_RFCE: received frames CRC error flag
1112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_RFAE: received frames alignment error flag
1113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_RGUF: received good unicast frames flag
1114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_TGFSC: transmitted good frames single collision flag
1115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_TGFMSC: transmitted good frames more single collision flag
ARM GAS  /tmp/ccCfbOL5.s 			page 21


1116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_TGF: transmitted good frames flag
1117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TS: transmit status flag
1118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TPS: transmit process stopped status flag
1119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TBU: transmit buffer unavailable status flag
1120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TJT: transmit jabber timeout status flag
1121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RO: receive overflow status flag
1122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TU: transmit underflow status flag
1123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RS: receive status flag
1124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RBU: receive buffer unavailable status flag
1125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RPS: receive process stopped status flag
1126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RWT: receive watchdog timeout status flag
1127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_ET: early transmit status flag
1128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_FBE: fatal bus error status flag
1129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_ER: early receive status flag
1130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_AI: abnormal interrupt summary flag
1131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_NI: normal interrupt summary flag
1132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_EB_DMA_ERROR: DMA error flag
1133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_EB_TRANSFER_ERROR: transfer error flag
1134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_EB_ACCESS_ERROR: access error flag
1135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_MSC: MSC status flag
1136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_WUM: WUM status flag
1137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TST: timestamp trigger status flag
1138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     FlagStatus: SET or RESET
1140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** FlagStatus enet_flag_get(enet_flag_enum enet_flag)
1142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (ENET_REG_VAL(enet_flag) & BIT(ENET_BIT_POS(enet_flag)))) {
1144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return SET;
1145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
1146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return RESET;
1147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    clear the ENET DMA status flag
1152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  enet_flag: ENET DMA flag clear, refer to enet_flag_clear_enum
1153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TS_CLR: transmit status flag clear
1155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TPS_CLR: transmit process stopped status flag clear
1156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TBU_CLR: transmit buffer unavailable status flag clear
1157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TJT_CLR: transmit jabber timeout status flag clear
1158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RO_CLR: receive overflow status flag clear
1159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TU_CLR: transmit underflow status flag clear
1160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RS_CLR: receive status flag clear
1161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RBU_CLR: receive buffer unavailable status flag clear
1162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RPS_CLR: receive process stopped status flag clear
1163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RWT_CLR: receive watchdog timeout status flag clear
1164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_ET_CLR: early transmit status flag clear
1165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_FBE_CLR: fatal bus error status flag clear
1166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_ER_CLR: early receive status flag clear
1167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_AI_CLR: abnormal interrupt summary flag clear
1168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_NI_CLR: normal interrupt summary flag clear
1169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_flag_clear(enet_flag_clear_enum enet_flag)
ARM GAS  /tmp/ccCfbOL5.s 			page 22


1173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* write 1 to the corresponding bit in ENET_DMA_STAT, to clear it */
1175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_REG_VAL(enet_flag) = BIT(ENET_BIT_POS(enet_flag));
1176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1178:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    enable ENET MAC/MSC/DMA interrupt
1180:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  enet_int: ENET interrupt,, refer to enet_int_enum
1181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1182:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_WUMIM: WUM interrupt mask
1183:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_TMSTIM: timestamp trigger interrupt mask
1184:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RFCEIM: received frame CRC error interrupt mask
1185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RFAEIM: received frames alignment error interrupt mask
1186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RGUFIM: received good unicast frames interrupt mask
1187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFSCIM: transmitted good frames single collision interrupt mask
1188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFMSCIM: transmitted good frames more single collision interrupt ma
1189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFIM: transmitted good frames interrupt mask
1190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TIE: transmit interrupt enable
1191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TPSIE: transmit process stopped interrupt enable
1192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TBUIE: transmit buffer unavailable interrupt enable
1193:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TJTIE: transmit jabber timeout interrupt enable
1194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ROIE: receive overflow interrupt enable
1195:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TUIE: transmit underflow interrupt enable
1196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RIE: receive interrupt enable
1197:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RBUIE: receive buffer unavailable interrupt enable
1198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RPSIE: receive process stopped interrupt enable
1199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RWTIE: receive watchdog timeout interrupt enable
1200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ETIE: early transmit interrupt enable
1201:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FBEIE: fatal bus error interrupt enable
1202:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ERIE: early receive interrupt enable
1203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_AIE: abnormal interrupt summary enable
1204:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_NIE: normal interrupt summary enable
1205:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1208:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_interrupt_enable(enet_int_enum enet_int)
1209:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(DMA_INTEN_REG_OFFSET == ((uint32_t)enet_int >> 6)) {
1211:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
1212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_REG_VAL(enet_int) |= BIT(ENET_BIT_POS(enet_int));
1213:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
1214:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* other INTMSK register interrupt */
1215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_REG_VAL(enet_int) &= ~BIT(ENET_BIT_POS(enet_int));
1216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1218:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1220:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable ENET MAC/MSC/DMA interrupt
1221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  enet_int: ENET interrupt, refer to enet_int_enum
1222:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1223:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_WUMIM: WUM interrupt mask
1224:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_TMSTIM: timestamp trigger interrupt mask
1225:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RFCEIM: received frame CRC error interrupt mask
1226:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RFAEIM: received frames alignment error interrupt mask
1227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RGUFIM: received good unicast frames interrupt mask
1228:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFSCIM: transmitted good frames single collision interrupt mask
1229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFMSCIM: transmitted good frames more single collision interrupt ma
ARM GAS  /tmp/ccCfbOL5.s 			page 23


1230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFIM: transmitted good frames interrupt mask
1231:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TIE: transmit interrupt enable
1232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TPSIE: transmit process stopped interrupt enable
1233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TBUIE: transmit buffer unavailable interrupt enable
1234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TJTIE: transmit jabber timeout interrupt enable
1235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ROIE: receive overflow interrupt enable
1236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TUIE: transmit underflow interrupt enable
1237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RIE: receive interrupt enable
1238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RBUIE: receive buffer unavailable interrupt enable
1239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RPSIE: receive process stopped interrupt enable
1240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RWTIE: receive watchdog timeout interrupt enable
1241:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ETIE: early transmit interrupt enable
1242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FBEIE: fatal bus error interrupt enable
1243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ERIE: early receive interrupt enable
1244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_AIE: abnormal interrupt summary enable
1245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_NIE: normal interrupt summary enable
1246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1247:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_interrupt_disable(enet_int_enum enet_int)
1250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(DMA_INTEN_REG_OFFSET == ((uint32_t)enet_int >> 6)) {
1252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
1253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_REG_VAL(enet_int) &= ~BIT(ENET_BIT_POS(enet_int));
1254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
1255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* other INTMSK register interrupt */
1256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_REG_VAL(enet_int) |= BIT(ENET_BIT_POS(enet_int));
1257:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1260:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1261:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get ENET MAC/MSC/DMA interrupt flag
1262:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  int_flag: ENET interrupt flag, refer to enet_int_flag_enum
1263:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1264:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_WUM: WUM status flag
1265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_MSC: MSC status flag
1266:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_MSCR: MSC receive status flag
1267:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_MSCT: MSC transmit status flag
1268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_TMST: time stamp trigger status flag
1269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_RFCE: received frames CRC error flag
1270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_RFAE: received frames alignment error flag
1271:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_RGUF: received good unicast frames flag
1272:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_TGFSC: transmitted good frames single collision flag
1273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_TGFMSC: transmitted good frames more single collision flag
1274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_TGF: transmitted good frames flag
1275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TS: transmit status flag
1276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TPS: transmit process stopped status flag
1277:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TBU: transmit buffer unavailable status flag
1278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TJT: transmit jabber timeout status flag
1279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RO: receive overflow status flag
1280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TU: transmit underflow status flag
1281:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RS: receive status flag
1282:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RBU: receive buffer unavailable status flag
1283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RPS: receive process stopped status flag
1284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RWT: receive watchdog timeout status flag
1285:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_ET: early transmit status flag
1286:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_FBE: fatal bus error status flag
ARM GAS  /tmp/ccCfbOL5.s 			page 24


1287:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_ER: early receive status flag
1288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_AI: abnormal interrupt summary flag
1289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_NI: normal interrupt summary flag
1290:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_MSC: MSC status flag
1291:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_WUM: WUM status flag
1292:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TST: timestamp trigger status flag
1293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1294:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     FlagStatus: SET or RESET
1295:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** FlagStatus enet_interrupt_flag_get(enet_int_flag_enum int_flag)
1297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1298:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (ENET_REG_VAL(int_flag) & BIT(ENET_BIT_POS(int_flag)))) {
1299:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return SET;
1300:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
1301:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return RESET;
1302:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1303:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1305:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1306:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    clear ENET DMA interrupt flag
1307:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  int_flag_clear: clear ENET interrupt flag, refer to enet_int_flag_clear_enum
1308:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1309:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TS_CLR: transmit status flag
1310:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TPS_CLR: transmit process stopped status flag
1311:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TBU_CLR: transmit buffer unavailable status flag
1312:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TJT_CLR: transmit jabber timeout status flag
1313:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RO_CLR: receive overflow status flag
1314:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TU_CLR: transmit underflow status flag
1315:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RS_CLR: receive status flag
1316:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RBU_CLR: receive buffer unavailable status flag
1317:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RPS_CLR: receive process stopped status flag
1318:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RWT_CLR: receive watchdog timeout status flag
1319:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_ET_CLR: early transmit status flag
1320:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_FBE_CLR: fatal bus error status flag
1321:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_ER_CLR: early receive status flag
1322:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_AI_CLR: abnormal interrupt summary flag
1323:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_NI_CLR: normal interrupt summary flag
1324:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1325:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1326:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1327:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_interrupt_flag_clear(enet_int_flag_clear_enum int_flag_clear)
1328:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1329:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* write 1 to the corresponding bit in ENET_DMA_STAT, to clear it */
1330:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_REG_VAL(int_flag_clear) = BIT(ENET_BIT_POS(int_flag_clear));
1331:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1332:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1333:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1334:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    ENET Tx function enable (include MAC and DMA module)
1335:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1336:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1337:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1339:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_tx_enable(void)
1340:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= ENET_MAC_CFG_TEN;
1342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
1343:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_STE;
ARM GAS  /tmp/ccCfbOL5.s 			page 25


1344:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1345:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1346:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1347:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    ENET Tx function disable (include MAC and DMA module)
1348:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1349:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1350:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1351:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1352:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_tx_disable(void)
1353:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1354:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~ENET_DMA_CTL_STE;
1355:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
1356:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_TEN;
1357:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1358:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1359:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1360:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    ENET Rx function enable (include MAC and DMA module)
1361:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1362:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1363:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1364:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1365:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_rx_enable(void)
1366:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1367:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= ENET_MAC_CFG_REN;
1368:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_SRE;
1369:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1370:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1371:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1372:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    ENET Rx function disable (include MAC and DMA module)
1373:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1374:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1375:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1376:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1377:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_rx_disable(void)
1378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~ENET_DMA_CTL_SRE;
1380:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_REN;
1381:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1382:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1384:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    put registers value into the application buffer
1385:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  type: register type which will be get, refer to enet_registers_type_enum,
1386:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1387:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ALL_MAC_REG: get the registers within the offset scope between ENET_MAC_CFG and E
1388:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ALL_MSC_REG: get the registers within the offset scope between ENET_MSC_CTL and E
1389:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ALL_PTP_REG: get the registers within the offset scope between ENET_PTP_TSCTL and
1390:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ALL_DMA_REG: get the registers within the offset scope between ENET_DMA_BCTL and 
1391:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  num: the number of registers that the user want to get
1392:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] preg: the application buffer pointer for storing the register value
1393:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1394:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1395:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_registers_get(enet_registers_type_enum type, uint32_t *preg, uint32_t num)
1396:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1397:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, max = 0U, limit = 0U;
1398:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1399:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     offset = (uint32_t)type;
1400:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     max = (uint32_t)type + num;
ARM GAS  /tmp/ccCfbOL5.s 			page 26


1401:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     limit = sizeof(enet_reg_tab) / sizeof(uint16_t);
1402:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1403:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* prevent element in this array is out of range */
1404:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(max > limit) {
1405:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         max = limit;
1406:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1407:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     for(; offset < max; offset++) {
1409:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get value of the corresponding register */
1410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         *preg = REG32((ENET) + enet_reg_tab[offset]);
1411:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         preg++;
1412:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1413:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1414:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1415:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1416:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get the enet debug status from the debug register
1417:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  mac_debug: enet debug status
1418:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1419:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_RECEIVER_NOT_IDLE: MAC receiver is not in idle state
1420:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_ASYNCHRONOUS_FIFO_STATE: Rx asynchronous FIFO status
1421:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RXFIFO_WRITING: RxFIFO is doing write operation
1422:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RXFIFO_READ_STATUS: RxFIFO read operation status
1423:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RXFIFO_STATE: RxFIFO state
1424:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_TRANSMITTER_NOT_IDLE: MAC transmitter is not in idle state
1425:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_TRANSMITTER_STATUS: status of MAC transmitter
1426:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSE_CONDITION_STATUS: pause condition status
1427:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TXFIFO_READ_STATUS: TxFIFO read operation status
1428:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TXFIFO_WRITING: TxFIFO is doing write operation
1429:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TXFIFO_NOT_EMPTY: TxFIFO is not empty
1430:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TXFIFO_FULL: TxFIFO is full
1431:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1432:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     value of the status users want to get
1433:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1434:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint32_t enet_debug_status_get(uint32_t mac_debug)
1435:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1436:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp_state = 0U;
1437:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1438:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     switch(mac_debug) {
1439:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_RX_ASYNCHRONOUS_FIFO_STATE:
1440:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_RXAFS(ENET_MAC_DBG);
1441:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
1442:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_RXFIFO_READ_STATUS:
1443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_RXFRS(ENET_MAC_DBG);
1444:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
1445:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_RXFIFO_STATE:
1446:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_RXFS(ENET_MAC_DBG);
1447:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
1448:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_MAC_TRANSMITTER_STATUS:
1449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_SOMT(ENET_MAC_DBG);
1450:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
1451:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_TXFIFO_READ_STATUS:
1452:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_TXFRS(ENET_MAC_DBG);
1453:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
1454:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     default:
1455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(RESET != (ENET_MAC_DBG & mac_debug)) {
1456:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
1457:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
ARM GAS  /tmp/ccCfbOL5.s 			page 27


1458:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
1459:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1460:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return temp_state;
1461:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1462:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1463:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1464:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    enable the MAC address filter
1465:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be enable, refer to enet_macaddress_enum
1466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: enable MAC address 1 filter
1467:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: enable MAC address 2 filter
1468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: enable MAC address 3 filter
1469:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1470:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1471:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1472:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_address_filter_enable(enet_macaddress_enum mac_addr)
1473:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1474:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) |= ENET_MAC_ADDR1H_AFE;
1475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1476:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1477:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable the MAC address filter
1479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be disable, refer to enet_macaddress_enum
1480:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1481:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: disable MAC address 1 filter
1482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: disable MAC address 2 filter
1483:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: disable MAC address 3 filter
1484:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1485:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1486:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1487:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_address_filter_disable(enet_macaddress_enum mac_addr)
1488:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) &= ~ENET_MAC_ADDR1H_AFE;
1490:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1491:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1492:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1493:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure the MAC address filter
1494:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be configured, refer to enet_macaddress_enu
1495:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: configure MAC address 1 filter
1497:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: configure MAC address 2 filter
1498:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: configure MAC address 3 filter
1499:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  addr_mask: select which MAC address bytes will be mask
1500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE0: mask ENET_MAC_ADDR1L[7:0] bits
1502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE1: mask ENET_MAC_ADDR1L[15:8] bits
1503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE2: mask ENET_MAC_ADDR1L[23:16] bits
1504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE3: mask ENET_MAC_ADDR1L [31:24] bits
1505:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE4: mask ENET_MAC_ADDR1H [7:0] bits
1506:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE5: mask ENET_MAC_ADDR1H [15:8] bits
1507:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  filter_type: select which MAC address filter type will be selected
1508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_FILTER_SA: The MAC address is used to compared with the SA field of 
1510:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_FILTER_DA: The MAC address is used to compared with the DA field of 
1511:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1512:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1513:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1514:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_address_filter_config(enet_macaddress_enum mac_addr, uint32_t addr_mask, uint32_t filter_
ARM GAS  /tmp/ccCfbOL5.s 			page 28


1515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1516:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg;
1517:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1518:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* get the address filter register value which is to be configured */
1519:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg = REG32(ENET_ADDRH_BASE + mac_addr);
1520:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1521:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* clear and configure the address filter register */
1522:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_ADDR1H_MB | ENET_MAC_ADDR1H_SAF);
1523:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg |= (addr_mask | filter_type);
1524:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) = reg;
1525:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1526:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1527:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1528:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    PHY interface configuration (configure SMI clock and reset PHY chip)
1529:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1530:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1531:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
1532:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1533:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_phy_config(void)
1534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1535:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t ahbclk;
1536:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg;
1537:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t phy_value;
1538:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
1539:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1540:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* clear the previous MDC clock */
1541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg = ENET_MAC_PHY_CTL;
1542:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg &= ~ENET_MAC_PHY_CTL_CLR;
1543:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1544:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* get the HCLK frequency */
1545:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ahbclk = rcu_clock_freq_get(CK_AHB);
1546:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1547:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure MDC clock according to HCLK frequency range */
1548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_RANGE(ahbclk, 20000000U, 35000000U)) {
1549:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
1550:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 35000000U, 60000000U)) {
1551:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
1552:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 60000000U, 100000000U)) {
1553:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
1554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 100000000U, 150000000U)) {
1555:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
1556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if((ENET_RANGE(ahbclk, 150000000U, 240000000U)) || (240000000U == ahbclk)) {
1557:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
1558:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
1559:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
1560:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1561:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_PHY_CTL = reg;
1562:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1563:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* reset PHY */
1564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     phy_value = PHY_RESET;
1565:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ERROR == (enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value))) {
1566:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
1567:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1568:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* PHY reset need some time */
1569:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     _ENET_DELAY_(ENET_DELAY_TO);
1570:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1571:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* check whether PHY reset is complete */
ARM GAS  /tmp/ccCfbOL5.s 			page 29


1572:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ERROR == (enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BCR, &phy_value))) {
1573:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
1574:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1575:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1576:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* PHY reset complete */
1577:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET == (phy_value & PHY_RESET)) {
1578:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
1579:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1580:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1581:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return enet_state;
1582:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1583:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1584:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1585:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    write to / read from a PHY register
1586:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  direction: only one parameter can be selected which is shown as below, refer to ene
1587:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PHY_WRITE: write data to phy register
1588:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PHY_READ:  read data from phy register
1589:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  phy_address: 0x0000 - 0x001F
1590:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  phy_reg: 0x0000 - 0x001F
1591:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  pvalue: the value will be written to the PHY register in ENET_PHY_WRITE direction
1592:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] pvalue: the value will be read from the PHY register in ENET_PHY_READ direction
1593:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
1594:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1595:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_phy_write_read(enet_phydirection_enum direction, uint16_t phy_address, uint16_t phy_
1596:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1597:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg, phy_flag;
1598:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
1599:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
1600:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1601:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_PHY_CTL with write/read operation */
1602:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg = ENET_MAC_PHY_CTL;
1603:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
1604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
1605:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1606:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if do the write operation, write value to the register */
1607:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_PHY_WRITE == direction) {
1608:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
1609:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1610:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1611:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* do PHY write/read operation, and wait the operation complete  */
1612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_PHY_CTL = reg;
1613:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     do {
1614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_flag = (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB);
1615:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
1616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
1617:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1618:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* write/read operation complete */
1619:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET == (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB)) {
1620:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
1621:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1622:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1623:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if do the read operation, get value from the register */
1624:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_PHY_READ == direction) {
1625:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
1626:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1627:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1628:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return enet_state;
ARM GAS  /tmp/ccCfbOL5.s 			page 30


1629:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1630:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1631:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1632:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    enable the loopback function of PHY chip
1633:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1634:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
1636:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1637:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_phyloopback_enable(void)
1638:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1639:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t temp_phy = 0U;
1640:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
1641:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1642:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* get the PHY configuration to update it */
1643:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BCR, &temp_phy);
1644:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1645:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable the PHY loopback mode */
1646:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     temp_phy |= PHY_LOOPBACK;
1647:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1648:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* update the PHY control register with the new configuration */
1649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &temp_phy);
1650:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1651:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return phy_state;
1652:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1653:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1654:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1655:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable the loopback function of PHY chip
1656:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1657:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1658:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
1659:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1660:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_phyloopback_disable(void)
1661:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1662:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t temp_phy = 0U;
1663:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
1664:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1665:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* get the PHY configuration to update it */
1666:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BCR, &temp_phy);
1667:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1668:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* disable the PHY loopback mode */
1669:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     temp_phy &= (uint16_t)~PHY_LOOPBACK;
1670:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1671:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* update the PHY control register with the new configuration */
1672:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &temp_phy);
1673:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1674:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return phy_state;
1675:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1676:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1677:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1678:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    enable ENET forward feature
1679:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET forward mode
1680:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1681:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTO_PADCRC_DROP: the function of the MAC strips the Pad/FCS field on receiv
1682:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TYPEFRAME_CRC_DROP: the function that FCS field(last 4 bytes) of frame will 
1683:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_FORWARD_ERRFRAMES: the function that all frame received with error except ru
1684:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_FORWARD_UNDERSZ_GOODFRAMES: the function that forwarding undersized good fra
1685:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
ARM GAS  /tmp/ccCfbOL5.s 			page 31


1686:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1687:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1688:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_forward_feature_enable(uint32_t feature)
1689:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1690:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t mask;
1691:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1692:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     mask = (feature & (~(ENET_FORWARD_ERRFRAMES | ENET_FORWARD_UNDERSZ_GOODFRAMES)));
1693:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= mask;
1694:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1695:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     mask = (feature & (~(ENET_AUTO_PADCRC_DROP | ENET_TYPEFRAME_CRC_DROP)));
1696:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= (mask >> 2);
1697:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1698:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1699:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1700:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable ENET forward feature
1701:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET forward mode
1702:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1703:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTO_PADCRC_DROP: the function of the MAC strips the Pad/FCS field on receiv
1704:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TYPEFRAME_CRC_DROP: the function that FCS field(last 4 bytes) of frame will 
1705:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_FORWARD_ERRFRAMES: the function that all frame received with error except ru
1706:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_FORWARD_UNDERSZ_GOODFRAMES: the function that forwarding undersized good fra
1707:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1708:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1709:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1710:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_forward_feature_disable(uint32_t feature)
1711:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1712:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t mask;
1713:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1714:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     mask = (feature & (~(ENET_FORWARD_ERRFRAMES | ENET_FORWARD_UNDERSZ_GOODFRAMES)));
1715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~mask;
1716:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1717:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     mask = (feature & (~(ENET_AUTO_PADCRC_DROP | ENET_TYPEFRAME_CRC_DROP)));
1718:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~(mask >> 2);
1719:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1720:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1721:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1722:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief      enable ENET fliter feature
1723:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET fliter mode
1724:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1725:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SRC_FILTER: filter source address function
1726:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SRC_FILTER_INVERSE: inverse source address filtering result function
1727:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DEST_FILTER_INVERSE: inverse DA filtering result function
1728:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MULTICAST_FILTER_PASS: pass all multicast frames function
1729:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MULTICAST_FILTER_HASH_MODE: HASH multicast filter function
1730:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_UNICAST_FILTER_HASH_MODE: HASH unicast filter function
1731:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_FILTER_MODE_EITHER: HASH or perfect filter function
1732:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1733:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1734:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1735:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_fliter_feature_enable(uint32_t feature)
1736:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1737:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF |= feature;
1738:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1739:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1740:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1741:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable ENET fliter feature
1742:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET fliter mode
ARM GAS  /tmp/ccCfbOL5.s 			page 32


1743:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1744:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SRC_FILTER: filter source address function
1745:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SRC_FILTER_INVERSE: inverse source address filtering result function
1746:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DEST_FILTER_INVERSE: inverse DA filtering result function
1747:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MULTICAST_FILTER_PASS: pass all multicast frames function
1748:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MULTICAST_FILTER_HASH_MODE: HASH multicast filter function
1749:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_UNICAST_FILTER_HASH_MODE: HASH unicast filter function
1750:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_FILTER_MODE_EITHER: HASH or perfect filter function
1751:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1752:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1753:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1754:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_fliter_feature_disable(uint32_t feature)
1755:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1756:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF &= ~feature;
1757:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1758:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1759:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1760:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    generate the pause frame, ENET will send pause frame after enable transmit flow contr
1761:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 this function only use in full-dulex mode
1762:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1763:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1764:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
1765:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1766:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_pauseframe_generate(void)
1767:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1768:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
1769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp = 0U;
1770:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* in full-duplex mode, must make sure this bit is 0 before writing register */
1772:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     temp = ENET_MAC_FCTL & ENET_MAC_FCTL_FLCBBKPA;
1773:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET == temp) {
1774:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_MAC_FCTL_FLCBBKPA;
1775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
1776:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return enet_state;
1778:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1779:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1780:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1781:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure the pause frame detect type
1782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  detect: pause frame detect type
1783:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1784:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC0_AND_UNIQUE_ADDRESS_PAUSEDETECT: besides the unique multicast address, M
1785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                                                             use the MAC0 address to detecting pause
1786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_UNIQUE_PAUSEDETECT: only the unique multicast address for pause frame which 
1787:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                                            in IEEE802.3 can be detected
1788:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1789:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1790:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1791:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_pauseframe_detect_config(uint32_t detect)
1792:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1793:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~ENET_MAC_FCTL_UPFDT;
1794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= detect;
1795:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1796:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1797:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1798:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure the pause frame parameters
1799:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  pausetime: pause time in transmit pause control frame
ARM GAS  /tmp/ccCfbOL5.s 			page 33


1800:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  pause_threshold: the threshold of the pause timer for retransmitting frames automat
1801:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 this value must make sure to be less than configured pause time
1802:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1803:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSETIME_MINUS4: pause time minus 4 slot times
1804:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSETIME_MINUS28: pause time minus 28 slot times
1805:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSETIME_MINUS144: pause time minus 144 slot times
1806:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSETIME_MINUS256: pause time minus 256 slot times
1807:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1809:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1810:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_pauseframe_config(uint32_t pausetime, uint32_t pause_threshold)
1811:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1812:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~(ENET_MAC_FCTL_PTM | ENET_MAC_FCTL_PLTS);
1813:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= (MAC_FCTL_PTM(pausetime) | pause_threshold);
1814:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1816:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1817:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure the threshold of the flow control(deactive and active threshold)
1818:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  deactive: the threshold of the deactive flow control
1819:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 this value should always be less than active flow control value
1820:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_256BYTES: threshold level is 256 bytes
1822:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_512BYTES: threshold level is 512 bytes
1823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_768BYTES: threshold level is 768 bytes
1824:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_1024BYTES: threshold level is 1024 bytes
1825:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_1280BYTES: threshold level is 1280 bytes
1826:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_1536BYTES: threshold level is 1536 bytes
1827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_1792BYTES: threshold level is 1792 bytes
1828:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  active: the threshold of the active flow control
1829:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1830:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_256BYTES: threshold level is 256 bytes
1831:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_512BYTES: threshold level is 512 bytes
1832:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_768BYTES: threshold level is 768 bytes
1833:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_1024BYTES: threshold level is 1024 bytes
1834:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_1280BYTES: threshold level is 1280 bytes
1835:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_1536BYTES: threshold level is 1536 bytes
1836:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_1792BYTES: threshold level is 1792 bytes
1837:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1838:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1840:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_flowcontrol_threshold_config(uint32_t deactive, uint32_t active)
1841:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1842:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTH = ((deactive | active) >> 8);
1843:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1844:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1846:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    enable ENET flow control feature
1847:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET flow control mode
1848:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ZERO_QUANTA_PAUSE: the automatic zero-quanta generation function
1850:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_FLOWCONTROL: the flow control operation in the MAC
1851:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_FLOWCONTROL: decoding function for the received pause frame and process i
1852:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_BACK_PRESSURE: back pressure operation in the MAC(only use in half-dulex mod
1853:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1854:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1855:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1856:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_flowcontrol_feature_enable(uint32_t feature)
ARM GAS  /tmp/ccCfbOL5.s 			page 34


1857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (feature & ENET_ZERO_QUANTA_PAUSE)) {
1859:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL &= ~ENET_ZERO_QUANTA_PAUSE;
1860:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     feature &= ~ENET_ZERO_QUANTA_PAUSE;
1862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= feature;
1863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1864:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1865:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1866:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable ENET flow control feature
1867:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET flow control mode
1868:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1869:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ZERO_QUANTA_PAUSE: the automatic zero-quanta generation function
1870:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_FLOWCONTROL: the flow control operation in the MAC
1871:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_FLOWCONTROL: decoding function for the received pause frame and process i
1872:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_BACK_PRESSURE: back pressure operation in the MAC(only use in half-dulex mod
1873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1874:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1875:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1876:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_flowcontrol_feature_disable(uint32_t feature)
1877:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1878:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (feature & ENET_ZERO_QUANTA_PAUSE)) {
1879:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_ZERO_QUANTA_PAUSE;
1880:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1881:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     feature &= ~ENET_ZERO_QUANTA_PAUSE;
1882:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~feature;
1883:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1884:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1885:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1886:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get the dma transmit/receive process state
1887:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  direction: choose the direction of dma process which users want to check, refer to 
1888:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1889:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: dma transmit process
1890:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: dma receive process
1891:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1892:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     state of dma process, the value range shows below:
1893:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                   ENET_RX_STATE_STOPPED, ENET_RX_STATE_FETCHING, ENET_RX_STATE_WAITING,
1894:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                   ENET_RX_STATE_SUSPENDED, ENET_RX_STATE_CLOSING, ENET_RX_STATE_QUEUING,
1895:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                   ENET_TX_STATE_STOPPED, ENET_TX_STATE_FETCHING, ENET_TX_STATE_WAITING,
1896:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                   ENET_TX_STATE_READING, ENET_TX_STATE_SUSPENDED, ENET_TX_STATE_CLOSING
1897:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1898:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint32_t enet_dmaprocess_state_get(enet_dmadirection_enum direction)
1899:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1900:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reval;
1901:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reval = (uint32_t)(ENET_DMA_STAT & (uint32_t)direction);
1902:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
1903:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1904:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1905:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1906:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    poll the DMA transmission/reception enable by writing any value to the
1907:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 ENET_DMA_TPEN/ENET_DMA_RPEN register, this will make the DMA to resume transmission
1908:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  direction: choose the direction of DMA process which users want to resume, refer to
1909:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1910:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA transmit process
1911:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA receive process
1912:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1913:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
ARM GAS  /tmp/ccCfbOL5.s 			page 35


1914:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1915:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_dmaprocess_resume(enet_dmadirection_enum direction)
1916:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1917:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
1918:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
1919:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
1920:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RPEN = 0U;
1921:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1923:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1924:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1925:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    check and recover the Rx process
1926:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1927:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1928:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1929:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1930:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_rxprocess_check_recovery(void)
1931:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1932:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t status;
1933:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1934:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* get DAV information of current RxDMA descriptor */
1935:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     status = dma_current_rxdesc->status;
1936:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     status &= ENET_RDES0_DAV;
1937:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1938:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if current descriptor is owned by DMA, but the descriptor address mismatches with
1939:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     receive descriptor address pointer updated by RxDMA controller */
1940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((ENET_DMA_CRDADDR != ((uint32_t)dma_current_rxdesc)) &&
1941:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
1942:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)ENET_DMA_CRDADDR;
1943:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1944:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1945:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1946:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1947:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    flush the ENET transmit FIFO, and wait until the flush operation completes
1948:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1949:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1950:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
1951:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1952:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_txfifo_flush(void)
1953:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1954:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t flush_state;
1955:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
1956:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
1957:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1958:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the FTF bit for flushing transmit FIFO */
1959:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_FTF;
1960:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
1961:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     do {
1962:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         flush_state = ENET_DMA_CTL & ENET_DMA_CTL_FTF;
1963:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
1964:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } while((RESET != flush_state) && (timeout < ENET_DELAY_TO));
1965:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
1966:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET == flush_state) {
1967:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
1968:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1969:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1970:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return  enet_state;
ARM GAS  /tmp/ccCfbOL5.s 			page 36


1971:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1972:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1973:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1974:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get the transmit/receive address of current descriptor, or current buffer, or descrip
1975:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  addr_get: choose the address which users want to get, refer to enet_desc_reg_enum
1976:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1977:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_DESC_TABLE: the start address of the receive descriptor table
1978:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_CURRENT_DESC: the start descriptor address of the current receive descrip
1979:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                                         the RxDMA controller
1980:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_CURRENT_BUFFER: the current receive buffer address being read by the RxDM
1981:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_DESC_TABLE: the start address of the transmit descriptor table
1982:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_CURRENT_DESC: the start descriptor address of the current transmit descri
1983:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                                         the TxDMA controller
1984:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_CURRENT_BUFFER: the current transmit buffer address being read by the TxD
1985:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1986:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     address value
1987:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1988:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint32_t enet_current_desc_address_get(enet_desc_reg_enum addr_get)
1989:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1990:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reval = 0U;
1991:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1992:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reval = REG32((ENET) + (uint32_t)addr_get);
1993:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
1994:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1995:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1996:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1997:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get the Tx or Rx descriptor information
1998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to get information
1999:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  info_get: the descriptor information type which is selected, refer to enet_descstat
2000:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2001:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        RXDESC_BUFFER_1_SIZE: receive buffer 1 size
2002:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        RXDESC_BUFFER_2_SIZE: receive buffer 2 size
2003:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        RXDESC_FRAME_LENGTH: the byte length of the received frame that was transferred t
2004:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        TXDESC_COLLISION_COUNT: the number of collisions occurred before the frame was tr
2005:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        RXDESC_BUFFER_1_ADDR: the buffer1 address of the Rx frame
2006:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        TXDESC_BUFFER_1_ADDR: the buffer1 address of the Tx frame
2007:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2008:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     descriptor information, if value is 0xFFFFFFFFU, means the false input parameter
2009:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2010:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint32_t enet_desc_information_get(enet_descriptors_struct *desc, enet_descstate_enum info_get)
2011:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2012:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reval = 0xFFFFFFFFU;
2013:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2014:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     switch(info_get) {
2015:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_SIZE:
2016:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reval = GET_RDES1_RB1S(desc->control_buffer_size);
2017:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
2018:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_2_SIZE:
2019:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reval = GET_RDES1_RB2S(desc->control_buffer_size);
2020:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
2021:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case RXDESC_FRAME_LENGTH:
2022:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reval = GET_RDES0_FRML(desc->status);
2023:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(reval > 4U) {
2024:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             reval = reval - 4U;
2025:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2026:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
2027:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (desc->status & ENET_RDES
ARM GAS  /tmp/ccCfbOL5.s 			page 37


2028:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
2029:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2030:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2031:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             reval = 0U;
2032:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2033:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2034:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
2035:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_ADDR:
2036:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reval = desc->buffer1_addr;
2037:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
2038:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case TXDESC_BUFFER_1_ADDR:
2039:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reval = desc->buffer1_addr;
2040:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
2041:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case TXDESC_COLLISION_COUNT:
2042:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reval = GET_TDES0_COCNT(desc->status);
2043:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
2044:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     default:
2045:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
2046:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2047:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
2048:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2049:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2050:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2051:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get the number of missed frames during receiving
2052:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
2053:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] rxfifo_drop: pointer to the number of frames dropped by RxFIFO
2054:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] rxdma_drop: pointer to the number of frames missed by the RxDMA controller
2055:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2056:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2057:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_missed_frame_counter_get(uint32_t *rxfifo_drop, uint32_t *rxdma_drop)
2058:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2059:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp_counter = 0U;
2060:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2061:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     temp_counter = ENET_DMA_MFBOCNT;
2062:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     *rxfifo_drop = GET_DMA_MFBOCNT_MSFA(temp_counter);
2063:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     *rxdma_drop = GET_DMA_MFBOCNT_MSFC(temp_counter);
2064:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2065:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2066:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2067:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get the bit flag of ENET DMA descriptor
2068:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to get flag
2069:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc_flag: the bit flag of ENET DMA descriptor
2070:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2071:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DB: deferred
2072:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_UFE: underflow error
2073:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_EXD: excessive deferral
2074:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_VFRM: VLAN frame
2075:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_ECO: excessive collision
2076:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LCO: late collision
2077:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_NCA: no carrier
2078:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LCA: loss of carrier
2079:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_IPPE: IP payload error
2080:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FRMF: frame flushed
2081:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_JT: jabber timeout
2082:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_ES: error summary
2083:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_IPHE: IP header error
2084:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TTMSS: transmit timestamp status
ARM GAS  /tmp/ccCfbOL5.s 			page 38


2085:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TCHM: the second address chained mode
2086:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TERM: transmit end of ring mode
2087:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TTSEN: transmit timestamp function enable
2088:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DPAD: disable adding pad
2089:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DCRC: disable CRC
2090:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FSG: first segment
2091:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LSG: last segment
2092:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_INTC: interrupt on completion
2093:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DAV: DAV bit
2094:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2095:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_PCERR: payload checksum error
2096:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_EXSV: extended status valid
2097:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_CERR: CRC error
2098:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DBERR: dribble bit error
2099:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_RERR: receive error
2100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_RWDT: receive watchdog timeout
2101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_FRMT: frame type
2102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_LCO: late collision
2103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_IPHERR: IP frame header error
2104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_TSV: timestamp valid
2105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_LDES: last descriptor
2106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_FDES: first descriptor
2107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_VTAG: VLAN tag
2108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_OERR: overflow error
2109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_LERR: length error
2110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_SAFF: SA filter fail
2111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DERR: descriptor error
2112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_ERRS: error summary
2113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DAFF: destination address filter fail
2114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DAV: descriptor available
2115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     FlagStatus: SET or RESET
2117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** FlagStatus enet_desc_flag_get(enet_descriptors_struct *desc, uint32_t desc_flag)
2119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     FlagStatus enet_flag = RESET;
2121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (desc->status & desc_flag)) {
2123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_flag = SET;
2124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return enet_flag;
2127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    set the bit flag of ENET DMA descriptor
2131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to set flag
2132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc_flag: the bit flag of ENET DMA descriptor
2133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_VFRM: VLAN frame
2135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FRMF: frame flushed
2136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TCHM: the second address chained mode
2137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TERM: transmit end of ring mode
2138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TTSEN: transmit timestamp function enable
2139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DPAD: disable adding pad
2140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DCRC: disable CRC
2141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FSG: first segment
ARM GAS  /tmp/ccCfbOL5.s 			page 39


2142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LSG: last segment
2143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_INTC: interrupt on completion
2144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DAV: DAV bit
2145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DAV: descriptor available
2146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_desc_flag_set(enet_descriptors_struct *desc, uint32_t desc_flag)
2150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->status |= desc_flag;
2152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    clear the bit flag of ENET DMA descriptor
2156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to clear flag
2157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc_flag: the bit flag of ENET DMA descriptor
2158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_VFRM: VLAN frame
2160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FRMF: frame flushed
2161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TCHM: the second address chained mode
2162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TERM: transmit end of ring mode
2163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TTSEN: transmit timestamp function enable
2164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DPAD: disable adding pad
2165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DCRC: disable CRC
2166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FSG: first segment
2167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LSG: last segment
2168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_INTC: interrupt on completion
2169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DAV: DAV bit
2170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DAV: descriptor available
2171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_desc_flag_clear(enet_descriptors_struct *desc, uint32_t desc_flag)
2175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->status &= ~desc_flag;
2177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2178:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2180:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    when receiving completed, set RS bit in ENET_DMA_STAT register will immediately set
2181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to configure
2182:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2183:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2184:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_rx_desc_immediate_receive_complete_interrupt(enet_descriptors_struct *desc)
2186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->control_buffer_size &= ~ENET_RDES1_DINTC;
2188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    when receiving completed, set RS bit in ENET_DMA_STAT register will is set after a co
2192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to configure
2193:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  delay_time: delay a time of 256*delay_time HCLK(0x00000000 - 0x000000FF)
2194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2195:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2197:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_rx_desc_delay_receive_complete_interrupt(enet_descriptors_struct *desc, uint32_t delay_ti
2198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
ARM GAS  /tmp/ccCfbOL5.s 			page 40


2199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->control_buffer_size |= ENET_RDES1_DINTC;
2200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_RSWDC = DMA_RSWDC_WDCFRS(delay_time);
2201:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2202:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2204:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    drop current receive frame
2205:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
2206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2208:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2209:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_rxframe_drop(void)
2210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2211:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
2212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->status = ENET_RDES0_DAV;
2213:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2214:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* chained mode */
2215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RCHM)) {
2216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(NULL != dma_current_ptp_rxdesc) {
2217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_d
2218:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if it is the last ptp descriptor */
2219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(0U != dma_current_ptp_rxdesc->status) {
2220:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* pointer back to the first ptp descriptor address in the desc_ptptab list address
2221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
2222:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
2223:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* ponter to the next ptp descriptor */
2224:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
2225:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2226:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_
2228:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
2231:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ring mode */
2232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RERM)) {
2233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
2234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(ENET_DMA_RDTADDR);
2235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
2236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
2237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
2240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_rxdesc
2241:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
2242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
2243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2247:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    enable DMA feature
2250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of DMA mode
2251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
2252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_NO_FLUSH_RXFRAME: RxDMA does not flushes frames function
2253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SECONDFRAME_OPT: TxDMA controller operate on second frame function
2254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
ARM GAS  /tmp/ccCfbOL5.s 			page 41


2256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2257:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_dma_feature_enable(uint32_t feature)
2258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= feature;
2260:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2261:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2262:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2263:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable DMA feature
2264:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of DMA mode
2265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
2266:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_NO_FLUSH_RXFRAME: RxDMA does not flushes frames function
2267:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SECONDFRAME_OPT: TxDMA controller operate on second frame function
2268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2271:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_dma_feature_disable(uint32_t feature)
2272:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~feature;
2274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #ifdef SELECT_DESCRIPTORS_ENHANCED_MODE
2277:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get the bit of extended status flag in ENET DMA descriptor
2279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to get the extended status flag
2280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc_status: the extended status want to get
2281:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2282:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPPLDT: IP frame payload type
2283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPHERR: IP frame header error
2284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPPLDERR: IP frame payload error
2285:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPCKSB: IP frame checksum bypassed
2286:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPF4: IP frame in version 4
2287:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPF6: IP frame in version 6
2288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_PTPMT: PTP message type
2289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_PTPOEF: PTP on ethernet frame
2290:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_PTPVF: PTP version format
2291:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2292:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     value of extended status
2293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2294:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint32_t enet_rx_desc_enhanced_status_get(enet_descriptors_struct *desc, uint32_t desc_status)
2295:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reval = 0xFFFFFFFFU;
2297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2298:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     switch(desc_status) {
2299:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_RDES4_IPPLDT:
2300:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reval = GET_RDES4_IPPLDT(desc->extended_status);
2301:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
2302:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_RDES4_PTPMT:
2303:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reval = GET_RDES4_PTPMT(desc->extended_status);
2304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
2305:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     default:
2306:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (desc->extended_status & desc_status)) {
2307:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             reval = 1U;
2308:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2309:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             reval = 0U;
2310:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2311:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2312:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccCfbOL5.s 			page 42


2313:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
2314:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2315:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2316:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2317:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure descriptor to work in enhanced mode
2318:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
2319:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2320:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2321:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2322:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_desc_select_enhanced_mode(void)
2323:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2324:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= ENET_DMA_BCTL_DFM;
2325:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2326:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2327:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2328:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in enhanced chain mode with ptp fun
2329:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
2330:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2331:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
2332:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
2333:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2334:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2335:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2336:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_enhanced_descriptors_chain_init(enet_dmadirection_enum direction)
2337:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
2339:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
2340:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
2341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
2342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2343:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
2344:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
2345:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
2346:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
2347:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
2348:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
2349:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
2350:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2351:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select chain mode, and enable transmit timestamp function */
2352:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TCHM | ENET_TDES0_TTSEN;
2353:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2354:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
2355:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
2356:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
2357:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
2358:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
2359:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
2360:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
2361:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
2362:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
2363:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
2364:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2365:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* enable receiving */
2366:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
2367:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
2368:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RDES1_RCHM | (uint32_t)ENET_RXBUF_SIZE;
2369:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccCfbOL5.s 			page 43


2370:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
2371:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
2372:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
2373:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2374:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2375:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configuration each descriptor */
2376:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
2377:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
2378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
2379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2380:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure descriptors */
2381:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
2382:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
2383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
2384:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2385:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if is not the last descriptor */
2386:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(num < (count - 1U)) {
2387:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
2388:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)(desc_tab + num + 1U);
2389:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2390:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* when it is the last descriptor, the next descriptor address
2391:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             equals to first descriptor address in descriptor table */
2392:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)desc_tab;
2393:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2394:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2395:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2396:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2397:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2398:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in enhanced ring mode with ptp func
2399:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
2400:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2401:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
2402:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
2403:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2404:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2405:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2406:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_enhanced_descriptors_ring_init(enet_dmadirection_enum direction)
2407:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
2409:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
2410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
2411:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc_tab;
2412:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
2413:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2414:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure descriptor skip length */
2415:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DPSL;
2416:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
2417:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2418:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
2419:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
2420:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
2421:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
2422:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
2423:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
2424:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
2425:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2426:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select ring mode, and enable transmit timestamp function */
ARM GAS  /tmp/ccCfbOL5.s 			page 44


2427:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TTSEN;
2428:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2429:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
2430:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
2431:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
2432:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
2433:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
2434:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
2435:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
2436:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
2437:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
2438:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
2439:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2440:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* enable receiving */
2441:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
2442:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* set buffer1 size */
2443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RXBUF_SIZE;
2444:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2445:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
2446:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
2447:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
2448:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2450:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
2451:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
2452:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
2453:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
2454:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure descriptors */
2456:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
2457:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
2458:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
2459:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2460:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* when it is the last descriptor */
2461:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(num == (count - 1U)) {
2462:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
2463:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
2464:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 desc->status |= ENET_TDES0_TERM;
2465:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
2466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure receive end of ring mode */
2467:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 desc->control_buffer_size |= ENET_RDES1_RERM;
2468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2469:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2470:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2471:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2472:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2473:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2474:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    receive a packet data with timestamp values to application buffer, when the DMA is in
2475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  bufsize: the size of buffer which is the parameter in function
2476:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] buffer: pointer to the application buffer
2477:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
2478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] timestamp: pointer to the table which stores the timestamp high and low
2479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, timestamp is ignored
2480:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
2481:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_ptpframe_receive_enhanced_mode(uint8_t *buffer, uint32_t bufsize, uint32_t timestamp
2483:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
ARM GAS  /tmp/ccCfbOL5.s 			page 45


2484:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
2485:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
2486:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t rdes0_tsv_flag;
2487:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2488:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
2489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_DAV)) {
2490:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
2491:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2492:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2493:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has copied data in application */
2494:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
2495:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
2496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(((uint32_t)RESET == (dma_current_rxdesc->status & ENET_RDES0_ERRS)) &&
2497:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
2498:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
2499:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* get the frame length except CRC */
2500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = GET_RDES0_FRML(dma_current_rxdesc->status) - 4U;
2501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
2503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (dma_current_rxdesc->stat
2504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
2505:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2506:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2507:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* to avoid situation that the frame size exceeds the buffer length */
2508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(size > bufsize) {
2509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 return ERROR;
2510:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2511:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2512:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* copy data from Rx buffer to application buffer */
2513:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             for(offset = 0; offset < size; offset++) {
2514:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)((dma_current_rxdesc->buffer1_addr) + offs
2515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2516:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2517:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return ERROR;
2518:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2519:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2520:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2521:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if timestamp pointer is null, indicates that users don't care timestamp in application */
2522:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(NULL != timestamp) {
2523:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* wait for ENET_RDES0_TSV flag to be set, the timestamp value is taken and
2524:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         write to the RDES6 and RDES7 */
2525:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         do {
2526:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             rdes0_tsv_flag = (dma_current_rxdesc->status & ENET_RDES0_TSV);
2527:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
2528:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == rdes0_tsv_flag) && (timeout < ENET_DELAY_TO));
2529:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2530:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
2531:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
2532:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return ERROR;
2533:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2535:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear the ENET_RDES0_TSV flag */
2536:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc->status &= ~ENET_RDES0_TSV;
2537:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the received frame */
2538:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timestamp[0] = dma_current_rxdesc->timestamp_low;
2539:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_rxdesc->timestamp_high;
2540:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
ARM GAS  /tmp/ccCfbOL5.s 			page 46


2541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2542:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
2543:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->status = ENET_RDES0_DAV;
2544:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2545:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* check Rx buffer unavailable flag status */
2546:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (ENET_DMA_STAT & ENET_DMA_STAT_RBU)) {
2547:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* Clear RBU flag */
2548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = ENET_DMA_STAT_RBU;
2549:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
2550:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RPEN = 0;
2551:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2552:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2553:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* update the current RxDMA descriptor pointer to the next decriptor in RxDMA decriptor table *
2554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* chained mode */
2555:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RCHM)) {
2556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
2557:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
2558:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ring mode */
2559:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RERM)) {
2560:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
2561:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(ENET_DMA_RDTADDR);
2562:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2563:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
2564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)((uint32_t)dma_current_rxdesc + ETH_DMA
2565:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2566:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2567:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2568:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return SUCCESS;
2569:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2570:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2571:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2572:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    send data with timestamp values in application buffer as a transmit packet, when the 
2573:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  buffer: pointer on the application buffer
2574:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
2575:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  length: the length of frame data to be transmitted
2576:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] timestamp: pointer to the table which stores the timestamp high and low
2577:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, timestamp is ignored
2578:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
2579:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2580:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_ptpframe_transmit_enhanced_mode(uint8_t *buffer, uint32_t length, uint32_t timestamp
2581:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2582:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0;
2583:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag;
2584:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t tdes0_ttmss_flag;
2585:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0;
2586:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2587:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
2588:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_DAV)) {
2589:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
2590:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2591:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2592:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* only frame length no more than ENET_MAX_FRAME_SIZE is allowed */
2593:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(length > ENET_MAX_FRAME_SIZE) {
2594:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
2595:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2596:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2597:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has handled data in application */
ARM GAS  /tmp/ccCfbOL5.s 			page 47


2598:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
2599:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
2600:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         for(offset = 0; offset < length; offset++) {
2601:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer + offset))
2602:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2603:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the frame length */
2605:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->control_buffer_size = length;
2606:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
2607:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_LSG | ENET_TDES0_FSG;
2608:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
2609:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_DAV;
2610:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2611:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* check Tx buffer unavailable flag status */
2612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tbu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TBU);
2613:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
2614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2615:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((RESET != dma_tbu_flag) || (RESET != dma_tu_flag)) {
2616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* Clear TBU and TU flag */
2617:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = (dma_tbu_flag | dma_tu_flag);
2618:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
2619:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0;
2620:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2621:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2622:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if timestamp pointer is null, indicates that users don't care timestamp in application */
2623:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(NULL != timestamp) {
2624:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* wait for ENET_TDES0_TTMSS flag to be set, a timestamp was captured */
2625:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         do {
2626:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             tdes0_ttmss_flag = (dma_current_txdesc->status & ENET_TDES0_TTMSS);
2627:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
2628:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == tdes0_ttmss_flag) && (timeout < ENET_DELAY_TO));
2629:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2630:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
2631:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
2632:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return ERROR;
2633:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2634:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear the ENET_TDES0_TTMSS flag */
2636:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc->status &= ~ENET_TDES0_TTMSS;
2637:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the transmit frame */
2638:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timestamp[0] = dma_current_txdesc->timestamp_low;
2639:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->timestamp_high;
2640:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2641:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2642:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* update the current TxDMA descriptor pointer to the next decriptor in TxDMA decriptor table*/
2643:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* chained mode */
2644:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TCHM)) {
2645:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
2646:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
2647:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ring mode */
2648:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TERM)) {
2649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
2650:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(ENET_DMA_TDTADDR);
2651:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2652:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
2653:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)((uint32_t)dma_current_txdesc + ETH_DMA
2654:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
ARM GAS  /tmp/ccCfbOL5.s 			page 48


2655:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2656:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2657:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return SUCCESS;
2658:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2659:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2660:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #else
2661:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2662:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2663:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure descriptor to work in normal mode
2664:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
2665:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2666:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2667:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2668:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_desc_select_normal_mode(void)
2669:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2670:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DFM;
2671:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2672:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2673:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2674:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in normal chain mode with PTP funct
2675:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
2676:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2677:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
2678:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
2679:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc_ptptab: pointer to the first descriptor address of PTP Rx descriptor table
2680:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2681:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2682:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2683:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_normal_descriptors_chain_init(enet_dmadirection_enum direction, enet_descriptors_stru
2684:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2685:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
2686:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
2687:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
2688:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
2689:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2690:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
2691:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
2692:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
2693:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
2694:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
2695:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
2696:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
2697:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2698:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select chain mode, and enable transmit timestamp function */
2699:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TCHM | ENET_TDES0_TTSEN;
2700:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2701:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
2702:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
2703:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
2704:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
2705:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
2706:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
2707:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
2708:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
2709:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
2710:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
2711:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
ARM GAS  /tmp/ccCfbOL5.s 			page 49


2712:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2713:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* enable receiving */
2714:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
2715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
2716:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RDES1_RCHM | (uint32_t)ENET_RXBUF_SIZE;
2717:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2718:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
2719:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
2720:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
2721:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
2722:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2723:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2724:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
2725:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
2726:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
2727:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
2728:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2729:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure descriptors */
2730:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
2731:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
2732:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
2733:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2734:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if is not the last descriptor */
2735:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(num < (count - 1U)) {
2736:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
2737:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)(desc_tab + num + 1U);
2738:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2739:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* when it is the last descriptor, the next descriptor address
2740:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             equals to first descriptor address in descriptor table */
2741:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)desc_tab;
2742:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2743:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* set desc_ptptab equal to desc_tab */
2744:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer1_addr = desc->buffer1_addr;
2745:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
2746:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2747:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* when it is the last ptp descriptor, preserve the first descriptor
2748:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     address of desc_ptptab in ptp descriptor status */
2749:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     (&desc_ptptab[num - 1U])->status = (uint32_t)desc_ptptab;
2750:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2751:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2752:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2753:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in normal ring mode with PTP functi
2754:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
2755:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2756:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
2757:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
2758:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc_ptptab: pointer to the first descriptor address of PTP Rx descriptor table
2759:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2760:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2761:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2762:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_normal_descriptors_ring_init(enet_dmadirection_enum direction, enet_descriptors_struc
2763:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2764:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
2765:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
2766:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
2767:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
2768:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccCfbOL5.s 			page 50


2769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure descriptor skip length */
2770:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DPSL;
2771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
2772:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2773:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
2774:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
2775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
2776:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
2777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
2778:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
2779:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
2780:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2781:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select ring mode, and enable transmit timestamp function */
2782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TTSEN;
2783:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2784:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
2785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
2786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
2787:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
2788:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
2789:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
2790:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
2791:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
2792:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
2793:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
2794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
2795:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2796:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* enable receiving */
2797:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
2798:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive ring mode and set buffer1 size */
2799:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_bufsize = (uint32_t)ENET_RXBUF_SIZE;
2800:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2801:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
2802:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
2803:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
2804:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
2805:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2806:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2807:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
2808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
2809:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
2810:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
2811:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2812:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure descriptors */
2813:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
2814:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
2815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
2816:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2817:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* when it is the last descriptor */
2818:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(num == (count - 1U)) {
2819:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
2820:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
2821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 desc->status |= ENET_TDES0_TERM;
2822:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
2823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure receive end of ring mode */
2824:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 desc->control_buffer_size |= ENET_RDES1_RERM;
2825:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
ARM GAS  /tmp/ccCfbOL5.s 			page 51


2826:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* set desc_ptptab equal to desc_tab */
2828:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer1_addr = desc->buffer1_addr;
2829:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
2830:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2831:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* when it is the last ptp descriptor, preserve the first descriptor
2832:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     address of desc_ptptab in ptp descriptor status */
2833:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     (&desc_ptptab[num - 1U])->status = (uint32_t)desc_ptptab;
2834:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2835:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2836:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2837:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    receive a packet data with timestamp values to application buffer, when the DMA is in
2838:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  bufsize: the size of buffer which is the parameter in function
2839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] buffer: pointer to the application buffer
2840:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
2841:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] timestamp: pointer to the table which stores the timestamp high and low
2842:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
2843:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2844:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_ptpframe_receive_normal_mode(uint8_t *buffer, uint32_t bufsize, uint32_t timestamp[]
2845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2846:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
2847:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2848:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
2849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_DAV)) {
2850:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
2851:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2852:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2853:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has copied data in application */
2854:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
2855:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
2856:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(((uint32_t)RESET == (dma_current_rxdesc->status & ENET_RDES0_ERRS)) &&
2857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
2858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
2859:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2860:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* get the frame length except CRC */
2861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = GET_RDES0_FRML(dma_current_rxdesc->status) - 4U;
2862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
2863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (dma_current_rxdesc->stat
2864:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
2865:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2866:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2867:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* to avoid situation that the frame size exceeds the buffer length */
2868:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(size > bufsize) {
2869:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 return ERROR;
2870:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2871:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2872:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* copy data from Rx buffer to application buffer */
2873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             for(offset = 0U; offset < size; offset++) {
2874:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
2875:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2876:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2877:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2878:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return ERROR;
2879:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2880:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2881:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* copy timestamp value from Rx descriptor to application array */
2882:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     timestamp[0] = dma_current_rxdesc->buffer1_addr;
ARM GAS  /tmp/ccCfbOL5.s 			page 52


2883:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     timestamp[1] = dma_current_rxdesc->buffer2_next_desc_addr;
2884:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2885:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer1_addr = dma_current_ptp_rxdesc ->buffer1_addr ;
2886:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
2887:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2888:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
2889:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->status = ENET_RDES0_DAV;
2890:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2891:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* check Rx buffer unavailable flag status */
2892:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (ENET_DMA_STAT & ENET_DMA_STAT_RBU)) {
2893:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
2894:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = ENET_DMA_STAT_RBU;
2895:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
2896:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RPEN = 0U;
2897:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2898:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2899:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2900:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* update the current RxDMA descriptor pointer to the next decriptor in RxDMA decriptor table *
2901:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* chained mode */
2902:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RCHM)) {
2903:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_desc_
2904:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
2905:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(0U != dma_current_ptp_rxdesc->status) {
2906:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
2907:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status);
2908:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2909:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* ponter to the next ptp descriptor */
2910:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc++;
2911:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2912:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
2913:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ring mode */
2914:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RERM)) {
2915:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
2916:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(ENET_DMA_RDTADDR);
2917:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* RDES2 and RDES3 will not be covered by buffer address, so do not need to preserve a 
2918:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             use the same table with RxDMA descriptor */
2919:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status);
2920:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2921:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
2922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_rxdesc
2923:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
2924:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2925:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2926:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2927:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return SUCCESS;
2928:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2929:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2930:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2931:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    send data with timestamp values in application buffer as a transmit packet, when the 
2932:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  buffer: pointer on the application buffer
2933:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
2934:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  length: the length of frame data to be transmitted
2935:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] timestamp: pointer to the table which stores the timestamp high and low
2936:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, timestamp is ignored
2937:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
2938:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2939:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_ptpframe_transmit_normal_mode(uint8_t *buffer, uint32_t length, uint32_t timestamp[]
ARM GAS  /tmp/ccCfbOL5.s 			page 53


2940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2941:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, timeout = 0U;
2942:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag, tdes0_ttmss_flag;
2943:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2944:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
2945:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_DAV)) {
2946:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
2947:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2948:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2949:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* only frame length no more than ENET_MAX_FRAME_SIZE is allowed */
2950:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(length > ENET_MAX_FRAME_SIZE) {
2951:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
2952:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2953:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2954:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has handled data in application */
2955:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
2956:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
2957:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         for(offset = 0U; offset < length; offset++) {
2958:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
2959:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2960:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2961:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the frame length */
2962:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->control_buffer_size = (length & (uint32_t)0x1FFF);
2963:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
2964:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_LSG | ENET_TDES0_FSG;
2965:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
2966:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_DAV;
2967:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2968:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* check Tx buffer unavailable flag status */
2969:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tbu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TBU);
2970:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
2971:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2972:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((RESET != dma_tbu_flag) || (RESET != dma_tu_flag)) {
2973:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
2974:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = (dma_tbu_flag | dma_tu_flag);
2975:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
2976:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
2977:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2978:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2979:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if timestamp pointer is null, indicates that users don't care timestamp in application */
2980:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(NULL != timestamp) {
2981:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* wait for ENET_TDES0_TTMSS flag to be set, a timestamp was captured */
2982:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         do {
2983:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             tdes0_ttmss_flag = (dma_current_txdesc->status & ENET_TDES0_TTMSS);
2984:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
2985:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == tdes0_ttmss_flag) && (timeout < ENET_DELAY_TO));
2986:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2987:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
2988:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
2989:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return ERROR;
2990:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2991:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2992:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear the ENET_TDES0_TTMSS flag */
2993:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc->status &= ~ENET_TDES0_TTMSS;
2994:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the transmit frame */
2995:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timestamp[0] = dma_current_txdesc->buffer1_addr;
2996:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->buffer2_next_desc_addr;
ARM GAS  /tmp/ccCfbOL5.s 			page 54


2997:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer1_addr = dma_current_ptp_txdesc ->buffer1_addr ;
2999:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
3000:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3001:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* update the current TxDMA descriptor pointer to the next decriptor in TxDMA decriptor table *
3002:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* chained mode */
3003:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TCHM)) {
3004:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->buffer2_next_desc_
3005:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
3006:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(0U != dma_current_ptp_txdesc->status) {
3007:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
3008:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->status);
3009:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
3010:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* ponter to the next ptp descriptor */
3011:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc++;
3012:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
3013:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
3014:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ring mode */
3015:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TERM)) {
3016:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
3017:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(ENET_DMA_TDTADDR);
3018:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* TDES2 and TDES3 will not be covered by buffer address, so do not need to preserve a 
3019:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             use the same table with TxDMA descriptor */
3020:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->status);
3021:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
3022:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
3023:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_txdesc
3024:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
3025:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
3026:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
3027:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return SUCCESS;
3028:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3029:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3030:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #endif /* SELECT_DESCRIPTORS_ENHANCED_MODE */
3031:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3032:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3033:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    wakeup frame filter register pointer reset
3034:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
3035:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3036:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3037:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3038:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_wum_filter_register_pointer_reset(void)
3039:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3040:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM |= ENET_MAC_WUM_WUFFRPR;
3041:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3042:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3043:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3044:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    set the remote wakeup frame registers
3045:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  pdata: pointer to buffer data which is written to remote wakeup frame registers (8 
3046:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3047:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3048:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3049:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_wum_filter_config(uint32_t pdata[])
3050:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3051:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U;
3052:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3053:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_RWFF register */
ARM GAS  /tmp/ccCfbOL5.s 			page 55


3054:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     for(num = 0U; num < ETH_WAKEUP_REGISTER_LENGTH; num++) {
3055:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
3056:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
3057:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3058:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3059:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3060:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    enable wakeup management features
3061:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the wake up type which is selected
3062:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3063:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_POWER_DOWN: power down mode
3064:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_MAGIC_PACKET_FRAME: enable a wakeup event due to magic packet reception
3065:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_WAKE_UP_FRAME: enable a wakeup event due to wakeup frame reception
3066:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_GLOBAL_UNICAST: any received unicast frame passed filter is considered t
3067:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3068:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3069:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3070:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_wum_feature_enable(uint32_t feature)
3071:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3072:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM |= feature;
3073:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3074:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3075:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3076:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable wakeup management features
3077:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the wake up type which is selected
3078:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3079:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_MAGIC_PACKET_FRAME: enable a wakeup event due to magic packet reception
3080:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_WAKE_UP_FRAME: enable a wakeup event due to wakeup frame reception
3081:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_GLOBAL_UNICAST: any received unicast frame passed filter is considered t
3082:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3083:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3084:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3085:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_wum_feature_disable(uint32_t feature)
3086:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3087:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM &= (~feature);
3088:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3089:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3090:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3091:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    reset the MAC statistics counters
3092:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
3093:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3094:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3095:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3096:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_msc_counters_reset(void)
3097:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3098:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* reset all counters */
3099:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= ENET_MSC_CTL_CTR;
3100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    enable the MAC statistics counter features
3104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of MAC statistics counter
3105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_COUNTER_STOP_ROLLOVER: counter stop rollover
3107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RESET_ON_READ: reset on read
3108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_COUNTERS_FREEZE: MSC counter freeze
3109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
ARM GAS  /tmp/ccCfbOL5.s 			page 56


3111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_msc_feature_enable(uint32_t feature)
3113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= feature;
3115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable the MAC statistics counter features
3119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of MAC statistics counter
3120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_COUNTER_STOP_ROLLOVER: counter stop rollover
3122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RESET_ON_READ: reset on read
3123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_COUNTERS_FREEZE: MSC counter freeze
3124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_msc_feature_disable(uint32_t feature)
3128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL &= (~feature);
3130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure MAC statistics counters preset mode
3134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  mode: MSC counters preset mode, refer to enet_msc_preset_enum
3135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_PRESET_NONE: do not preset MSC counter
3137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_PRESET_HALF: preset all MSC counters to almost-half(0x7FFF FFF0) value
3138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_PRESET_FULL: preset all MSC counters to almost-full(0xFFFF FFF0) value
3139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_msc_counters_preset_config(enet_msc_preset_enum mode)
3143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL &= ENET_MSC_PRESET_MASK;
3145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= (uint32_t)mode;
3146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get MAC statistics counter
3150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  counter: MSC counters which is selected, refer to enet_msc_counter_enum
3151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_TX_SCCNT: MSC transmitted good frames after a single collision counter
3153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_TX_MSCCNT: MSC transmitted good frames after more than a single collisio
3154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_TX_TGFCNT: MSC transmitted good frames counter
3155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RX_RFCECNT: MSC received frames with CRC error counter
3156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RX_RFAECNT: MSC received frames with alignment error counter
3157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RX_RGUFCNT: MSC received good unicast frames counter
3158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     the MSC counter value
3160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint32_t enet_msc_counters_get(enet_msc_counter_enum counter)
3162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reval;
3164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reval = REG32((ENET + (uint32_t)counter));
3166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
ARM GAS  /tmp/ccCfbOL5.s 			page 57


3168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    enable the PTP features
3172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET PTP mode
3173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RXTX_TIMESTAMP: timestamp function for transmit and receive frames
3175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_TIMESTAMP_INT: timestamp interrupt trigger
3176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ALL_RX_TIMESTAMP: all received frames are taken snapshot
3177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_NONTYPE_FRAME_SNAPSHOT: take snapshot when received non type frame
3178:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_IPV6_FRAME_SNAPSHOT: take snapshot for IPv6 frame
3179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_IPV4_FRAME_SNAPSHOT: take snapshot for IPv4 frame
3180:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FRAME_USE_MACADDRESS_FILTER: use MAC address1-3 to filter the PTP frame
3181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3182:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3183:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3184:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_feature_enable(uint32_t feature)
3185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSCTL |= feature;
3187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable the PTP features
3191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET PTP mode
3192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3193:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RXTX_TIMESTAMP: timestamp function for transmit and receive frames
3194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_TIMESTAMP_INT: timestamp interrupt trigger
3195:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ALL_RX_TIMESTAMP: all received frames are taken snapshot
3196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_NONTYPE_FRAME_SNAPSHOT: take snapshot when received non type frame
3197:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_IPV6_FRAME_SNAPSHOT: take snapshot for IPv6 frame
3198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_IPV4_FRAME_SNAPSHOT: take snapshot for IPv4 frame
3199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FRAME_USE_MACADDRESS_FILTER: use MAC address1-3 to filter the PTP frame
3200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3201:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3202:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_feature_disable(uint32_t feature)
3204:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3205:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSCTL &= ~feature;
3206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3208:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3209:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure the PTP timestamp function
3210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  func: the function of PTP timestamp
3211:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_CKNT_ORDINARY: type of ordinary clock node type for timestamp
3213:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_CKNT_BOUNDARY: type of boundary clock node type for timestamp
3214:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_CKNT_END_TO_END: type of end-to-end transparent clock node type for timestam
3215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_CKNT_PEER_TO_PEER: type of peer-to-peer transparent clock node type for time
3216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_ADDEND_UPDATE: addend register update
3217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_SYSTIME_UPDATE: timestamp update
3218:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_SYSTIME_INIT: timestamp initialize
3219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FINEMODE: the system timestamp uses the fine method for updating
3220:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_COARSEMODE: the system timestamp uses the coarse method for updating
3221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SUBSECOND_DIGITAL_ROLLOVER: digital rollover mode
3222:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SUBSECOND_BINARY_ROLLOVER: binary rollover mode
3223:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SNOOPING_PTP_VERSION_2: version 2
3224:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SNOOPING_PTP_VERSION_1: version 1
ARM GAS  /tmp/ccCfbOL5.s 			page 58


3225:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_EVENT_TYPE_MESSAGES_SNAPSHOT: only event type messages are taken snapshot
3226:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ALL_TYPE_MESSAGES_SNAPSHOT: all type messages are taken snapshot except anno
3227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                                                    management and signaling message
3228:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MASTER_NODE_MESSAGE_SNAPSHOT: snapshot is only take for master node message
3229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SLAVE_NODE_MESSAGE_SNAPSHOT: snapshot is only taken for slave node message
3230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3231:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
3232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_ptp_timestamp_function_config(enet_ptp_function_enum func)
3234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp_config = 0U, temp_state = 0U;
3236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
3237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = SUCCESS;
3238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     switch(func) {
3240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
3241:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_BOUNDARY:
3242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_END_TO_END:
3243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_PEER_TO_PEER:
3244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_PTP_TSCTL &= ~ENET_PTP_TSCTL_CKNT;
3245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_PTP_TSCTL |= (uint32_t)func;
3246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
3247:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_PTP_ADDEND_UPDATE:
3248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* this bit must be read as zero before application set it */
3249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         do {
3250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & ENET_PTP_TSCTL_TMSARU;
3251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
3252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
3253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
3254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
3255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
3256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
3257:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= ENET_PTP_TSCTL_TMSARU;
3258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
3259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
3260:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_PTP_SYSTIME_UPDATE:
3261:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* both the TMSSTU and TMSSTI bits must be read as zero before application set this bit */
3262:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         do {
3263:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & (ENET_PTP_TSCTL_TMSSTU | ENET_PTP_TSCTL_TMSSTI);
3264:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
3265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
3266:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
3267:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
3268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
3269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
3270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= ENET_PTP_TSCTL_TMSSTU;
3271:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
3272:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
3273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_PTP_SYSTIME_INIT:
3274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* this bit must be read as zero before application set it */
3275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         do {
3276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & ENET_PTP_TSCTL_TMSSTI;
3277:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
3278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
3279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
3280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
3281:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
ARM GAS  /tmp/ccCfbOL5.s 			page 59


3282:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
3283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= ENET_PTP_TSCTL_TMSSTI;
3284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
3285:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
3286:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     default:
3287:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp_config = (uint32_t)func & (~BIT(31));
3288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(RESET != ((uint32_t)func & BIT(31))) {
3289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= temp_config;
3290:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
3291:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL &= ~temp_config;
3292:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
3293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
3294:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
3295:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return enet_state;
3297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3298:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3299:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3300:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure system time subsecond increment value
3301:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  subsecond: the value will be added to the subsecond value of system time(0x00000000
3302:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3303:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3305:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_subsecond_increment_config(uint32_t subsecond)
3306:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3307:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_SSINC = PTP_SSINC_STMSSI(subsecond);
3308:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3309:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3310:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3311:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    adjusting the clock frequency only in fine update mode
3312:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  add: the value will be added to the accumulator register to achieve time synchroniz
3313:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3314:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3315:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3316:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_timestamp_addend_config(uint32_t add)
3317:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3318:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSADDEND = add;
3319:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3320:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3321:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3322:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    initialize or add/subtract to second of the system time
3323:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  sign: timestamp update positive or negative sign
3324:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3325:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_ADD_TO_TIME: timestamp update value is added to system time
3326:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_SUBSTRACT_FROM_TIME: timestamp update value is subtracted from system ti
3327:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  second: initializing or adding/subtracting to second of the system time
3328:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  subsecond: the current subsecond of the system time
3329:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 with 0.46 ns accuracy if required accuracy is 20 ns
3330:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3331:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3332:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3333:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_timestamp_update_config(uint32_t sign, uint32_t second, uint32_t subsecond)
3334:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3335:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUH = second;
3336:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUL = sign | PTP_TSUL_TMSUSS(subsecond);
3337:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccCfbOL5.s 			page 60


3339:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3340:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure the expected target time
3341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  second: the expected target second time
3342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  nanosecond: the expected target nanosecond time (signed)
3343:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3344:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3345:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3346:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_expected_time_config(uint32_t second, uint32_t nanosecond)
3347:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3348:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_ETH = second;
3349:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_ETL = nanosecond;
3350:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3351:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3352:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3353:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get the current system time
3354:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
3355:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] systime_struct: pointer to a enet_ptp_systime_struct structure which contains
3356:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 parameters of PTP system time
3357:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 members of the structure and the member values are shown as below:
3358:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                   second: 0x0 - 0xFFFF FFFF
3359:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                   subsecond: 0x0 - 0x7FFF FFFF
3360:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                   sign: ENET_PTP_TIME_POSITIVE, ENET_PTP_TIME_NEGATIVE
3361:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3362:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3363:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_system_time_get(enet_ptp_systime_struct *systime_struct)
3364:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3365:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp_sec = 0U, temp_subs = 0U;
3366:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3367:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* get the value of sysytem time registers */
3368:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     temp_sec = (uint32_t)ENET_PTP_TSH;
3369:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     temp_subs = (uint32_t)ENET_PTP_TSL;
3370:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3371:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* get sysytem time and construct the enet_ptp_systime_struct structure */
3372:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     systime_struct->second = temp_sec;
3373:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     systime_struct->subsecond = GET_PTP_TSL_STMSS(temp_subs);
3374:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     systime_struct->sign = GET_PTP_TSL_STS(temp_subs);
3375:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3376:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3377:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure the PPS output frequency
3379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  freq: PPS output frequency
3380:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3381:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_1HZ: PPS output 1Hz frequency
3382:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_2HZ: PPS output 2Hz frequency
3383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_4HZ: PPS output 4Hz frequency
3384:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_8HZ: PPS output 8Hz frequency
3385:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_16HZ: PPS output 16Hz frequency
3386:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_32HZ: PPS output 32Hz frequency
3387:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_64HZ: PPS output 64Hz frequency
3388:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_128HZ: PPS output 128Hz frequency
3389:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_256HZ: PPS output 256Hz frequency
3390:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_512HZ: PPS output 512Hz frequency
3391:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_1024HZ: PPS output 1024Hz frequency
3392:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_2048HZ: PPS output 2048Hz frequency
3393:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_4096HZ: PPS output 4096Hz frequency
3394:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_8192HZ: PPS output 8192Hz frequency
3395:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_16384HZ: PPS output 16384Hz frequency
ARM GAS  /tmp/ccCfbOL5.s 			page 61


3396:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_32768HZ: PPS output 32768Hz frequency
3397:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3398:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3399:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3400:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_pps_output_frequency_config(uint32_t freq)
3401:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3402:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_PPSCTL = freq;
3403:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3404:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3405:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3406:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    reset the ENET initpara struct, call it before using enet_initpara_config()
3407:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
3408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3409:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3411:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_initpara_reset(void)
3412:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3413:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.option_enable = 0U;
3414:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.forward_frame = 0U;
3415:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dmabus_mode = 0U;
3416:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dma_maxburst = 0U;
3417:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dma_arbitration = 0U;
3418:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.store_forward_mode = 0U;
3419:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dma_function = 0U;
3420:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.vlan_config = 0U;
3421:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.flow_control = 0U;
3422:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_high = 0U;
3423:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_low = 0U;
3424:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.framesfilter_mode = 0U;
3425:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.halfduplex_param = 0U;
3426:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.timer_config = 0U;
3427:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.interframegap = 0U;
3428:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3429:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3430:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3431:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    initialize ENET peripheral with generally concerned parameters, call it by enet_init(
3432:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
3433:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3434:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3435:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3436:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** static void enet_default_init(void)
3437:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3438:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg_value = 0U;
3439:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3440:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* MAC */
3441:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_CFG register */
3442:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value = ENET_MAC_CFG;
3443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= MAC_CFG_MASK;
3444:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= ENET_WATCHDOG_ENABLE | ENET_JABBER_ENABLE | ENET_INTERFRAMEGAP_96BIT \
3445:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_SPEEDMODE_10M | ENET_MODE_HALFDUPLEX | ENET_LOOPBACKMODE_DISABLE \
3446:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_CARRIERSENSE_ENABLE | ENET_RECEIVEOWN_ENABLE \
3447:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_RETRYTRANSMISSION_ENABLE | ENET_BACKOFFLIMIT_10 \
3448:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_DEFERRALCHECK_DISABLE \
3449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_TYPEFRAME_CRC_DROP_DISABLE \
3450:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_AUTO_PADCRC_DROP_DISABLE \
3451:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_CHECKSUMOFFLOAD_DISABLE;
3452:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG = reg_value;
ARM GAS  /tmp/ccCfbOL5.s 			page 62


3453:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3454:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_FRMF register */
3455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF = ENET_SRC_FILTER_DISABLE | ENET_DEST_FILTER_INVERSE_DISABLE \
3456:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                     | ENET_MULTICAST_FILTER_PERFECT | ENET_UNICAST_FILTER_PERFECT \
3457:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                     | ENET_PCFRM_PREVENT_ALL | ENET_BROADCASTFRAMES_ENABLE \
3458:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                     | ENET_PROMISCUOUS_DISABLE | ENET_RX_FILTER_ENABLE;
3459:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3460:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_HLH, ENET_MAC_HLL register */
3461:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_HLH = 0x0U;
3462:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3463:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_HLL = 0x0U;
3464:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3465:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_FCTL, ENET_MAC_FCTH register */
3466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value = ENET_MAC_FCTL;
3467:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= MAC_FCTL_MASK;
3468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= MAC_FCTL_PTM(0) | ENET_ZERO_QUANTA_PAUSE_DISABLE \
3469:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_PAUSETIME_MINUS4 | ENET_UNIQUE_PAUSEDETECT \
3470:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_RX_FLOWCONTROL_DISABLE | ENET_TX_FLOWCONTROL_DISABLE;
3471:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL = reg_value;
3472:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3473:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_VLT register */
3474:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_VLT = ENET_VLANTAGCOMPARISON_16BIT | MAC_VLT_VLTI(0);
3475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3476:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* DMA */
3477:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_DMA_CTL register */
3478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value = ENET_DMA_CTL;
3479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= DMA_CTL_MASK;
3480:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= ENET_TCPIP_CKSUMERROR_DROP | ENET_RX_MODE_STOREFORWARD \
3481:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_FLUSH_RXFRAME_ENABLE | ENET_TX_MODE_STOREFORWARD \
3482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_TX_THRESHOLD_64BYTES | ENET_RX_THRESHOLD_64BYTES \
3483:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_SECONDFRAME_OPT_DISABLE;
3484:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL = reg_value;
3485:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3486:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_DMA_BCTL register */
3487:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value = ENET_DMA_BCTL;
3488:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= DMA_BCTL_MASK;
3489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value = ENET_ADDRESS_ALIGN_ENABLE | ENET_ARBITRATION_RXTX_2_1 \
3490:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 | ENET_RXDP_32BEAT | ENET_PGBL_32BEAT | ENET_RXTX_DIFFERENT_PGBL \
3491:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 | ENET_FIXED_BURST_ENABLE | ENET_MIXED_BURST_DISABLE \
3492:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 | ENET_NORMAL_DESCRIPTOR;
3493:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL = reg_value;
3494:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3495:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #ifndef USE_DELAY
3497:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3498:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    insert a delay time
3499:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  ncount: specifies the delay time length
3500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** static void enet_delay(uint32_t ncount)
3504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
  27              		.loc 1 3504 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
ARM GAS  /tmp/ccCfbOL5.s 			page 63


3505:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     __IO uint32_t delay_time = 0U;
  32              		.loc 1 3505 5 view .LVU1
3504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     __IO uint32_t delay_time = 0U;
  33              		.loc 1 3504 1 is_stmt 0 view .LVU2
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.loc 1 3505 19 view .LVU3
  38 0002 0023     		movs	r3, #0
  39 0004 0193     		str	r3, [sp, #4]
3506:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3507:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     for(delay_time = ncount; delay_time != 0U; delay_time--) {
  40              		.loc 1 3507 5 is_stmt 1 view .LVU4
  41              		.loc 1 3507 20 is_stmt 0 view .LVU5
  42 0006 0190     		str	r0, [sp, #4]
  43              	.L2:
  44              		.loc 1 3507 41 is_stmt 1 discriminator 1 view .LVU6
  45 0008 019B     		ldr	r3, [sp, #4]
  46 000a 0BB9     		cbnz	r3, .L3
3508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
3509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
  47              		.loc 1 3509 1 is_stmt 0 view .LVU7
  48 000c 02B0     		add	sp, sp, #8
  49              	.LCFI1:
  50              		.cfi_remember_state
  51              		.cfi_def_cfa_offset 0
  52              		@ sp needed
  53 000e 7047     		bx	lr
  54              	.L3:
  55              	.LCFI2:
  56              		.cfi_restore_state
3508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
  57              		.loc 1 3508 5 is_stmt 1 discriminator 3 view .LVU8
3507:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
  58              		.loc 1 3507 58 discriminator 3 view .LVU9
  59 0010 019B     		ldr	r3, [sp, #4]
  60 0012 013B     		subs	r3, r3, #1
  61 0014 0193     		str	r3, [sp, #4]
  62 0016 F7E7     		b	.L2
  63              		.cfi_endproc
  64              	.LFE199:
  66              		.section	.text.enet_initpara_config,"ax",%progbits
  67              		.align	1
  68              		.global	enet_initpara_config
  69              		.syntax unified
  70              		.thumb
  71              		.thumb_func
  73              	enet_initpara_config:
  74              	.LVL1:
  75              	.LFB117:
 229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     switch(option) {
  76              		.loc 1 229 1 view -0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
 230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
ARM GAS  /tmp/ccCfbOL5.s 			page 64


  81              		.loc 1 230 5 view .LVU11
  82 0000 8028     		cmp	r0, #128
  83 0002 5ED0     		beq	.L5
  84 0004 15D8     		bhi	.L6
  85 0006 0828     		cmp	r0, #8
  86 0008 0CD8     		bhi	.L7
  87 000a 0028     		cmp	r0, #0
  88 000c 00F08980 		beq	.L4
  89 0010 0138     		subs	r0, r0, #1
  90              	.LVL2:
 230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
  91              		.loc 1 230 5 is_stmt 0 view .LVU12
  92 0012 0728     		cmp	r0, #7
  93 0014 00F28580 		bhi	.L4
  94 0018 DFE800F0 		tbb	[pc, r0]
  95              	.L10:
  96 001c 20       		.byte	(.L13-.L10)/2
  97 001d 27       		.byte	(.L12-.L10)/2
  98 001e 83       		.byte	(.L4-.L10)/2
  99 001f 2E       		.byte	(.L11-.L10)/2
 100 0020 83       		.byte	(.L4-.L10)/2
 101 0021 83       		.byte	(.L4-.L10)/2
 102 0022 83       		.byte	(.L4-.L10)/2
 103 0023 35       		.byte	(.L9-.L10)/2
 104              	.LVL3:
 105              		.p2align 1
 106              	.L7:
 230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 107              		.loc 1 230 5 view .LVU13
 108 0024 2028     		cmp	r0, #32
 109 0026 3CD0     		beq	.L14
 110 0028 4028     		cmp	r0, #64
 111 002a 43D0     		beq	.L15
 112 002c 1028     		cmp	r0, #16
 113 002e 31D0     		beq	.L16
 114 0030 7047     		bx	lr
 115              	.L6:
 116 0032 B0F5006F 		cmp	r0, #2048
 117 0036 60D0     		beq	.L17
 118 0038 09D8     		bhi	.L18
 119 003a B0F5007F 		cmp	r0, #512
 120 003e 4ED0     		beq	.L19
 121 0040 B0F5806F 		cmp	r0, #1024
 122 0044 52D0     		beq	.L20
 123 0046 B0F5807F 		cmp	r0, #256
 124 004a 41D0     		beq	.L21
 125 004c 7047     		bx	lr
 126              	.L18:
 127 004e B0F5805F 		cmp	r0, #4096
 128 0052 59D0     		beq	.L22
 129 0054 B0F5005F 		cmp	r0, #8192
 130 0058 5DD0     		beq	.L23
 131 005a 7047     		bx	lr
 132              	.LVL4:
 133              	.L13:
 233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.forward_frame = para;
 134              		.loc 1 233 9 is_stmt 1 view .LVU14
ARM GAS  /tmp/ccCfbOL5.s 			page 65


 233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.forward_frame = para;
 135              		.loc 1 233 37 is_stmt 0 view .LVU15
 136 005c 314B     		ldr	r3, .L28
 137 005e 1A68     		ldr	r2, [r3]
 138 0060 42F00102 		orr	r2, r2, #1
 234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 139              		.loc 1 234 37 view .LVU16
 140 0064 C3E90021 		strd	r2, r1, [r3]
 235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case DMABUS_OPTION:
 141              		.loc 1 235 9 is_stmt 1 view .LVU17
 142 0068 7047     		bx	lr
 143              	.L12:
 238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dmabus_mode = para;
 144              		.loc 1 238 9 view .LVU18
 238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dmabus_mode = para;
 145              		.loc 1 238 37 is_stmt 0 view .LVU19
 146 006a 2E4B     		ldr	r3, .L28
 147 006c 1A68     		ldr	r2, [r3]
 239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 148              		.loc 1 239 35 view .LVU20
 149 006e 9960     		str	r1, [r3, #8]
 238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dmabus_mode = para;
 150              		.loc 1 238 37 view .LVU21
 151 0070 42F00202 		orr	r2, r2, #2
 152 0074 1A60     		str	r2, [r3]
 239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 153              		.loc 1 239 9 is_stmt 1 view .LVU22
 240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case DMA_MAXBURST_OPTION:
 154              		.loc 1 240 9 view .LVU23
 155 0076 7047     		bx	lr
 156              	.L11:
 243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dma_maxburst = para;
 157              		.loc 1 243 9 view .LVU24
 243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dma_maxburst = para;
 158              		.loc 1 243 37 is_stmt 0 view .LVU25
 159 0078 2A4B     		ldr	r3, .L28
 160 007a 1A68     		ldr	r2, [r3]
 244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 161              		.loc 1 244 36 view .LVU26
 162 007c D960     		str	r1, [r3, #12]
 243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dma_maxburst = para;
 163              		.loc 1 243 37 view .LVU27
 164 007e 42F00402 		orr	r2, r2, #4
 165 0082 1A60     		str	r2, [r3]
 244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 166              		.loc 1 244 9 is_stmt 1 view .LVU28
 245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case DMA_ARBITRATION_OPTION:
 167              		.loc 1 245 9 view .LVU29
 168 0084 7047     		bx	lr
 169              	.L9:
 248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dma_arbitration = para;
 170              		.loc 1 248 9 view .LVU30
 248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dma_arbitration = para;
 171              		.loc 1 248 37 is_stmt 0 view .LVU31
 172 0086 274B     		ldr	r3, .L28
 173 0088 1A68     		ldr	r2, [r3]
 249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
ARM GAS  /tmp/ccCfbOL5.s 			page 66


 174              		.loc 1 249 39 view .LVU32
 175 008a 1961     		str	r1, [r3, #16]
 248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dma_arbitration = para;
 176              		.loc 1 248 37 view .LVU33
 177 008c 42F00802 		orr	r2, r2, #8
 178 0090 1A60     		str	r2, [r3]
 249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 179              		.loc 1 249 9 is_stmt 1 view .LVU34
 250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case STORE_OPTION:
 180              		.loc 1 250 9 view .LVU35
 181 0092 7047     		bx	lr
 182              	.LVL5:
 183              	.L16:
 253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.store_forward_mode = para;
 184              		.loc 1 253 9 view .LVU36
 253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.store_forward_mode = para;
 185              		.loc 1 253 37 is_stmt 0 view .LVU37
 186 0094 234B     		ldr	r3, .L28
 187 0096 1A68     		ldr	r2, [r3]
 254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 188              		.loc 1 254 42 view .LVU38
 189 0098 5961     		str	r1, [r3, #20]
 253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.store_forward_mode = para;
 190              		.loc 1 253 37 view .LVU39
 191 009a 42F01002 		orr	r2, r2, #16
 192 009e 1A60     		str	r2, [r3]
 254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 193              		.loc 1 254 9 is_stmt 1 view .LVU40
 255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case DMA_OPTION:
 194              		.loc 1 255 9 view .LVU41
 195 00a0 7047     		bx	lr
 196              	.L14:
 258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 197              		.loc 1 258 9 view .LVU42
 258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 198              		.loc 1 258 37 is_stmt 0 view .LVU43
 199 00a2 204B     		ldr	r3, .L28
 200 00a4 1A68     		ldr	r2, [r3]
 261:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #endif /* SELECT_DESCRIPTORS_ENHANCED_MODE */
 201              		.loc 1 261 14 view .LVU44
 202 00a6 21F08001 		bic	r1, r1, #128
 203              	.LVL6:
 258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 204              		.loc 1 258 37 view .LVU45
 205 00aa 42F02002 		orr	r2, r2, #32
 206 00ae 1A60     		str	r2, [r3]
 261:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #endif /* SELECT_DESCRIPTORS_ENHANCED_MODE */
 207              		.loc 1 261 9 is_stmt 1 view .LVU46
 208              	.LVL7:
 264:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 209              		.loc 1 264 9 view .LVU47
 264:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 210              		.loc 1 264 36 is_stmt 0 view .LVU48
 211 00b0 9961     		str	r1, [r3, #24]
 265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case VLAN_OPTION:
 212              		.loc 1 265 9 is_stmt 1 view .LVU49
 213 00b2 7047     		bx	lr
ARM GAS  /tmp/ccCfbOL5.s 			page 67


 214              	.LVL8:
 215              	.L15:
 268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.vlan_config = para;
 216              		.loc 1 268 9 view .LVU50
 268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.vlan_config = para;
 217              		.loc 1 268 37 is_stmt 0 view .LVU51
 218 00b4 1B4B     		ldr	r3, .L28
 219 00b6 1A68     		ldr	r2, [r3]
 269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 220              		.loc 1 269 35 view .LVU52
 221 00b8 D961     		str	r1, [r3, #28]
 268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.vlan_config = para;
 222              		.loc 1 268 37 view .LVU53
 223 00ba 42F04002 		orr	r2, r2, #64
 224 00be 1A60     		str	r2, [r3]
 269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 225              		.loc 1 269 9 is_stmt 1 view .LVU54
 270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FLOWCTL_OPTION:
 226              		.loc 1 270 9 view .LVU55
 227 00c0 7047     		bx	lr
 228              	.L5:
 273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.flow_control = para;
 229              		.loc 1 273 9 view .LVU56
 273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.flow_control = para;
 230              		.loc 1 273 37 is_stmt 0 view .LVU57
 231 00c2 184B     		ldr	r3, .L28
 232 00c4 1A68     		ldr	r2, [r3]
 274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 233              		.loc 1 274 36 view .LVU58
 234 00c6 1962     		str	r1, [r3, #32]
 273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.flow_control = para;
 235              		.loc 1 273 37 view .LVU59
 236 00c8 42F08002 		orr	r2, r2, #128
 237 00cc 1A60     		str	r2, [r3]
 274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 238              		.loc 1 274 9 is_stmt 1 view .LVU60
 275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case HASHH_OPTION:
 239              		.loc 1 275 9 view .LVU61
 240 00ce 7047     		bx	lr
 241              	.L21:
 278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_high = para;
 242              		.loc 1 278 9 view .LVU62
 278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_high = para;
 243              		.loc 1 278 37 is_stmt 0 view .LVU63
 244 00d0 144B     		ldr	r3, .L28
 245 00d2 1A68     		ldr	r2, [r3]
 279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 246              		.loc 1 279 38 view .LVU64
 247 00d4 5962     		str	r1, [r3, #36]
 278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_high = para;
 248              		.loc 1 278 37 view .LVU65
 249 00d6 42F48072 		orr	r2, r2, #256
 250 00da 1A60     		str	r2, [r3]
 279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 251              		.loc 1 279 9 is_stmt 1 view .LVU66
 280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case HASHL_OPTION:
 252              		.loc 1 280 9 view .LVU67
ARM GAS  /tmp/ccCfbOL5.s 			page 68


 253 00dc 7047     		bx	lr
 254              	.L19:
 283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_low = para;
 255              		.loc 1 283 9 view .LVU68
 283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_low = para;
 256              		.loc 1 283 37 is_stmt 0 view .LVU69
 257 00de 114B     		ldr	r3, .L28
 258 00e0 1A68     		ldr	r2, [r3]
 284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 259              		.loc 1 284 37 view .LVU70
 260 00e2 9962     		str	r1, [r3, #40]
 283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_low = para;
 261              		.loc 1 283 37 view .LVU71
 262 00e4 42F40072 		orr	r2, r2, #512
 263 00e8 1A60     		str	r2, [r3]
 284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 264              		.loc 1 284 9 is_stmt 1 view .LVU72
 285:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FILTER_OPTION:
 265              		.loc 1 285 9 view .LVU73
 266 00ea 7047     		bx	lr
 267              	.L20:
 288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.framesfilter_mode = para;
 268              		.loc 1 288 9 view .LVU74
 288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.framesfilter_mode = para;
 269              		.loc 1 288 37 is_stmt 0 view .LVU75
 270 00ec 0D4B     		ldr	r3, .L28
 271 00ee 1A68     		ldr	r2, [r3]
 289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 272              		.loc 1 289 41 view .LVU76
 273 00f0 D962     		str	r1, [r3, #44]
 288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.framesfilter_mode = para;
 274              		.loc 1 288 37 view .LVU77
 275 00f2 42F48062 		orr	r2, r2, #1024
 276 00f6 1A60     		str	r2, [r3]
 289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 277              		.loc 1 289 9 is_stmt 1 view .LVU78
 290:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case HALFDUPLEX_OPTION:
 278              		.loc 1 290 9 view .LVU79
 279 00f8 7047     		bx	lr
 280              	.L17:
 293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.halfduplex_param = para;
 281              		.loc 1 293 9 view .LVU80
 293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.halfduplex_param = para;
 282              		.loc 1 293 37 is_stmt 0 view .LVU81
 283 00fa 0A4B     		ldr	r3, .L28
 284 00fc 1A68     		ldr	r2, [r3]
 294:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 285              		.loc 1 294 40 view .LVU82
 286 00fe 1963     		str	r1, [r3, #48]
 293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.halfduplex_param = para;
 287              		.loc 1 293 37 view .LVU83
 288 0100 42F40062 		orr	r2, r2, #2048
 289 0104 1A60     		str	r2, [r3]
 294:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 290              		.loc 1 294 9 is_stmt 1 view .LVU84
 295:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case TIMER_OPTION:
 291              		.loc 1 295 9 view .LVU85
ARM GAS  /tmp/ccCfbOL5.s 			page 69


 292 0106 7047     		bx	lr
 293              	.L22:
 298:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.timer_config = para;
 294              		.loc 1 298 9 view .LVU86
 298:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.timer_config = para;
 295              		.loc 1 298 37 is_stmt 0 view .LVU87
 296 0108 064B     		ldr	r3, .L28
 297 010a 1A68     		ldr	r2, [r3]
 299:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 298              		.loc 1 299 36 view .LVU88
 299 010c 5963     		str	r1, [r3, #52]
 298:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.timer_config = para;
 300              		.loc 1 298 37 view .LVU89
 301 010e 42F48052 		orr	r2, r2, #4096
 302 0112 1A60     		str	r2, [r3]
 299:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 303              		.loc 1 299 9 is_stmt 1 view .LVU90
 300:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case INTERFRAMEGAP_OPTION:
 304              		.loc 1 300 9 view .LVU91
 305 0114 7047     		bx	lr
 306              	.L23:
 303:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.interframegap = para;
 307              		.loc 1 303 9 view .LVU92
 303:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.interframegap = para;
 308              		.loc 1 303 37 is_stmt 0 view .LVU93
 309 0116 034B     		ldr	r3, .L28
 310 0118 1A68     		ldr	r2, [r3]
 304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 311              		.loc 1 304 37 view .LVU94
 312 011a 9963     		str	r1, [r3, #56]
 303:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.interframegap = para;
 313              		.loc 1 303 37 view .LVU95
 314 011c 42F40052 		orr	r2, r2, #8192
 315 0120 1A60     		str	r2, [r3]
 304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 316              		.loc 1 304 9 is_stmt 1 view .LVU96
 305:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     default:
 317              		.loc 1 305 9 view .LVU97
 318              	.LVL9:
 319              	.L4:
 309:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 320              		.loc 1 309 1 is_stmt 0 view .LVU98
 321 0122 7047     		bx	lr
 322              	.L29:
 323              		.align	2
 324              	.L28:
 325 0124 00000000 		.word	enet_initpara
 326              		.cfi_endproc
 327              	.LFE117:
 329              		.section	.text.enet_software_reset,"ax",%progbits
 330              		.align	1
 331              		.global	enet_software_reset
 332              		.syntax unified
 333              		.thumb
 334              		.thumb_func
 336              	enet_software_reset:
 337              	.LFB119:
ARM GAS  /tmp/ccCfbOL5.s 			page 70


 630:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 338              		.loc 1 630 1 is_stmt 1 view -0
 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 0
 341              		@ frame_needed = 0, uses_anonymous_args = 0
 342              		@ link register save eliminated.
 631:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 343              		.loc 1 631 5 view .LVU100
 344              	.LVL10:
 632:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t dma_flag;
 345              		.loc 1 632 5 view .LVU101
 633:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 346              		.loc 1 633 5 view .LVU102
 636:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 347              		.loc 1 636 5 view .LVU103
 348 0000 074B     		ldr	r3, .L37
 349 0002 1A68     		ldr	r2, [r3]
 636:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 350              		.loc 1 636 19 is_stmt 0 view .LVU104
 351 0004 42F00102 		orr	r2, r2, #1
 352 0008 1A60     		str	r2, [r3]
 353 000a 064A     		ldr	r2, .L37+4
 354              	.LVL11:
 355              	.L32:
 639:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_flag = (ENET_DMA_BCTL & ENET_DMA_BCTL_SWR);
 356              		.loc 1 639 5 is_stmt 1 discriminator 2 view .LVU105
 640:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
 357              		.loc 1 640 9 discriminator 2 view .LVU106
 640:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
 358              		.loc 1 640 21 is_stmt 0 discriminator 2 view .LVU107
 359 000c 1968     		ldr	r1, [r3]
 360              	.LVL12:
 641:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } while((RESET != dma_flag) && (ENET_DELAY_TO != timeout));
 361              		.loc 1 641 9 is_stmt 1 discriminator 2 view .LVU108
 642:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 362              		.loc 1 642 33 discriminator 2 view .LVU109
 363 000e C907     		lsls	r1, r1, #31
 364              	.LVL13:
 642:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 365              		.loc 1 642 33 is_stmt 0 discriminator 2 view .LVU110
 366 0010 01D5     		bpl	.L31
 642:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 367              		.loc 1 642 33 discriminator 1 view .LVU111
 368 0012 013A     		subs	r2, r2, #1
 369              	.LVL14:
 642:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 370              		.loc 1 642 33 discriminator 1 view .LVU112
 371 0014 FAD1     		bne	.L32
 372              	.LVL15:
 373              	.L31:
 645:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 374              		.loc 1 645 5 is_stmt 1 view .LVU113
 645:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 375              		.loc 1 645 18 is_stmt 0 view .LVU114
 376 0016 1868     		ldr	r0, [r3]
 377              	.LVL16:
 649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
ARM GAS  /tmp/ccCfbOL5.s 			page 71


 378              		.loc 1 649 5 is_stmt 1 view .LVU115
 649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 379              		.loc 1 649 12 is_stmt 0 view .LVU116
 380 0018 C043     		mvns	r0, r0
 381              	.LVL17:
 650:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 382              		.loc 1 650 1 view .LVU117
 383 001a 00F00100 		and	r0, r0, #1
 384              	.LVL18:
 650:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 385              		.loc 1 650 1 view .LVU118
 386 001e 7047     		bx	lr
 387              	.L38:
 388              		.align	2
 389              	.L37:
 390 0020 00900240 		.word	1073909760
 391 0024 FFFF0400 		.word	327679
 392              		.cfi_endproc
 393              	.LFE119:
 395              		.section	.text.enet_descriptors_chain_init,"ax",%progbits
 396              		.align	1
 397              		.global	enet_descriptors_chain_init
 398              		.syntax unified
 399              		.thumb
 400              		.thumb_func
 402              	enet_descriptors_chain_init:
 403              	.LVL19:
 404              	.LFB121:
 734:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 405              		.loc 1 734 1 is_stmt 1 view -0
 406              		.cfi_startproc
 407              		@ args = 0, pretend = 0, frame = 0
 408              		@ frame_needed = 0, uses_anonymous_args = 0
 735:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 409              		.loc 1 735 5 view .LVU120
 736:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 410              		.loc 1 736 5 view .LVU121
 737:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 411              		.loc 1 737 5 view .LVU122
 738:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 412              		.loc 1 738 5 view .LVU123
 741:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 413              		.loc 1 741 5 view .LVU124
 741:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 414              		.loc 1 741 7 is_stmt 0 view .LVU125
 415 0000 B0F5E00F 		cmp	r0, #7340032
 734:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 416              		.loc 1 734 1 view .LVU126
 417 0004 30B5     		push	{r4, r5, lr}
 418              	.LCFI3:
 419              		.cfi_def_cfa_offset 12
 420              		.cfi_offset 4, -12
 421              		.cfi_offset 5, -8
 422              		.cfi_offset 14, -4
 423 0006 154A     		ldr	r2, .L45
 741:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 424              		.loc 1 741 7 view .LVU127
ARM GAS  /tmp/ccCfbOL5.s 			page 72


 425 0008 1CD1     		bne	.L40
 743:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 426              		.loc 1 743 9 is_stmt 1 view .LVU128
 427              	.LVL20:
 744:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 428              		.loc 1 744 9 view .LVU129
 745:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 429              		.loc 1 745 9 view .LVU130
 746:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 430              		.loc 1 746 9 view .LVU131
 749:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 431              		.loc 1 749 9 view .LVU132
 752:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 432              		.loc 1 752 9 view .LVU133
 752:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 433              		.loc 1 752 28 is_stmt 0 view .LVU134
 434 000a 154B     		ldr	r3, .L45+4
 752:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 435              		.loc 1 752 26 view .LVU135
 436 000c 1361     		str	r3, [r2, #16]
 753:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 437              		.loc 1 753 9 is_stmt 1 view .LVU136
 753:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 438              		.loc 1 753 28 is_stmt 0 view .LVU137
 439 000e 154A     		ldr	r2, .L45+8
 744:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 440              		.loc 1 744 13 view .LVU138
 441 0010 1549     		ldr	r1, .L45+12
 753:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 442              		.loc 1 753 28 view .LVU139
 443 0012 1360     		str	r3, [r2]
 736:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 444              		.loc 1 736 32 view .LVU140
 445 0014 0024     		movs	r4, #0
 749:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 446              		.loc 1 749 21 view .LVU141
 447 0016 4FF48010 		mov	r0, #1048576
 448              	.LVL21:
 449              	.L41:
 771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 450              		.loc 1 771 5 is_stmt 1 view .LVU142
 771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 451              		.loc 1 771 28 is_stmt 0 view .LVU143
 452 001a 144D     		ldr	r5, .L45+16
 453 001c 0022     		movs	r2, #0
 454 001e 2A60     		str	r2, [r5]
 772:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 455              		.loc 1 772 5 is_stmt 1 view .LVU144
 772:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 456              		.loc 1 772 28 is_stmt 0 view .LVU145
 457 0020 134D     		ldr	r5, .L45+20
 458 0022 2A60     		str	r2, [r5]
 775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 459              		.loc 1 775 5 is_stmt 1 view .LVU146
 775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 460              		.loc 1 775 23 view .LVU147
 461 0024 03F11002 		add	r2, r3, #16
ARM GAS  /tmp/ccCfbOL5.s 			page 73


 462 0028 03F15005 		add	r5, r3, #80
 463              	.LVL22:
 464              	.L43:
 777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 465              		.loc 1 777 9 view .LVU148
 780:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 466              		.loc 1 780 9 view .LVU149
 785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 467              		.loc 1 785 11 is_stmt 0 view .LVU150
 468 002c AA42     		cmp	r2, r5
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 469              		.loc 1 782 28 view .LVU151
 470 002e 42F8081C 		str	r1, [r2, #-8]
 781:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 471              		.loc 1 781 35 view .LVU152
 472 0032 42E90404 		strd	r0, r4, [r2, #-16]
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 473              		.loc 1 782 9 is_stmt 1 view .LVU153
 785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 474              		.loc 1 785 9 view .LVU154
 785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 475              		.loc 1 785 11 is_stmt 0 view .LVU155
 476 0036 01F2F451 		addw	r1, r1, #1524
 477 003a 0DD0     		beq	.L42
 787:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 478              		.loc 1 787 13 is_stmt 1 view .LVU156
 479 003c 42F8042C 		str	r2, [r2, #-4]
 775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 480              		.loc 1 775 35 view .LVU157
 775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 481              		.loc 1 775 23 view .LVU158
 482 0040 1032     		adds	r2, r2, #16
 483              	.LVL23:
 775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 484              		.loc 1 775 23 is_stmt 0 view .LVU159
 485 0042 F3E7     		b	.L43
 486              	.LVL24:
 487              	.L40:
 757:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 488              		.loc 1 757 9 is_stmt 1 view .LVU160
 758:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 489              		.loc 1 758 9 view .LVU161
 759:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 490              		.loc 1 759 9 view .LVU162
 760:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 491              		.loc 1 760 9 view .LVU163
 763:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 492              		.loc 1 763 9 view .LVU164
 765:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 493              		.loc 1 765 9 view .LVU165
 768:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 494              		.loc 1 768 9 view .LVU166
 768:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 495              		.loc 1 768 28 is_stmt 0 view .LVU167
 496 0044 0B4B     		ldr	r3, .L45+24
 768:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 497              		.loc 1 768 26 view .LVU168
ARM GAS  /tmp/ccCfbOL5.s 			page 74


 498 0046 D360     		str	r3, [r2, #12]
 769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 499              		.loc 1 769 9 is_stmt 1 view .LVU169
 769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 500              		.loc 1 769 28 is_stmt 0 view .LVU170
 501 0048 0B4A     		ldr	r2, .L45+28
 758:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 502              		.loc 1 758 13 view .LVU171
 503 004a 0C49     		ldr	r1, .L45+32
 769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 504              		.loc 1 769 28 view .LVU172
 505 004c 1360     		str	r3, [r2]
 765:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 506              		.loc 1 765 22 view .LVU173
 507 004e 44F2F454 		movw	r4, #17908
 763:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 508              		.loc 1 763 21 view .LVU174
 509 0052 4FF00040 		mov	r0, #-2147483648
 510              	.LVL25:
 763:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 511              		.loc 1 763 21 view .LVU175
 512 0056 E0E7     		b	.L41
 513              	.LVL26:
 514              	.L42:
 791:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 515              		.loc 1 791 13 is_stmt 1 view .LVU176
 516 0058 DB64     		str	r3, [r3, #76]
 775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 517              		.loc 1 775 35 view .LVU177
 518              	.LVL27:
 775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 519              		.loc 1 775 23 view .LVU178
 794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 520              		.loc 1 794 1 is_stmt 0 view .LVU179
 521 005a 30BD     		pop	{r4, r5, pc}
 522              	.LVL28:
 523              	.L46:
 794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 524              		.loc 1 794 1 view .LVU180
 525              		.align	2
 526              	.L45:
 527 005c 00900240 		.word	1073909760
 528 0060 00000000 		.word	txdesc_tab
 529 0064 00000000 		.word	dma_current_txdesc
 530 0068 00000000 		.word	tx_buff
 531 006c 00000000 		.word	dma_current_ptp_rxdesc
 532 0070 00000000 		.word	dma_current_ptp_txdesc
 533 0074 00000000 		.word	rxdesc_tab
 534 0078 00000000 		.word	dma_current_rxdesc
 535 007c 00000000 		.word	rx_buff
 536              		.cfi_endproc
 537              	.LFE121:
 539              		.section	.text.enet_descriptors_ring_init,"ax",%progbits
 540              		.align	1
 541              		.global	enet_descriptors_ring_init
 542              		.syntax unified
 543              		.thumb
ARM GAS  /tmp/ccCfbOL5.s 			page 75


 544              		.thumb_func
 546              	enet_descriptors_ring_init:
 547              	.LVL29:
 548              	.LFB122:
 806:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 549              		.loc 1 806 1 is_stmt 1 view -0
 550              		.cfi_startproc
 551              		@ args = 0, pretend = 0, frame = 0
 552              		@ frame_needed = 0, uses_anonymous_args = 0
 807:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 553              		.loc 1 807 5 view .LVU182
 808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
 554              		.loc 1 808 5 view .LVU183
 809:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc_tab;
 555              		.loc 1 809 5 view .LVU184
 810:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 556              		.loc 1 810 5 view .LVU185
 811:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 557              		.loc 1 811 5 view .LVU186
 814:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 558              		.loc 1 814 5 view .LVU187
 559 0000 1B4A     		ldr	r2, .L54
 560 0002 1368     		ldr	r3, [r2]
 814:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 561              		.loc 1 814 19 is_stmt 0 view .LVU188
 562 0004 23F07C03 		bic	r3, r3, #124
 806:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 563              		.loc 1 806 1 view .LVU189
 564 0008 F0B5     		push	{r4, r5, r6, r7, lr}
 565              	.LCFI4:
 566              		.cfi_def_cfa_offset 20
 567              		.cfi_offset 4, -20
 568              		.cfi_offset 5, -16
 569              		.cfi_offset 6, -12
 570              		.cfi_offset 7, -8
 571              		.cfi_offset 14, -4
 814:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 572              		.loc 1 814 19 view .LVU190
 573 000a 1360     		str	r3, [r2]
 815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 574              		.loc 1 815 5 is_stmt 1 view .LVU191
 815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 575              		.loc 1 815 19 is_stmt 0 view .LVU192
 576 000c 1368     		ldr	r3, [r2]
 577 000e 1360     		str	r3, [r2]
 818:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 578              		.loc 1 818 5 is_stmt 1 view .LVU193
 818:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 579              		.loc 1 818 7 is_stmt 0 view .LVU194
 580 0010 B0F5E00F 		cmp	r0, #7340032
 581 0014 1ED1     		bne	.L48
 820:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 582              		.loc 1 820 9 is_stmt 1 view .LVU195
 583              	.LVL30:
 821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 584              		.loc 1 821 9 view .LVU196
 822:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
ARM GAS  /tmp/ccCfbOL5.s 			page 76


 585              		.loc 1 822 9 view .LVU197
 823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 586              		.loc 1 823 9 view .LVU198
 826:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 587              		.loc 1 826 9 view .LVU199
 826:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 588              		.loc 1 826 28 is_stmt 0 view .LVU200
 589 0016 174B     		ldr	r3, .L54+4
 826:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 590              		.loc 1 826 26 view .LVU201
 591 0018 1361     		str	r3, [r2, #16]
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 592              		.loc 1 827 9 is_stmt 1 view .LVU202
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 593              		.loc 1 827 28 is_stmt 0 view .LVU203
 594 001a 174A     		ldr	r2, .L54+8
 821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 595              		.loc 1 821 13 view .LVU204
 596 001c 174D     		ldr	r5, .L54+12
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 597              		.loc 1 827 28 view .LVU205
 598 001e 1360     		str	r3, [r2]
 808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
 599              		.loc 1 808 32 view .LVU206
 600 0020 0021     		movs	r1, #0
 808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
 601              		.loc 1 808 14 view .LVU207
 602 0022 0C46     		mov	r4, r1
 603              	.LVL31:
 604              	.L49:
 845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 605              		.loc 1 845 5 is_stmt 1 view .LVU208
 845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 606              		.loc 1 845 28 is_stmt 0 view .LVU209
 607 0024 164E     		ldr	r6, .L54+16
 608 0026 0022     		movs	r2, #0
 609 0028 3260     		str	r2, [r6]
 846:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 610              		.loc 1 846 5 is_stmt 1 view .LVU210
 846:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 611              		.loc 1 846 28 is_stmt 0 view .LVU211
 612 002a 164E     		ldr	r6, .L54+20
 613 002c 3260     		str	r2, [r6]
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 614              		.loc 1 849 5 is_stmt 1 view .LVU212
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 615              		.loc 1 849 23 view .LVU213
 856:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 616              		.loc 1 856 28 is_stmt 0 view .LVU214
 617 002e 40F2F456 		movw	r6, #1524
 618              	.LVL32:
 619              	.L53:
 851:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 620              		.loc 1 851 9 is_stmt 1 view .LVU215
 854:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 621              		.loc 1 854 9 view .LVU216
 856:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccCfbOL5.s 			page 77


 622              		.loc 1 856 28 is_stmt 0 view .LVU217
 623 0032 06FB0257 		mla	r7, r6, r2, r5
 859:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 624              		.loc 1 859 11 view .LVU218
 625 0036 042A     		cmp	r2, #4
 855:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 626              		.loc 1 855 35 view .LVU219
 627 0038 C3E90041 		strd	r4, r1, [r3]
 856:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 628              		.loc 1 856 9 is_stmt 1 view .LVU220
 856:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 629              		.loc 1 856 28 is_stmt 0 view .LVU221
 630 003c 9F60     		str	r7, [r3, #8]
 859:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 631              		.loc 1 859 9 is_stmt 1 view .LVU222
 859:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 632              		.loc 1 859 11 is_stmt 0 view .LVU223
 633 003e 13D1     		bne	.L50
 860:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 634              		.loc 1 860 13 is_stmt 1 view .LVU224
 860:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 635              		.loc 1 860 15 is_stmt 0 view .LVU225
 636 0040 B0F5E00F 		cmp	r0, #7340032
 862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
 637              		.loc 1 862 17 is_stmt 1 view .LVU226
 862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
 638              		.loc 1 862 30 is_stmt 0 view .LVU227
 639 0044 0BBF     		itete	eq
 640 0046 44F40014 		orreq	r4, r4, #2097152
 641              	.LVL33:
 865:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 642              		.loc 1 865 43 view .LVU228
 643 004a 41F40041 		orrne	r1, r1, #32768
 644              	.LVL34:
 862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
 645              		.loc 1 862 30 view .LVU229
 646 004e 1C60     		streq	r4, [r3]
 647              	.LVL35:
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 648              		.loc 1 849 35 is_stmt 1 view .LVU230
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 649              		.loc 1 849 23 view .LVU231
 865:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 650              		.loc 1 865 17 view .LVU232
 865:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 651              		.loc 1 865 43 is_stmt 0 view .LVU233
 652 0050 5960     		strne	r1, [r3, #4]
 653              	.LVL36:
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 654              		.loc 1 849 35 is_stmt 1 view .LVU234
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 655              		.loc 1 849 23 view .LVU235
 869:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 656              		.loc 1 869 1 is_stmt 0 view .LVU236
 657 0052 F0BD     		pop	{r4, r5, r6, r7, pc}
 658              	.LVL37:
 659              	.L48:
ARM GAS  /tmp/ccCfbOL5.s 			page 78


 831:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 660              		.loc 1 831 9 is_stmt 1 view .LVU237
 832:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 661              		.loc 1 832 9 view .LVU238
 833:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 662              		.loc 1 833 9 view .LVU239
 834:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 663              		.loc 1 834 9 view .LVU240
 837:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* set buffer1 size */
 664              		.loc 1 837 9 view .LVU241
 839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 665              		.loc 1 839 9 view .LVU242
 842:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 666              		.loc 1 842 9 view .LVU243
 842:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 667              		.loc 1 842 28 is_stmt 0 view .LVU244
 668 0054 0C4B     		ldr	r3, .L54+24
 842:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 669              		.loc 1 842 26 view .LVU245
 670 0056 D360     		str	r3, [r2, #12]
 843:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 671              		.loc 1 843 9 is_stmt 1 view .LVU246
 843:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 672              		.loc 1 843 28 is_stmt 0 view .LVU247
 673 0058 0C4A     		ldr	r2, .L54+28
 832:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 674              		.loc 1 832 13 view .LVU248
 675 005a 0D4D     		ldr	r5, .L54+32
 843:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 676              		.loc 1 843 28 view .LVU249
 677 005c 1360     		str	r3, [r2]
 839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 678              		.loc 1 839 22 view .LVU250
 679 005e 40F2F451 		movw	r1, #1524
 837:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* set buffer1 size */
 680              		.loc 1 837 21 view .LVU251
 681 0062 4FF00044 		mov	r4, #-2147483648
 682 0066 DDE7     		b	.L49
 683              	.LVL38:
 684              	.L50:
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 685              		.loc 1 849 35 is_stmt 1 view .LVU252
 686 0068 0132     		adds	r2, r2, #1
 687              	.LVL39:
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 688              		.loc 1 849 23 view .LVU253
 689 006a 1033     		adds	r3, r3, #16
 690              	.LVL40:
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 691              		.loc 1 849 23 is_stmt 0 view .LVU254
 692 006c E1E7     		b	.L53
 693              	.L55:
 694 006e 00BF     		.align	2
 695              	.L54:
 696 0070 00900240 		.word	1073909760
 697 0074 00000000 		.word	txdesc_tab
 698 0078 00000000 		.word	dma_current_txdesc
ARM GAS  /tmp/ccCfbOL5.s 			page 79


 699 007c 00000000 		.word	tx_buff
 700 0080 00000000 		.word	dma_current_ptp_rxdesc
 701 0084 00000000 		.word	dma_current_ptp_txdesc
 702 0088 00000000 		.word	rxdesc_tab
 703 008c 00000000 		.word	dma_current_rxdesc
 704 0090 00000000 		.word	rx_buff
 705              		.cfi_endproc
 706              	.LFE122:
 708              		.section	.text.enet_frame_receive,"ax",%progbits
 709              		.align	1
 710              		.global	enet_frame_receive
 711              		.syntax unified
 712              		.thumb
 713              		.thumb_func
 715              	enet_frame_receive:
 716              	.LVL41:
 717              	.LFB123:
 879:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 718              		.loc 1 879 1 is_stmt 1 view -0
 719              		.cfi_startproc
 720              		@ args = 0, pretend = 0, frame = 0
 721              		@ frame_needed = 0, uses_anonymous_args = 0
 880:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 722              		.loc 1 880 5 view .LVU256
 883:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 723              		.loc 1 883 5 view .LVU257
 879:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 724              		.loc 1 879 1 is_stmt 0 view .LVU258
 725 0000 30B5     		push	{r4, r5, lr}
 726              	.LCFI5:
 727              		.cfi_def_cfa_offset 12
 728              		.cfi_offset 4, -12
 729              		.cfi_offset 5, -8
 730              		.cfi_offset 14, -4
 883:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 731              		.loc 1 883 46 view .LVU259
 732 0002 204C     		ldr	r4, .L75
 733 0004 2368     		ldr	r3, [r4]
 734 0006 1B68     		ldr	r3, [r3]
 883:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 735              		.loc 1 883 7 view .LVU260
 736 0008 002B     		cmp	r3, #0
 737 000a 39DB     		blt	.L71
 889:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 738              		.loc 1 889 5 is_stmt 1 view .LVU261
 889:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 739              		.loc 1 889 7 is_stmt 0 view .LVU262
 740 000c 70B9     		cbnz	r0, .L58
 741              	.LVL42:
 742              	.L65:
 919:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 743              		.loc 1 919 5 is_stmt 1 view .LVU263
 919:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 744              		.loc 1 919 23 is_stmt 0 view .LVU264
 745 000e 2268     		ldr	r2, [r4]
 919:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 746              		.loc 1 919 32 view .LVU265
ARM GAS  /tmp/ccCfbOL5.s 			page 80


 747 0010 4FF00043 		mov	r3, #-2147483648
 748 0014 1360     		str	r3, [r2]
 922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 749              		.loc 1 922 5 is_stmt 1 view .LVU266
 922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 750              		.loc 1 922 28 is_stmt 0 view .LVU267
 751 0016 1C4B     		ldr	r3, .L75+4
 752 0018 5969     		ldr	r1, [r3, #20]
 922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 753              		.loc 1 922 7 view .LVU268
 754 001a 0906     		lsls	r1, r1, #24
 755 001c 1FD4     		bmi	.L59
 756              	.L60:
 931:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
 757              		.loc 1 931 5 is_stmt 1 view .LVU269
 931:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
 758              		.loc 1 931 46 is_stmt 0 view .LVU270
 759 001e 5368     		ldr	r3, [r2, #4]
 931:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
 760              		.loc 1 931 7 view .LVU271
 761 0020 5904     		lsls	r1, r3, #17
 762 0022 21D5     		bpl	.L66
 932:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 763              		.loc 1 932 9 is_stmt 1 view .LVU272
 932:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 764              		.loc 1 932 30 is_stmt 0 view .LVU273
 765 0024 D368     		ldr	r3, [r2, #12]
 766              	.L67:
 937:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 767              		.loc 1 937 32 view .LVU274
 768 0026 2360     		str	r3, [r4]
 944:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 769              		.loc 1 944 12 view .LVU275
 770 0028 0120     		movs	r0, #1
 771              	.LVL43:
 772              	.L57:
 945:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 773              		.loc 1 945 1 view .LVU276
 774 002a 30BD     		pop	{r4, r5, pc}
 775              	.LVL44:
 776              	.L58:
 891:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 777              		.loc 1 891 9 is_stmt 1 view .LVU277
 892:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
 778              		.loc 1 892 87 is_stmt 0 view .LVU278
 779 002c 03F40342 		and	r2, r3, #33536
 891:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 780              		.loc 1 891 11 view .LVU279
 781 0030 B2F5407F 		cmp	r2, #768
 782 0034 24D1     		bne	.L71
 895:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = size - 4U;
 783              		.loc 1 895 13 is_stmt 1 view .LVU280
 899:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 784              		.loc 1 899 27 is_stmt 0 view .LVU281
 785 0036 154D     		ldr	r5, .L75+8
 786 0038 2D68     		ldr	r5, [r5]
 899:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
ARM GAS  /tmp/ccCfbOL5.s 			page 81


 787              		.loc 1 899 15 view .LVU282
 788 003a AD01     		lsls	r5, r5, #6
 895:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = size - 4U;
 789              		.loc 1 895 18 view .LVU283
 790 003c C3F30D42 		ubfx	r2, r3, #16, #14
 791              	.LVL45:
 896:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 792              		.loc 1 896 13 is_stmt 1 view .LVU284
 899:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 793              		.loc 1 899 13 view .LVU285
 899:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 794              		.loc 1 899 15 is_stmt 0 view .LVU286
 795 0040 01D5     		bpl	.L61
 899:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 796              		.loc 1 899 62 discriminator 1 view .LVU287
 797 0042 9D06     		lsls	r5, r3, #26
 798 0044 00D4     		bmi	.L62
 799              	.L61:
 896:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 800              		.loc 1 896 18 view .LVU288
 801 0046 043A     		subs	r2, r2, #4
 802              	.LVL46:
 803              	.L62:
 904:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 return ERROR;
 804              		.loc 1 904 13 is_stmt 1 view .LVU289
 904:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 return ERROR;
 805              		.loc 1 904 15 is_stmt 0 view .LVU290
 806 0048 8A42     		cmp	r2, r1
 807 004a 19D8     		bhi	.L71
 909:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 808              		.loc 1 909 24 view .LVU291
 809 004c 0023     		movs	r3, #0
 810              	.LVL47:
 811              	.L63:
 909:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 812              		.loc 1 909 37 is_stmt 1 discriminator 1 view .LVU292
 813 004e 9342     		cmp	r3, r2
 910:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 814              		.loc 1 910 88 is_stmt 0 discriminator 1 view .LVU293
 815 0050 2168     		ldr	r1, [r4]
 909:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 816              		.loc 1 909 37 discriminator 1 view .LVU294
 817 0052 DCD0     		beq	.L65
 910:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 818              		.loc 1 910 17 is_stmt 1 discriminator 3 view .LVU295
 910:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 819              		.loc 1 910 104 is_stmt 0 discriminator 3 view .LVU296
 820 0054 8968     		ldr	r1, [r1, #8]
 910:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 821              		.loc 1 910 41 discriminator 3 view .LVU297
 822 0056 595C     		ldrb	r1, [r3, r1]	@ zero_extendqisi2
 910:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 823              		.loc 1 910 38 discriminator 3 view .LVU298
 824 0058 C154     		strb	r1, [r0, r3]
 909:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 825              		.loc 1 909 51 is_stmt 1 discriminator 3 view .LVU299
 826 005a 0133     		adds	r3, r3, #1
ARM GAS  /tmp/ccCfbOL5.s 			page 82


 827              	.LVL48:
 909:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 828              		.loc 1 909 51 is_stmt 0 discriminator 3 view .LVU300
 829 005c F7E7     		b	.L63
 830              	.LVL49:
 831              	.L59:
 924:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 832              		.loc 1 924 9 is_stmt 1 view .LVU301
 924:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 833              		.loc 1 924 23 is_stmt 0 view .LVU302
 834 005e 8021     		movs	r1, #128
 835 0060 5961     		str	r1, [r3, #20]
 926:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 836              		.loc 1 926 9 is_stmt 1 view .LVU303
 926:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 837              		.loc 1 926 23 is_stmt 0 view .LVU304
 838 0062 0021     		movs	r1, #0
 839 0064 9960     		str	r1, [r3, #8]
 840 0066 DAE7     		b	.L60
 841              	.L66:
 935:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 842              		.loc 1 935 9 is_stmt 1 view .LVU305
 935:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 843              		.loc 1 935 11 is_stmt 0 view .LVU306
 844 0068 13F4004F 		tst	r3, #32768
 845 006c 064B     		ldr	r3, .L75+4
 846 006e 01D0     		beq	.L68
 937:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 847              		.loc 1 937 13 is_stmt 1 view .LVU307
 937:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 848              		.loc 1 937 62 is_stmt 0 view .LVU308
 849 0070 DB68     		ldr	r3, [r3, #12]
 850 0072 D8E7     		b	.L67
 851              	.L68:
 940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 852              		.loc 1 940 13 is_stmt 1 view .LVU309
 940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 853              		.loc 1 940 125 is_stmt 0 view .LVU310
 854 0074 1B68     		ldr	r3, [r3]
 940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 855              		.loc 1 940 61 view .LVU311
 856 0076 1032     		adds	r2, r2, #16
 940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 857              		.loc 1 940 125 view .LVU312
 858 0078 C3F38403 		ubfx	r3, r3, #2, #5
 940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 859              		.loc 1 940 61 view .LVU313
 860 007c 1344     		add	r3, r3, r2
 861 007e D2E7     		b	.L67
 862              	.LVL50:
 863              	.L71:
 884:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 864              		.loc 1 884 16 view .LVU314
 865 0080 0020     		movs	r0, #0
 866              	.LVL51:
 884:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 867              		.loc 1 884 16 view .LVU315
ARM GAS  /tmp/ccCfbOL5.s 			page 83


 868 0082 D2E7     		b	.L57
 869              	.L76:
 870              		.align	2
 871              	.L75:
 872 0084 00000000 		.word	dma_current_rxdesc
 873 0088 00900240 		.word	1073909760
 874 008c 00800240 		.word	1073905664
 875              		.cfi_endproc
 876              	.LFE123:
 878              		.section	.text.enet_frame_transmit,"ax",%progbits
 879              		.align	1
 880              		.global	enet_frame_transmit
 881              		.syntax unified
 882              		.thumb
 883              		.thumb_func
 885              	enet_frame_transmit:
 886              	.LVL52:
 887              	.LFB124:
 956:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U;
 888              		.loc 1 956 1 is_stmt 1 view -0
 889              		.cfi_startproc
 890              		@ args = 0, pretend = 0, frame = 0
 891              		@ frame_needed = 0, uses_anonymous_args = 0
 957:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag;
 892              		.loc 1 957 5 view .LVU317
 958:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 893              		.loc 1 958 5 view .LVU318
 961:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 894              		.loc 1 961 5 view .LVU319
 956:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U;
 895              		.loc 1 956 1 is_stmt 0 view .LVU320
 896 0000 30B5     		push	{r4, r5, lr}
 897              	.LCFI6:
 898              		.cfi_def_cfa_offset 12
 899              		.cfi_offset 4, -12
 900              		.cfi_offset 5, -8
 901              		.cfi_offset 14, -4
 961:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 902              		.loc 1 961 46 view .LVU321
 903 0002 1E4C     		ldr	r4, .L90
 904 0004 2368     		ldr	r3, [r4]
 961:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 905              		.loc 1 961 7 view .LVU322
 906 0006 1B68     		ldr	r3, [r3]
 907 0008 002B     		cmp	r3, #0
 908 000a 34DB     		blt	.L88
 966:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 909              		.loc 1 966 5 is_stmt 1 view .LVU323
 966:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 910              		.loc 1 966 7 is_stmt 0 view .LVU324
 911 000c 40F2F453 		movw	r3, #1524
 912 0010 9942     		cmp	r1, r3
 913 0012 30D8     		bhi	.L88
 971:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
 914              		.loc 1 971 5 is_stmt 1 view .LVU325
 971:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
 915              		.loc 1 971 7 is_stmt 0 view .LVU326
ARM GAS  /tmp/ccCfbOL5.s 			page 84


 916 0014 E8B9     		cbnz	r0, .L89
 917              	.LVL53:
 918              	.L83:
 979:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 919              		.loc 1 979 5 is_stmt 1 view .LVU327
 979:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 920              		.loc 1 979 23 is_stmt 0 view .LVU328
 921 0016 2368     		ldr	r3, [r4]
 983:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 922              		.loc 1 983 32 view .LVU329
 923 0018 1A68     		ldr	r2, [r3]
 979:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 924              		.loc 1 979 45 view .LVU330
 925 001a 5960     		str	r1, [r3, #4]
 981:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
 926              		.loc 1 981 5 is_stmt 1 view .LVU331
 983:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 927              		.loc 1 983 5 view .LVU332
 983:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 928              		.loc 1 983 32 is_stmt 0 view .LVU333
 929 001c 42F03042 		orr	r2, r2, #-1342177280
 986:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 930              		.loc 1 986 21 view .LVU334
 931 0020 1749     		ldr	r1, .L90+4
 932              	.LVL54:
 983:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 933              		.loc 1 983 32 view .LVU335
 934 0022 1A60     		str	r2, [r3]
 986:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 935              		.loc 1 986 5 is_stmt 1 view .LVU336
 986:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 936              		.loc 1 986 21 is_stmt 0 view .LVU337
 937 0024 4A69     		ldr	r2, [r1, #20]
 938              	.LVL55:
 987:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 939              		.loc 1 987 5 is_stmt 1 view .LVU338
 987:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 940              		.loc 1 987 20 is_stmt 0 view .LVU339
 941 0026 4869     		ldr	r0, [r1, #20]
 942              	.LVL56:
 989:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 943              		.loc 1 989 5 is_stmt 1 view .LVU340
 986:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 944              		.loc 1 986 18 is_stmt 0 view .LVU341
 945 0028 02F00402 		and	r2, r2, #4
 946              	.LVL57:
 987:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 947              		.loc 1 987 17 view .LVU342
 948 002c 00F02000 		and	r0, r0, #32
 949              	.LVL58:
 989:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 950              		.loc 1 989 32 view .LVU343
 951 0030 0243     		orrs	r2, r2, r0
 952              	.LVL59:
 989:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 953              		.loc 1 989 32 view .LVU344
 954 0032 10D1     		bne	.L80
ARM GAS  /tmp/ccCfbOL5.s 			page 85


 955              	.LVL60:
 956              	.L81:
 998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
 957              		.loc 1 998 5 is_stmt 1 view .LVU345
 998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
 958              		.loc 1 998 46 is_stmt 0 view .LVU346
 959 0034 1A68     		ldr	r2, [r3]
 998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
 960              		.loc 1 998 7 view .LVU347
 961 0036 D102     		lsls	r1, r2, #11
 962 0038 11D5     		bpl	.L84
 999:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 963              		.loc 1 999 9 is_stmt 1 view .LVU348
 999:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 964              		.loc 1 999 30 is_stmt 0 view .LVU349
 965 003a DB68     		ldr	r3, [r3, #12]
 966              	.L85:
1007:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 967              		.loc 1 1007 32 view .LVU350
 968 003c 2360     		str	r3, [r4]
1011:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 969              		.loc 1 1011 12 view .LVU351
 970 003e 0120     		movs	r0, #1
 971              	.LVL61:
 972              	.L78:
1012:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 973              		.loc 1 1012 1 view .LVU352
 974 0040 30BD     		pop	{r4, r5, pc}
 975              	.LVL62:
 976              	.L82:
 974:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 977              		.loc 1 974 13 is_stmt 1 discriminator 3 view .LVU353
 974:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 978              		.loc 1 974 77 is_stmt 0 discriminator 3 view .LVU354
 979 0042 9268     		ldr	r2, [r2, #8]
 974:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 980              		.loc 1 974 91 discriminator 3 view .LVU355
 981 0044 C55C     		ldrb	r5, [r0, r3]	@ zero_extendqisi2
 974:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 982              		.loc 1 974 88 discriminator 3 view .LVU356
 983 0046 9D54     		strb	r5, [r3, r2]
 973:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 984              		.loc 1 973 49 is_stmt 1 discriminator 3 view .LVU357
 985 0048 0133     		adds	r3, r3, #1
 986              	.LVL63:
 987              	.L79:
 973:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 988              		.loc 1 973 33 discriminator 1 view .LVU358
 989 004a 8B42     		cmp	r3, r1
 974:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 990              		.loc 1 974 61 is_stmt 0 discriminator 1 view .LVU359
 991 004c 2268     		ldr	r2, [r4]
 973:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 992              		.loc 1 973 33 discriminator 1 view .LVU360
 993 004e F8D1     		bne	.L82
 994 0050 E1E7     		b	.L83
 995              	.LVL64:
ARM GAS  /tmp/ccCfbOL5.s 			page 86


 996              	.L89:
 973:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 997              		.loc 1 973 20 view .LVU361
 998 0052 0023     		movs	r3, #0
 999 0054 F9E7     		b	.L79
 1000              	.LVL65:
 1001              	.L80:
 991:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 1002              		.loc 1 991 9 is_stmt 1 view .LVU362
 991:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 1003              		.loc 1 991 23 is_stmt 0 view .LVU363
 1004 0056 4A61     		str	r2, [r1, #20]
 1005              	.LVL66:
 993:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1006              		.loc 1 993 9 is_stmt 1 view .LVU364
 993:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1007              		.loc 1 993 23 is_stmt 0 view .LVU365
 1008 0058 0022     		movs	r2, #0
 1009 005a 4A60     		str	r2, [r1, #4]
 1010 005c EAE7     		b	.L81
 1011              	.L84:
1002:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 1012              		.loc 1 1002 9 is_stmt 1 view .LVU366
1002:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 1013              		.loc 1 1002 11 is_stmt 0 view .LVU367
 1014 005e 12F4001F 		tst	r2, #2097152
 1015 0062 074A     		ldr	r2, .L90+4
1004:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 1016              		.loc 1 1004 13 is_stmt 1 view .LVU368
1007:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 1017              		.loc 1 1007 125 is_stmt 0 view .LVU369
 1018 0064 09BF     		itett	eq
 1019 0066 1268     		ldreq	r2, [r2]
1004:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 1020              		.loc 1 1004 62 view .LVU370
 1021 0068 1369     		ldrne	r3, [r2, #16]
1007:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 1022              		.loc 1 1007 13 is_stmt 1 view .LVU371
1007:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 1023              		.loc 1 1007 125 is_stmt 0 view .LVU372
 1024 006a C2F38402 		ubfxeq	r2, r2, #2, #5
1007:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 1025              		.loc 1 1007 61 view .LVU373
 1026 006e 1033     		addeq	r3, r3, #16
 1027 0070 08BF     		it	eq
 1028 0072 9B18     		addeq	r3, r3, r2
 1029 0074 E2E7     		b	.L85
 1030              	.LVL67:
 1031              	.L88:
 962:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1032              		.loc 1 962 16 view .LVU374
 1033 0076 0020     		movs	r0, #0
 1034              	.LVL68:
 962:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1035              		.loc 1 962 16 view .LVU375
 1036 0078 E2E7     		b	.L78
 1037              	.L91:
ARM GAS  /tmp/ccCfbOL5.s 			page 87


 1038 007a 00BF     		.align	2
 1039              	.L90:
 1040 007c 00000000 		.word	dma_current_txdesc
 1041 0080 00900240 		.word	1073909760
 1042              		.cfi_endproc
 1043              	.LFE124:
 1045              		.section	.text.enet_transmit_checksum_config,"ax",%progbits
 1046              		.align	1
 1047              		.global	enet_transmit_checksum_config
 1048              		.syntax unified
 1049              		.thumb
 1050              		.thumb_func
 1052              	enet_transmit_checksum_config:
 1053              	.LVL69:
 1054              	.LFB125:
1027:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->status &= ~ENET_TDES0_CM;
 1055              		.loc 1 1027 1 is_stmt 1 view -0
 1056              		.cfi_startproc
 1057              		@ args = 0, pretend = 0, frame = 0
 1058              		@ frame_needed = 0, uses_anonymous_args = 0
 1059              		@ link register save eliminated.
1028:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->status |= checksum;
 1060              		.loc 1 1028 5 view .LVU377
1029:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1061              		.loc 1 1029 5 view .LVU378
1028:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->status |= checksum;
 1062              		.loc 1 1028 18 is_stmt 0 view .LVU379
 1063 0000 0368     		ldr	r3, [r0]
 1064 0002 23F44003 		bic	r3, r3, #12582912
1029:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1065              		.loc 1 1029 18 view .LVU380
 1066 0006 0B43     		orrs	r3, r3, r1
 1067 0008 0360     		str	r3, [r0]
1030:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1068              		.loc 1 1030 1 view .LVU381
 1069 000a 7047     		bx	lr
 1070              		.cfi_endproc
 1071              	.LFE125:
 1073              		.section	.text.enet_mac_address_set,"ax",%progbits
 1074              		.align	1
 1075              		.global	enet_mac_address_set
 1076              		.syntax unified
 1077              		.thumb
 1078              		.thumb_func
 1080              	enet_mac_address_set:
 1081              	.LVL70:
 1082              	.LFB128:
1070:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRH(paddr);
 1083              		.loc 1 1070 1 is_stmt 1 view -0
 1084              		.cfi_startproc
 1085              		@ args = 0, pretend = 0, frame = 0
 1086              		@ frame_needed = 0, uses_anonymous_args = 0
 1087              		@ link register save eliminated.
1071:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRL_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRL(paddr);
 1088              		.loc 1 1071 5 view .LVU383
 1089 0000 034B     		ldr	r3, .L94
1071:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRL_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRL(paddr);
ARM GAS  /tmp/ccCfbOL5.s 			page 88


 1090              		.loc 1 1071 51 is_stmt 0 view .LVU384
 1091 0002 8A88     		ldrh	r2, [r1, #4]	@ unaligned
1071:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRL_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRL(paddr);
 1092              		.loc 1 1071 49 view .LVU385
 1093 0004 C250     		str	r2, [r0, r3]
1072:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1094              		.loc 1 1072 5 is_stmt 1 view .LVU386
 1095 0006 0433     		adds	r3, r3, #4
1072:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1096              		.loc 1 1072 51 is_stmt 0 view .LVU387
 1097 0008 0A68     		ldr	r2, [r1]	@ unaligned
1072:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1098              		.loc 1 1072 49 view .LVU388
 1099 000a C250     		str	r2, [r0, r3]
1073:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1100              		.loc 1 1073 1 view .LVU389
 1101 000c 7047     		bx	lr
 1102              	.L95:
 1103 000e 00BF     		.align	2
 1104              	.L94:
 1105 0010 40800240 		.word	1073905728
 1106              		.cfi_endproc
 1107              	.LFE128:
 1109              		.section	.text.enet_mac_address_get,"ax",%progbits
 1110              		.align	1
 1111              		.global	enet_mac_address_get
 1112              		.syntax unified
 1113              		.thumb
 1114              		.thumb_func
 1116              	enet_mac_address_get:
 1117              	.LVL71:
 1118              	.LFB129:
1088:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[0] = ENET_GET_MACADDR(mac_addr, 0U);
 1119              		.loc 1 1088 1 is_stmt 1 view -0
 1120              		.cfi_startproc
 1121              		@ args = 0, pretend = 0, frame = 0
 1122              		@ frame_needed = 0, uses_anonymous_args = 0
 1123              		@ link register save eliminated.
1089:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[1] = ENET_GET_MACADDR(mac_addr, 1U);
 1124              		.loc 1 1089 5 view .LVU391
1089:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[1] = ENET_GET_MACADDR(mac_addr, 1U);
 1125              		.loc 1 1089 16 is_stmt 0 view .LVU392
 1126 0000 094B     		ldr	r3, .L97
 1127 0002 C258     		ldr	r2, [r0, r3]
 1128 0004 0A70     		strb	r2, [r1]
1090:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[2] = ENET_GET_MACADDR(mac_addr, 2U);
 1129              		.loc 1 1090 5 is_stmt 1 view .LVU393
1090:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[2] = ENET_GET_MACADDR(mac_addr, 2U);
 1130              		.loc 1 1090 16 is_stmt 0 view .LVU394
 1131 0006 C258     		ldr	r2, [r0, r3]
 1132 0008 120A     		lsrs	r2, r2, #8
 1133 000a 4A70     		strb	r2, [r1, #1]
1091:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[3] = ENET_GET_MACADDR(mac_addr, 3U);
 1134              		.loc 1 1091 5 is_stmt 1 view .LVU395
1091:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[3] = ENET_GET_MACADDR(mac_addr, 3U);
 1135              		.loc 1 1091 16 is_stmt 0 view .LVU396
 1136 000c C258     		ldr	r2, [r0, r3]
ARM GAS  /tmp/ccCfbOL5.s 			page 89


 1137 000e 120C     		lsrs	r2, r2, #16
 1138 0010 8A70     		strb	r2, [r1, #2]
1092:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[4] = ENET_GET_MACADDR(mac_addr, 4U);
 1139              		.loc 1 1092 5 is_stmt 1 view .LVU397
1092:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[4] = ENET_GET_MACADDR(mac_addr, 4U);
 1140              		.loc 1 1092 16 is_stmt 0 view .LVU398
 1141 0012 C358     		ldr	r3, [r0, r3]
 1142 0014 1B0E     		lsrs	r3, r3, #24
 1143 0016 CB70     		strb	r3, [r1, #3]
1093:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[5] = ENET_GET_MACADDR(mac_addr, 5U);
 1144              		.loc 1 1093 5 is_stmt 1 view .LVU399
1093:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[5] = ENET_GET_MACADDR(mac_addr, 5U);
 1145              		.loc 1 1093 16 is_stmt 0 view .LVU400
 1146 0018 044B     		ldr	r3, .L97+4
 1147 001a C258     		ldr	r2, [r0, r3]
 1148 001c 0A71     		strb	r2, [r1, #4]
1094:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1149              		.loc 1 1094 5 is_stmt 1 view .LVU401
1094:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1150              		.loc 1 1094 16 is_stmt 0 view .LVU402
 1151 001e C358     		ldr	r3, [r0, r3]
 1152 0020 1B0A     		lsrs	r3, r3, #8
 1153 0022 4B71     		strb	r3, [r1, #5]
1095:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1154              		.loc 1 1095 1 view .LVU403
 1155 0024 7047     		bx	lr
 1156              	.L98:
 1157 0026 00BF     		.align	2
 1158              	.L97:
 1159 0028 44800240 		.word	1073905732
 1160 002c 40800240 		.word	1073905728
 1161              		.cfi_endproc
 1162              	.LFE129:
 1164              		.section	.text.enet_flag_get,"ax",%progbits
 1165              		.align	1
 1166              		.global	enet_flag_get
 1167              		.syntax unified
 1168              		.thumb
 1169              		.thumb_func
 1171              	enet_flag_get:
 1172              	.LVL72:
 1173              	.LFB130:
1142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (ENET_REG_VAL(enet_flag) & BIT(ENET_BIT_POS(enet_flag)))) {
 1174              		.loc 1 1142 1 is_stmt 1 view -0
 1175              		.cfi_startproc
 1176              		@ args = 0, pretend = 0, frame = 0
 1177              		@ frame_needed = 0, uses_anonymous_args = 0
 1178              		@ link register save eliminated.
1143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return SET;
 1179              		.loc 1 1143 5 view .LVU405
1143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return SET;
 1180              		.loc 1 1143 18 is_stmt 0 view .LVU406
 1181 0000 8309     		lsrs	r3, r0, #6
 1182 0002 03F18043 		add	r3, r3, #1073741824
 1183 0006 03F52033 		add	r3, r3, #163840
1143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return SET;
 1184              		.loc 1 1143 44 view .LVU407
ARM GAS  /tmp/ccCfbOL5.s 			page 90


 1185 000a 00F01F00 		and	r0, r0, #31
 1186              	.LVL73:
1143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return SET;
 1187              		.loc 1 1143 18 view .LVU408
 1188 000e 1B68     		ldr	r3, [r3]
1143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return SET;
 1189              		.loc 1 1143 14 view .LVU409
 1190 0010 23FA00F0 		lsr	r0, r3, r0
1148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1191              		.loc 1 1148 1 view .LVU410
 1192 0014 00F00100 		and	r0, r0, #1
 1193 0018 7047     		bx	lr
 1194              		.cfi_endproc
 1195              	.LFE130:
 1197              		.section	.text.enet_flag_clear,"ax",%progbits
 1198              		.align	1
 1199              		.global	enet_flag_clear
 1200              		.syntax unified
 1201              		.thumb
 1202              		.thumb_func
 1204              	enet_flag_clear:
 1205              	.LVL74:
 1206              	.LFB131:
1173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* write 1 to the corresponding bit in ENET_DMA_STAT, to clear it */
 1207              		.loc 1 1173 1 is_stmt 1 view -0
 1208              		.cfi_startproc
 1209              		@ args = 0, pretend = 0, frame = 0
 1210              		@ frame_needed = 0, uses_anonymous_args = 0
 1211              		@ link register save eliminated.
1175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1212              		.loc 1 1175 5 view .LVU412
 1213 0000 8309     		lsrs	r3, r0, #6
 1214 0002 03F18043 		add	r3, r3, #1073741824
 1215 0006 03F52033 		add	r3, r3, #163840
1175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1216              		.loc 1 1175 31 is_stmt 0 view .LVU413
 1217 000a 00F01F00 		and	r0, r0, #31
 1218              	.LVL75:
1175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1219              		.loc 1 1175 31 view .LVU414
 1220 000e 0122     		movs	r2, #1
 1221 0010 8240     		lsls	r2, r2, r0
1175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1222              		.loc 1 1175 29 view .LVU415
 1223 0012 1A60     		str	r2, [r3]
1176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1224              		.loc 1 1176 1 view .LVU416
 1225 0014 7047     		bx	lr
 1226              		.cfi_endproc
 1227              	.LFE131:
 1229              		.section	.text.enet_interrupt_enable,"ax",%progbits
 1230              		.align	1
 1231              		.global	enet_interrupt_enable
 1232              		.syntax unified
 1233              		.thumb
 1234              		.thumb_func
 1236              	enet_interrupt_enable:
ARM GAS  /tmp/ccCfbOL5.s 			page 91


 1237              	.LVL76:
 1238              	.LFB132:
1209:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(DMA_INTEN_REG_OFFSET == ((uint32_t)enet_int >> 6)) {
 1239              		.loc 1 1209 1 is_stmt 1 view -0
 1240              		.cfi_startproc
 1241              		@ args = 0, pretend = 0, frame = 0
 1242              		@ frame_needed = 0, uses_anonymous_args = 0
 1243              		@ link register save eliminated.
1210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1244              		.loc 1 1210 5 view .LVU418
1212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 1245              		.loc 1 1212 35 is_stmt 0 view .LVU419
 1246 0000 00F01F01 		and	r1, r0, #31
 1247 0004 0122     		movs	r2, #1
 1248 0006 8A40     		lsls	r2, r2, r1
1210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1249              		.loc 1 1210 7 view .LVU420
 1250 0008 41F21C01 		movw	r1, #4124
 1251 000c B1EB901F 		cmp	r1, r0, lsr #6
1210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1252              		.loc 1 1210 52 view .LVU421
 1253 0010 4FEA9013 		lsr	r3, r0, #6
1210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1254              		.loc 1 1210 7 view .LVU422
 1255 0014 04D1     		bne	.L102
1212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 1256              		.loc 1 1212 9 is_stmt 1 view .LVU423
 1257 0016 0749     		ldr	r1, .L104
 1258 0018 CB69     		ldr	r3, [r1, #28]
1212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 1259              		.loc 1 1212 32 is_stmt 0 view .LVU424
 1260 001a 1343     		orrs	r3, r3, r2
 1261 001c CB61     		str	r3, [r1, #28]
 1262 001e 7047     		bx	lr
 1263              	.L102:
1215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1264              		.loc 1 1215 9 is_stmt 1 view .LVU425
 1265 0020 03F18043 		add	r3, r3, #1073741824
 1266 0024 03F52033 		add	r3, r3, #163840
 1267 0028 1968     		ldr	r1, [r3]
1215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1268              		.loc 1 1215 32 is_stmt 0 view .LVU426
 1269 002a 21EA0202 		bic	r2, r1, r2
 1270 002e 1A60     		str	r2, [r3]
1217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1271              		.loc 1 1217 1 view .LVU427
 1272 0030 7047     		bx	lr
 1273              	.L105:
 1274 0032 00BF     		.align	2
 1275              	.L104:
 1276 0034 00900240 		.word	1073909760
 1277              		.cfi_endproc
 1278              	.LFE132:
 1280              		.section	.text.enet_interrupt_disable,"ax",%progbits
 1281              		.align	1
 1282              		.global	enet_interrupt_disable
 1283              		.syntax unified
ARM GAS  /tmp/ccCfbOL5.s 			page 92


 1284              		.thumb
 1285              		.thumb_func
 1287              	enet_interrupt_disable:
 1288              	.LVL77:
 1289              	.LFB133:
1250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(DMA_INTEN_REG_OFFSET == ((uint32_t)enet_int >> 6)) {
 1290              		.loc 1 1250 1 is_stmt 1 view -0
 1291              		.cfi_startproc
 1292              		@ args = 0, pretend = 0, frame = 0
 1293              		@ frame_needed = 0, uses_anonymous_args = 0
 1294              		@ link register save eliminated.
1251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1295              		.loc 1 1251 5 view .LVU429
1253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 1296              		.loc 1 1253 36 is_stmt 0 view .LVU430
 1297 0000 00F01F01 		and	r1, r0, #31
 1298 0004 0122     		movs	r2, #1
 1299 0006 8A40     		lsls	r2, r2, r1
1251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1300              		.loc 1 1251 7 view .LVU431
 1301 0008 41F21C01 		movw	r1, #4124
 1302 000c B1EB901F 		cmp	r1, r0, lsr #6
1251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1303              		.loc 1 1251 52 view .LVU432
 1304 0010 4FEA9013 		lsr	r3, r0, #6
1251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1305              		.loc 1 1251 7 view .LVU433
 1306 0014 05D1     		bne	.L107
1253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 1307              		.loc 1 1253 9 is_stmt 1 view .LVU434
 1308 0016 0749     		ldr	r1, .L109
 1309 0018 CB69     		ldr	r3, [r1, #28]
1253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 1310              		.loc 1 1253 32 is_stmt 0 view .LVU435
 1311 001a 23EA0203 		bic	r3, r3, r2
 1312 001e CB61     		str	r3, [r1, #28]
 1313 0020 7047     		bx	lr
 1314              	.L107:
1256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1315              		.loc 1 1256 9 is_stmt 1 view .LVU436
 1316 0022 03F18043 		add	r3, r3, #1073741824
 1317 0026 03F52033 		add	r3, r3, #163840
 1318 002a 1968     		ldr	r1, [r3]
1256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1319              		.loc 1 1256 32 is_stmt 0 view .LVU437
 1320 002c 0A43     		orrs	r2, r2, r1
 1321 002e 1A60     		str	r2, [r3]
1258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1322              		.loc 1 1258 1 view .LVU438
 1323 0030 7047     		bx	lr
 1324              	.L110:
 1325 0032 00BF     		.align	2
 1326              	.L109:
 1327 0034 00900240 		.word	1073909760
 1328              		.cfi_endproc
 1329              	.LFE133:
 1331              		.section	.text.enet_interrupt_flag_get,"ax",%progbits
ARM GAS  /tmp/ccCfbOL5.s 			page 93


 1332              		.align	1
 1333              		.global	enet_interrupt_flag_get
 1334              		.syntax unified
 1335              		.thumb
 1336              		.thumb_func
 1338              	enet_interrupt_flag_get:
 1339              	.LFB201:
 1340              		.cfi_startproc
1296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 1341              		.loc 1 1296 12 is_stmt 1 view -0
 1342              		@ args = 0, pretend = 0, frame = 0
 1343              		@ frame_needed = 0, uses_anonymous_args = 0
 1344              		@ link register save eliminated.
 1345 0000 FFF7FEBF 		b	enet_flag_get
 1346              		.cfi_endproc
 1347              	.LFE201:
 1349              		.section	.text.enet_interrupt_flag_clear,"ax",%progbits
 1350              		.align	1
 1351              		.global	enet_interrupt_flag_clear
 1352              		.syntax unified
 1353              		.thumb
 1354              		.thumb_func
 1356              	enet_interrupt_flag_clear:
 1357              	.LFB203:
 1358              		.cfi_startproc
1327:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 1359              		.loc 1 1327 6 view -0
 1360              		@ args = 0, pretend = 0, frame = 0
 1361              		@ frame_needed = 0, uses_anonymous_args = 0
 1362              		@ link register save eliminated.
 1363 0000 FFF7FEBF 		b	enet_flag_clear
 1364              		.cfi_endproc
 1365              	.LFE203:
 1367              		.section	.text.enet_rx_enable,"ax",%progbits
 1368              		.align	1
 1369              		.global	enet_rx_enable
 1370              		.syntax unified
 1371              		.thumb
 1372              		.thumb_func
 1374              	enet_rx_enable:
 1375              	.LFB138:
1366:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= ENET_MAC_CFG_REN;
 1376              		.loc 1 1366 1 view -0
 1377              		.cfi_startproc
 1378              		@ args = 0, pretend = 0, frame = 0
 1379              		@ frame_needed = 0, uses_anonymous_args = 0
 1380              		@ link register save eliminated.
1367:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_SRE;
 1381              		.loc 1 1367 5 view .LVU442
 1382 0000 054A     		ldr	r2, .L114
 1383 0002 1368     		ldr	r3, [r2]
1367:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_SRE;
 1384              		.loc 1 1367 18 is_stmt 0 view .LVU443
 1385 0004 43F00403 		orr	r3, r3, #4
 1386 0008 1360     		str	r3, [r2]
1368:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1387              		.loc 1 1368 5 is_stmt 1 view .LVU444
ARM GAS  /tmp/ccCfbOL5.s 			page 94


 1388 000a 02F58052 		add	r2, r2, #4096
 1389 000e 9369     		ldr	r3, [r2, #24]
1368:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1390              		.loc 1 1368 18 is_stmt 0 view .LVU445
 1391 0010 43F00203 		orr	r3, r3, #2
 1392 0014 9361     		str	r3, [r2, #24]
1369:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1393              		.loc 1 1369 1 view .LVU446
 1394 0016 7047     		bx	lr
 1395              	.L115:
 1396              		.align	2
 1397              	.L114:
 1398 0018 00800240 		.word	1073905664
 1399              		.cfi_endproc
 1400              	.LFE138:
 1402              		.section	.text.enet_rx_disable,"ax",%progbits
 1403              		.align	1
 1404              		.global	enet_rx_disable
 1405              		.syntax unified
 1406              		.thumb
 1407              		.thumb_func
 1409              	enet_rx_disable:
 1410              	.LFB139:
1378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~ENET_DMA_CTL_SRE;
 1411              		.loc 1 1378 1 is_stmt 1 view -0
 1412              		.cfi_startproc
 1413              		@ args = 0, pretend = 0, frame = 0
 1414              		@ frame_needed = 0, uses_anonymous_args = 0
 1415              		@ link register save eliminated.
1379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_REN;
 1416              		.loc 1 1379 5 view .LVU448
 1417 0000 054A     		ldr	r2, .L117
 1418 0002 9369     		ldr	r3, [r2, #24]
1379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_REN;
 1419              		.loc 1 1379 18 is_stmt 0 view .LVU449
 1420 0004 23F00203 		bic	r3, r3, #2
 1421 0008 9361     		str	r3, [r2, #24]
1380:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1422              		.loc 1 1380 5 is_stmt 1 view .LVU450
 1423 000a A2F58052 		sub	r2, r2, #4096
 1424 000e 1368     		ldr	r3, [r2]
1380:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1425              		.loc 1 1380 18 is_stmt 0 view .LVU451
 1426 0010 23F00403 		bic	r3, r3, #4
 1427 0014 1360     		str	r3, [r2]
1381:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1428              		.loc 1 1381 1 view .LVU452
 1429 0016 7047     		bx	lr
 1430              	.L118:
 1431              		.align	2
 1432              	.L117:
 1433 0018 00900240 		.word	1073909760
 1434              		.cfi_endproc
 1435              	.LFE139:
 1437              		.section	.text.enet_registers_get,"ax",%progbits
 1438              		.align	1
 1439              		.global	enet_registers_get
ARM GAS  /tmp/ccCfbOL5.s 			page 95


 1440              		.syntax unified
 1441              		.thumb
 1442              		.thumb_func
 1444              	enet_registers_get:
 1445              	.LVL78:
 1446              	.LFB140:
1396:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, max = 0U, limit = 0U;
 1447              		.loc 1 1396 1 is_stmt 1 view -0
 1448              		.cfi_startproc
 1449              		@ args = 0, pretend = 0, frame = 0
 1450              		@ frame_needed = 0, uses_anonymous_args = 0
1397:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1451              		.loc 1 1397 5 view .LVU454
1399:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     max = (uint32_t)type + num;
 1452              		.loc 1 1399 5 view .LVU455
1400:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     limit = sizeof(enet_reg_tab) / sizeof(uint16_t);
 1453              		.loc 1 1400 5 view .LVU456
1401:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1454              		.loc 1 1401 5 view .LVU457
1404:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         max = limit;
 1455              		.loc 1 1404 5 view .LVU458
1400:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     limit = sizeof(enet_reg_tab) / sizeof(uint16_t);
 1456              		.loc 1 1400 9 is_stmt 0 view .LVU459
 1457 0000 0244     		add	r2, r2, r0
 1458              	.LVL79:
1396:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, max = 0U, limit = 0U;
 1459              		.loc 1 1396 1 view .LVU460
 1460 0002 10B5     		push	{r4, lr}
 1461              	.LCFI7:
 1462              		.cfi_def_cfa_offset 8
 1463              		.cfi_offset 4, -8
 1464              		.cfi_offset 14, -4
1404:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         max = limit;
 1465              		.loc 1 1404 7 view .LVU461
 1466 0004 3A2A     		cmp	r2, #58
1410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         preg++;
 1467              		.loc 1 1410 17 view .LVU462
 1468 0006 084C     		ldr	r4, .L122
1404:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         max = limit;
 1469              		.loc 1 1404 7 view .LVU463
 1470 0008 28BF     		it	cs
 1471 000a 3A22     		movcs	r2, #58
 1472              	.LVL80:
 1473              	.L120:
1408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get value of the corresponding register */
 1474              		.loc 1 1408 18 is_stmt 1 discriminator 1 view .LVU464
 1475 000c 9042     		cmp	r0, r2
 1476 000e 00D3     		bcc	.L121
1413:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1477              		.loc 1 1413 1 is_stmt 0 view .LVU465
 1478 0010 10BD     		pop	{r4, pc}
 1479              	.L121:
1410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         preg++;
 1480              		.loc 1 1410 9 is_stmt 1 discriminator 2 view .LVU466
1410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         preg++;
 1481              		.loc 1 1410 17 is_stmt 0 discriminator 2 view .LVU467
 1482 0012 34F81030 		ldrh	r3, [r4, r0, lsl #1]
ARM GAS  /tmp/ccCfbOL5.s 			page 96


 1483 0016 03F18043 		add	r3, r3, #1073741824
 1484 001a 03F52033 		add	r3, r3, #163840
1408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get value of the corresponding register */
 1485              		.loc 1 1408 31 discriminator 2 view .LVU468
 1486 001e 0130     		adds	r0, r0, #1
 1487              	.LVL81:
1410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         preg++;
 1488              		.loc 1 1410 17 discriminator 2 view .LVU469
 1489 0020 1B68     		ldr	r3, [r3]
1410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         preg++;
 1490              		.loc 1 1410 15 discriminator 2 view .LVU470
 1491 0022 41F8043B 		str	r3, [r1], #4
 1492              	.LVL82:
1411:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1493              		.loc 1 1411 9 is_stmt 1 discriminator 2 view .LVU471
1408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get value of the corresponding register */
 1494              		.loc 1 1408 31 discriminator 2 view .LVU472
1408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get value of the corresponding register */
 1495              		.loc 1 1408 31 is_stmt 0 discriminator 2 view .LVU473
 1496 0026 F1E7     		b	.L120
 1497              	.L123:
 1498              		.align	2
 1499              	.L122:
 1500 0028 00000000 		.word	enet_reg_tab
 1501              		.cfi_endproc
 1502              	.LFE140:
 1504              		.section	.text.enet_debug_status_get,"ax",%progbits
 1505              		.align	1
 1506              		.global	enet_debug_status_get
 1507              		.syntax unified
 1508              		.thumb
 1509              		.thumb_func
 1511              	enet_debug_status_get:
 1512              	.LVL83:
 1513              	.LFB141:
1435:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp_state = 0U;
 1514              		.loc 1 1435 1 is_stmt 1 view -0
 1515              		.cfi_startproc
 1516              		@ args = 0, pretend = 0, frame = 0
 1517              		@ frame_needed = 0, uses_anonymous_args = 0
 1518              		@ link register save eliminated.
1436:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1519              		.loc 1 1436 5 view .LVU475
1438:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_RX_ASYNCHRONOUS_FIFO_STATE:
 1520              		.loc 1 1438 5 view .LVU476
 1521 0000 B0F5407F 		cmp	r0, #768
 1522 0004 134B     		ldr	r3, .L133
 1523 0006 1CD0     		beq	.L125
 1524 0008 09D8     		bhi	.L126
 1525 000a 0628     		cmp	r0, #6
 1526 000c 11D0     		beq	.L127
 1527 000e 6028     		cmp	r0, #96
 1528 0010 13D0     		beq	.L128
 1529              	.L129:
1455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
 1530              		.loc 1 1455 9 view .LVU477
1455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
ARM GAS  /tmp/ccCfbOL5.s 			page 97


 1531              		.loc 1 1455 22 is_stmt 0 view .LVU478
 1532 0012 5B6B     		ldr	r3, [r3, #52]
1455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
 1533              		.loc 1 1455 11 view .LVU479
 1534 0014 0342     		tst	r3, r0
 1535 0016 14BF     		ite	ne
 1536 0018 0120     		movne	r0, #1
 1537              	.LVL84:
1455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
 1538              		.loc 1 1455 11 view .LVU480
 1539 001a 0020     		moveq	r0, #0
 1540              	.LVL85:
1460:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1541              		.loc 1 1460 5 is_stmt 1 view .LVU481
1461:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1542              		.loc 1 1461 1 is_stmt 0 view .LVU482
 1543 001c 7047     		bx	lr
 1544              	.LVL86:
 1545              	.L126:
1438:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_RX_ASYNCHRONOUS_FIFO_STATE:
 1546              		.loc 1 1438 5 view .LVU483
 1547 001e B0F5C02F 		cmp	r0, #393216
 1548 0022 12D0     		beq	.L130
 1549 0024 B0F5401F 		cmp	r0, #3145728
 1550 0028 F3D1     		bne	.L129
1452:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1551              		.loc 1 1452 9 is_stmt 1 view .LVU484
1452:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1552              		.loc 1 1452 22 is_stmt 0 view .LVU485
 1553 002a 586B     		ldr	r0, [r3, #52]
 1554              	.LVL87:
1452:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1555              		.loc 1 1452 20 view .LVU486
 1556 002c C0F30150 		ubfx	r0, r0, #20, #2
 1557              	.LVL88:
1453:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     default:
 1558              		.loc 1 1453 9 is_stmt 1 view .LVU487
 1559 0030 7047     		bx	lr
 1560              	.LVL89:
 1561              	.L127:
1440:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1562              		.loc 1 1440 9 view .LVU488
1440:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1563              		.loc 1 1440 22 is_stmt 0 view .LVU489
 1564 0032 586B     		ldr	r0, [r3, #52]
 1565              	.LVL90:
1440:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1566              		.loc 1 1440 20 view .LVU490
 1567 0034 C0F34100 		ubfx	r0, r0, #1, #2
 1568              	.LVL91:
1441:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_RXFIFO_READ_STATUS:
 1569              		.loc 1 1441 9 is_stmt 1 view .LVU491
 1570 0038 7047     		bx	lr
 1571              	.LVL92:
 1572              	.L128:
1443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1573              		.loc 1 1443 9 view .LVU492
ARM GAS  /tmp/ccCfbOL5.s 			page 98


1443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1574              		.loc 1 1443 22 is_stmt 0 view .LVU493
 1575 003a 586B     		ldr	r0, [r3, #52]
 1576              	.LVL93:
1443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1577              		.loc 1 1443 20 view .LVU494
 1578 003c C0F34110 		ubfx	r0, r0, #5, #2
 1579              	.LVL94:
1444:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_RXFIFO_STATE:
 1580              		.loc 1 1444 9 is_stmt 1 view .LVU495
 1581 0040 7047     		bx	lr
 1582              	.LVL95:
 1583              	.L125:
1446:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1584              		.loc 1 1446 9 view .LVU496
1446:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1585              		.loc 1 1446 22 is_stmt 0 view .LVU497
 1586 0042 586B     		ldr	r0, [r3, #52]
 1587              	.LVL96:
1446:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1588              		.loc 1 1446 20 view .LVU498
 1589 0044 C0F30120 		ubfx	r0, r0, #8, #2
 1590              	.LVL97:
1447:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_MAC_TRANSMITTER_STATUS:
 1591              		.loc 1 1447 9 is_stmt 1 view .LVU499
 1592 0048 7047     		bx	lr
 1593              	.LVL98:
 1594              	.L130:
1449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1595              		.loc 1 1449 9 view .LVU500
1449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1596              		.loc 1 1449 22 is_stmt 0 view .LVU501
 1597 004a 586B     		ldr	r0, [r3, #52]
 1598              	.LVL99:
1449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1599              		.loc 1 1449 20 view .LVU502
 1600 004c C0F34140 		ubfx	r0, r0, #17, #2
 1601              	.LVL100:
1450:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_TXFIFO_READ_STATUS:
 1602              		.loc 1 1450 9 is_stmt 1 view .LVU503
 1603 0050 7047     		bx	lr
 1604              	.L134:
 1605 0052 00BF     		.align	2
 1606              	.L133:
 1607 0054 00800240 		.word	1073905664
 1608              		.cfi_endproc
 1609              	.LFE141:
 1611              		.section	.text.enet_address_filter_enable,"ax",%progbits
 1612              		.align	1
 1613              		.global	enet_address_filter_enable
 1614              		.syntax unified
 1615              		.thumb
 1616              		.thumb_func
 1618              	enet_address_filter_enable:
 1619              	.LVL101:
 1620              	.LFB142:
1473:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) |= ENET_MAC_ADDR1H_AFE;
ARM GAS  /tmp/ccCfbOL5.s 			page 99


 1621              		.loc 1 1473 1 view -0
 1622              		.cfi_startproc
 1623              		@ args = 0, pretend = 0, frame = 0
 1624              		@ frame_needed = 0, uses_anonymous_args = 0
 1625              		@ link register save eliminated.
1474:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1626              		.loc 1 1474 5 view .LVU505
 1627 0000 024A     		ldr	r2, .L136
 1628 0002 8358     		ldr	r3, [r0, r2]
1474:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1629              		.loc 1 1474 39 is_stmt 0 view .LVU506
 1630 0004 43F00043 		orr	r3, r3, #-2147483648
 1631 0008 8350     		str	r3, [r0, r2]
1475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1632              		.loc 1 1475 1 view .LVU507
 1633 000a 7047     		bx	lr
 1634              	.L137:
 1635              		.align	2
 1636              	.L136:
 1637 000c 40800240 		.word	1073905728
 1638              		.cfi_endproc
 1639              	.LFE142:
 1641              		.section	.text.enet_address_filter_disable,"ax",%progbits
 1642              		.align	1
 1643              		.global	enet_address_filter_disable
 1644              		.syntax unified
 1645              		.thumb
 1646              		.thumb_func
 1648              	enet_address_filter_disable:
 1649              	.LVL102:
 1650              	.LFB143:
1488:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) &= ~ENET_MAC_ADDR1H_AFE;
 1651              		.loc 1 1488 1 is_stmt 1 view -0
 1652              		.cfi_startproc
 1653              		@ args = 0, pretend = 0, frame = 0
 1654              		@ frame_needed = 0, uses_anonymous_args = 0
 1655              		@ link register save eliminated.
1489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1656              		.loc 1 1489 5 view .LVU509
 1657 0000 024A     		ldr	r2, .L139
 1658 0002 8358     		ldr	r3, [r0, r2]
1489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1659              		.loc 1 1489 39 is_stmt 0 view .LVU510
 1660 0004 23F00043 		bic	r3, r3, #-2147483648
 1661 0008 8350     		str	r3, [r0, r2]
1490:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1662              		.loc 1 1490 1 view .LVU511
 1663 000a 7047     		bx	lr
 1664              	.L140:
 1665              		.align	2
 1666              	.L139:
 1667 000c 40800240 		.word	1073905728
 1668              		.cfi_endproc
 1669              	.LFE143:
 1671              		.section	.text.enet_address_filter_config,"ax",%progbits
 1672              		.align	1
 1673              		.global	enet_address_filter_config
ARM GAS  /tmp/ccCfbOL5.s 			page 100


 1674              		.syntax unified
 1675              		.thumb
 1676              		.thumb_func
 1678              	enet_address_filter_config:
 1679              	.LVL103:
 1680              	.LFB144:
1515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg;
 1681              		.loc 1 1515 1 is_stmt 1 view -0
 1682              		.cfi_startproc
 1683              		@ args = 0, pretend = 0, frame = 0
 1684              		@ frame_needed = 0, uses_anonymous_args = 0
1516:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1685              		.loc 1 1516 5 view .LVU513
1519:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1686              		.loc 1 1519 5 view .LVU514
1515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg;
 1687              		.loc 1 1515 1 is_stmt 0 view .LVU515
 1688 0000 10B5     		push	{r4, lr}
 1689              	.LCFI8:
 1690              		.cfi_def_cfa_offset 8
 1691              		.cfi_offset 4, -8
 1692              		.cfi_offset 14, -4
1519:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1693              		.loc 1 1519 11 view .LVU516
 1694 0002 044C     		ldr	r4, .L142
1519:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1695              		.loc 1 1519 9 view .LVU517
 1696 0004 0359     		ldr	r3, [r0, r4]
 1697              	.LVL104:
1522:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg |= (addr_mask | filter_type);
 1698              		.loc 1 1522 5 is_stmt 1 view .LVU518
1523:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) = reg;
 1699              		.loc 1 1523 23 is_stmt 0 view .LVU519
 1700 0006 1143     		orrs	r1, r1, r2
 1701              	.LVL105:
1522:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg |= (addr_mask | filter_type);
 1702              		.loc 1 1522 9 view .LVU520
 1703 0008 23F0FE43 		bic	r3, r3, #2130706432
 1704              	.LVL106:
1523:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) = reg;
 1705              		.loc 1 1523 5 is_stmt 1 view .LVU521
1523:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) = reg;
 1706              		.loc 1 1523 9 is_stmt 0 view .LVU522
 1707 000c 1943     		orrs	r1, r1, r3
 1708              	.LVL107:
1524:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1709              		.loc 1 1524 5 is_stmt 1 view .LVU523
1524:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1710              		.loc 1 1524 39 is_stmt 0 view .LVU524
 1711 000e 0151     		str	r1, [r0, r4]
1525:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1712              		.loc 1 1525 1 view .LVU525
 1713 0010 10BD     		pop	{r4, pc}
 1714              	.L143:
 1715 0012 00BF     		.align	2
 1716              	.L142:
 1717 0014 40800240 		.word	1073905728
ARM GAS  /tmp/ccCfbOL5.s 			page 101


 1718              		.cfi_endproc
 1719              	.LFE144:
 1721              		.section	.text.enet_phy_write_read,"ax",%progbits
 1722              		.align	1
 1723              		.global	enet_phy_write_read
 1724              		.syntax unified
 1725              		.thumb
 1726              		.thumb_func
 1728              	enet_phy_write_read:
 1729              	.LVL108:
 1730              	.LFB146:
1596:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg, phy_flag;
 1731              		.loc 1 1596 1 is_stmt 1 view -0
 1732              		.cfi_startproc
 1733              		@ args = 0, pretend = 0, frame = 0
 1734              		@ frame_needed = 0, uses_anonymous_args = 0
1597:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 1735              		.loc 1 1597 5 view .LVU527
1598:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 1736              		.loc 1 1598 5 view .LVU528
1599:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1737              		.loc 1 1599 5 view .LVU529
1602:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 1738              		.loc 1 1602 5 view .LVU530
1596:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg, phy_flag;
 1739              		.loc 1 1596 1 is_stmt 0 view .LVU531
 1740 0000 30B5     		push	{r4, r5, lr}
 1741              	.LCFI9:
 1742              		.cfi_def_cfa_offset 12
 1743              		.cfi_offset 4, -12
 1744              		.cfi_offset 5, -8
 1745              		.cfi_offset 14, -4
1602:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 1746              		.loc 1 1602 9 view .LVU532
 1747 0002 124D     		ldr	r5, .L153
1596:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg, phy_flag;
 1748              		.loc 1 1596 1 view .LVU533
 1749 0004 0446     		mov	r4, r0
1602:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 1750              		.loc 1 1602 9 view .LVU534
 1751 0006 2869     		ldr	r0, [r5, #16]
 1752              	.LVL109:
1603:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 1753              		.loc 1 1603 5 is_stmt 1 view .LVU535
1604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1754              		.loc 1 1604 5 view .LVU536
1604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1755              		.loc 1 1604 25 is_stmt 0 view .LVU537
 1756 0008 9201     		lsls	r2, r2, #6
 1757              	.LVL110:
1603:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 1758              		.loc 1 1603 9 view .LVU538
 1759 000a 20F47F40 		bic	r0, r0, #65280
 1760              	.LVL111:
1604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1761              		.loc 1 1604 25 view .LVU539
 1762 000e 02F4F862 		and	r2, r2, #1984
ARM GAS  /tmp/ccCfbOL5.s 			page 102


1603:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 1763              		.loc 1 1603 9 view .LVU540
 1764 0012 20F0C300 		bic	r0, r0, #195
1604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1765              		.loc 1 1604 9 view .LVU541
 1766 0016 0243     		orrs	r2, r2, r0
1604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1767              		.loc 1 1604 51 view .LVU542
 1768 0018 C902     		lsls	r1, r1, #11
 1769              	.LVL112:
1604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1770              		.loc 1 1604 51 view .LVU543
 1771 001a 89B2     		uxth	r1, r1
1604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1772              		.loc 1 1604 9 view .LVU544
 1773 001c 2243     		orrs	r2, r2, r4
 1774 001e 0A43     		orrs	r2, r2, r1
1607:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
 1775              		.loc 1 1607 7 view .LVU545
 1776 0020 022C     		cmp	r4, #2
1608:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1777              		.loc 1 1608 29 view .LVU546
 1778 0022 04BF     		itt	eq
 1779 0024 1988     		ldrheq	r1, [r3]
1608:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1780              		.loc 1 1608 27 view .LVU547
 1781 0026 6961     		streq	r1, [r5, #20]
1604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1782              		.loc 1 1604 9 view .LVU548
 1783 0028 42F00102 		orr	r2, r2, #1
 1784              	.LVL113:
1607:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
 1785              		.loc 1 1607 5 is_stmt 1 view .LVU549
1608:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1786              		.loc 1 1608 9 view .LVU550
1612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     do {
 1787              		.loc 1 1612 5 view .LVU551
1612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     do {
 1788              		.loc 1 1612 22 is_stmt 0 view .LVU552
 1789 002c 2A61     		str	r2, [r5, #16]
1614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
 1790              		.loc 1 1614 21 view .LVU553
 1791 002e 0749     		ldr	r1, .L153
1612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     do {
 1792              		.loc 1 1612 22 view .LVU554
 1793 0030 074A     		ldr	r2, .L153+4
 1794              	.LVL114:
 1795              	.L147:
1613:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_flag = (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB);
 1796              		.loc 1 1613 5 is_stmt 1 discriminator 2 view .LVU555
1614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
 1797              		.loc 1 1614 9 discriminator 2 view .LVU556
1614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
 1798              		.loc 1 1614 21 is_stmt 0 discriminator 2 view .LVU557
 1799 0032 0869     		ldr	r0, [r1, #16]
 1800              	.LVL115:
1615:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
ARM GAS  /tmp/ccCfbOL5.s 			page 103


 1801              		.loc 1 1615 9 is_stmt 1 discriminator 2 view .LVU558
1616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1802              		.loc 1 1616 33 discriminator 2 view .LVU559
 1803 0034 C007     		lsls	r0, r0, #31
 1804              	.LVL116:
1616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1805              		.loc 1 1616 33 is_stmt 0 discriminator 2 view .LVU560
 1806 0036 01D5     		bpl	.L146
1616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1807              		.loc 1 1616 33 discriminator 1 view .LVU561
 1808 0038 013A     		subs	r2, r2, #1
 1809              	.LVL117:
1616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1810              		.loc 1 1616 33 discriminator 1 view .LVU562
 1811 003a FAD1     		bne	.L147
 1812              	.LVL118:
 1813              	.L146:
1619:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 1814              		.loc 1 1619 5 is_stmt 1 view .LVU563
1619:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 1815              		.loc 1 1619 18 is_stmt 0 view .LVU564
 1816 003c 0A69     		ldr	r2, [r1, #16]
 1817 003e D243     		mvns	r2, r2
 1818 0040 02F00100 		and	r0, r2, #1
 1819              	.LVL119:
1624:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
 1820              		.loc 1 1624 5 is_stmt 1 view .LVU565
1624:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
 1821              		.loc 1 1624 7 is_stmt 0 view .LVU566
 1822 0044 0CB9     		cbnz	r4, .L148
1625:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1823              		.loc 1 1625 9 is_stmt 1 view .LVU567
1625:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1824              		.loc 1 1625 29 is_stmt 0 view .LVU568
 1825 0046 4A69     		ldr	r2, [r1, #20]
1625:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1826              		.loc 1 1625 19 view .LVU569
 1827 0048 1A80     		strh	r2, [r3]	@ movhi
 1828              	.L148:
1628:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1829              		.loc 1 1628 5 is_stmt 1 view .LVU570
1629:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1830              		.loc 1 1629 1 is_stmt 0 view .LVU571
 1831 004a 30BD     		pop	{r4, r5, pc}
 1832              	.L154:
 1833              		.align	2
 1834              	.L153:
 1835 004c 00800240 		.word	1073905664
 1836 0050 FFFF0400 		.word	327679
 1837              		.cfi_endproc
 1838              	.LFE146:
 1840              		.section	.text.enet_phy_config,"ax",%progbits
 1841              		.align	1
 1842              		.global	enet_phy_config
 1843              		.syntax unified
 1844              		.thumb
 1845              		.thumb_func
ARM GAS  /tmp/ccCfbOL5.s 			page 104


 1847              	enet_phy_config:
 1848              	.LFB145:
1534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t ahbclk;
 1849              		.loc 1 1534 1 is_stmt 1 view -0
 1850              		.cfi_startproc
 1851              		@ args = 0, pretend = 0, frame = 8
 1852              		@ frame_needed = 0, uses_anonymous_args = 0
1535:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg;
 1853              		.loc 1 1535 5 view .LVU573
1536:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t phy_value;
 1854              		.loc 1 1536 5 view .LVU574
1537:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 1855              		.loc 1 1537 5 view .LVU575
1538:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1856              		.loc 1 1538 5 view .LVU576
 1857              	.LVL120:
1541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg &= ~ENET_MAC_PHY_CTL_CLR;
 1858              		.loc 1 1541 5 view .LVU577
1534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t ahbclk;
 1859              		.loc 1 1534 1 is_stmt 0 view .LVU578
 1860 0000 37B5     		push	{r0, r1, r2, r4, r5, lr}
 1861              	.LCFI10:
 1862              		.cfi_def_cfa_offset 24
 1863              		.cfi_offset 4, -12
 1864              		.cfi_offset 5, -8
 1865              		.cfi_offset 14, -4
1541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg &= ~ENET_MAC_PHY_CTL_CLR;
 1866              		.loc 1 1541 9 view .LVU579
 1867 0002 264D     		ldr	r5, .L169
1545:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1868              		.loc 1 1545 14 view .LVU580
 1869 0004 0120     		movs	r0, #1
1541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg &= ~ENET_MAC_PHY_CTL_CLR;
 1870              		.loc 1 1541 9 view .LVU581
 1871 0006 2C69     		ldr	r4, [r5, #16]
 1872              	.LVL121:
1542:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1873              		.loc 1 1542 5 is_stmt 1 view .LVU582
1545:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1874              		.loc 1 1545 14 is_stmt 0 view .LVU583
 1875 0008 FFF7FEFF 		bl	rcu_clock_freq_get
 1876              	.LVL122:
1548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
 1877              		.loc 1 1548 8 view .LVU584
 1878 000c 244B     		ldr	r3, .L169+4
1548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
 1879              		.loc 1 1548 7 view .LVU585
 1880 000e 254A     		ldr	r2, .L169+8
1548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
 1881              		.loc 1 1548 8 view .LVU586
 1882 0010 0344     		add	r3, r3, r0
1548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
 1883              		.loc 1 1548 7 view .LVU587
 1884 0012 9342     		cmp	r3, r2
1542:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1885              		.loc 1 1542 9 view .LVU588
 1886 0014 24F01C04 		bic	r4, r4, #28
ARM GAS  /tmp/ccCfbOL5.s 			page 105


 1887              	.LVL123:
1545:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1888              		.loc 1 1545 5 is_stmt 1 view .LVU589
1548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
 1889              		.loc 1 1548 5 view .LVU590
1548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
 1890              		.loc 1 1548 7 is_stmt 0 view .LVU591
 1891 0018 1FD2     		bcs	.L156
1549:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 35000000U, 60000000U)) {
 1892              		.loc 1 1549 9 is_stmt 1 view .LVU592
1549:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 35000000U, 60000000U)) {
 1893              		.loc 1 1549 13 is_stmt 0 view .LVU593
 1894 001a 44F00804 		orr	r4, r4, #8
 1895              	.LVL124:
 1896              	.L157:
1561:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1897              		.loc 1 1561 5 is_stmt 1 view .LVU594
1564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ERROR == (enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value))) {
 1898              		.loc 1 1564 15 is_stmt 0 view .LVU595
 1899 001e 4FF40043 		mov	r3, #32768
1561:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1900              		.loc 1 1561 22 view .LVU596
 1901 0022 2C61     		str	r4, [r5, #16]
1564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ERROR == (enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value))) {
 1902              		.loc 1 1564 5 is_stmt 1 view .LVU597
1565:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
 1903              		.loc 1 1565 18 is_stmt 0 view .LVU598
 1904 0024 0022     		movs	r2, #0
1564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ERROR == (enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value))) {
 1905              		.loc 1 1564 15 view .LVU599
 1906 0026 ADF80630 		strh	r3, [sp, #6]	@ movhi
1565:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
 1907              		.loc 1 1565 5 is_stmt 1 view .LVU600
1565:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
 1908              		.loc 1 1565 18 is_stmt 0 view .LVU601
 1909 002a 0121     		movs	r1, #1
 1910 002c 0DF10603 		add	r3, sp, #6
 1911 0030 0220     		movs	r0, #2
 1912              	.LVL125:
1565:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
 1913              		.loc 1 1565 18 view .LVU602
 1914 0032 FFF7FEFF 		bl	enet_phy_write_read
 1915              	.LVL126:
1565:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
 1916              		.loc 1 1565 7 view .LVU603
 1917 0036 50B3     		cbz	r0, .L162
1569:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1918              		.loc 1 1569 5 is_stmt 1 view .LVU604
 1919 0038 1B48     		ldr	r0, .L169+12
1572:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
 1920              		.loc 1 1572 18 is_stmt 0 view .LVU605
 1921 003a 0022     		movs	r2, #0
1569:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1922              		.loc 1 1569 5 view .LVU606
 1923 003c FFF7FEFF 		bl	enet_delay
 1924              	.LVL127:
1572:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
ARM GAS  /tmp/ccCfbOL5.s 			page 106


 1925              		.loc 1 1572 5 is_stmt 1 view .LVU607
1572:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
 1926              		.loc 1 1572 18 is_stmt 0 view .LVU608
 1927 0040 0121     		movs	r1, #1
 1928 0042 0DF10603 		add	r3, sp, #6
 1929 0046 1046     		mov	r0, r2
 1930 0048 FFF7FEFF 		bl	enet_phy_write_read
 1931              	.LVL128:
1572:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
 1932              		.loc 1 1572 7 view .LVU609
 1933 004c F8B1     		cbz	r0, .L162
1577:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 1934              		.loc 1 1577 5 is_stmt 1 view .LVU610
1577:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 1935              		.loc 1 1577 7 is_stmt 0 view .LVU611
 1936 004e BDF80600 		ldrh	r0, [sp, #6]
 1937 0052 C043     		mvns	r0, r0
 1938 0054 C0F3C030 		ubfx	r0, r0, #15, #1
 1939 0058 1AE0     		b	.L161
 1940              	.LVL129:
 1941              	.L156:
1550:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
 1942              		.loc 1 1550 12 is_stmt 1 view .LVU612
1550:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
 1943              		.loc 1 1550 15 is_stmt 0 view .LVU613
 1944 005a 144B     		ldr	r3, .L169+16
1550:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
 1945              		.loc 1 1550 14 view .LVU614
 1946 005c 144A     		ldr	r2, .L169+20
1550:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
 1947              		.loc 1 1550 15 view .LVU615
 1948 005e 0344     		add	r3, r3, r0
1550:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
 1949              		.loc 1 1550 14 view .LVU616
 1950 0060 9342     		cmp	r3, r2
 1951 0062 02D8     		bhi	.L158
1551:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 60000000U, 100000000U)) {
 1952              		.loc 1 1551 9 is_stmt 1 view .LVU617
1551:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 60000000U, 100000000U)) {
 1953              		.loc 1 1551 13 is_stmt 0 view .LVU618
 1954 0064 44F00C04 		orr	r4, r4, #12
 1955              	.LVL130:
1551:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 60000000U, 100000000U)) {
 1956              		.loc 1 1551 13 view .LVU619
 1957 0068 D9E7     		b	.L157
 1958              	.L158:
1552:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
 1959              		.loc 1 1552 12 is_stmt 1 view .LVU620
1552:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
 1960              		.loc 1 1552 15 is_stmt 0 view .LVU621
 1961 006a 124B     		ldr	r3, .L169+24
1552:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
 1962              		.loc 1 1552 14 view .LVU622
 1963 006c 124A     		ldr	r2, .L169+28
1552:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
 1964              		.loc 1 1552 15 view .LVU623
 1965 006e 0344     		add	r3, r3, r0
ARM GAS  /tmp/ccCfbOL5.s 			page 107


1552:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
 1966              		.loc 1 1552 14 view .LVU624
 1967 0070 9342     		cmp	r3, r2
 1968 0072 D4D3     		bcc	.L157
1554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
 1969              		.loc 1 1554 12 is_stmt 1 view .LVU625
1554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
 1970              		.loc 1 1554 15 is_stmt 0 view .LVU626
 1971 0074 114B     		ldr	r3, .L169+32
1554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
 1972              		.loc 1 1554 14 view .LVU627
 1973 0076 124A     		ldr	r2, .L169+36
1554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
 1974              		.loc 1 1554 15 view .LVU628
 1975 0078 0344     		add	r3, r3, r0
1554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
 1976              		.loc 1 1554 14 view .LVU629
 1977 007a 9342     		cmp	r3, r2
 1978 007c 02D8     		bhi	.L159
1555:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if((ENET_RANGE(ahbclk, 150000000U, 240000000U)) || (240000000U == ahbclk)) {
 1979              		.loc 1 1555 9 is_stmt 1 view .LVU630
1555:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if((ENET_RANGE(ahbclk, 150000000U, 240000000U)) || (240000000U == ahbclk)) {
 1980              		.loc 1 1555 13 is_stmt 0 view .LVU631
 1981 007e 44F00404 		orr	r4, r4, #4
 1982              	.LVL131:
1555:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if((ENET_RANGE(ahbclk, 150000000U, 240000000U)) || (240000000U == ahbclk)) {
 1983              		.loc 1 1555 13 view .LVU632
 1984 0082 CCE7     		b	.L157
 1985              	.L159:
1556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
 1986              		.loc 1 1556 12 is_stmt 1 view .LVU633
1556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
 1987              		.loc 1 1556 60 is_stmt 0 view .LVU634
 1988 0084 0F4B     		ldr	r3, .L169+40
1556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
 1989              		.loc 1 1556 14 view .LVU635
 1990 0086 104A     		ldr	r2, .L169+44
1556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
 1991              		.loc 1 1556 60 view .LVU636
 1992 0088 0344     		add	r3, r3, r0
1556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
 1993              		.loc 1 1556 14 view .LVU637
 1994 008a 9342     		cmp	r3, r2
 1995 008c 02D9     		bls	.L160
 1996              	.LVL132:
 1997              	.L162:
1559:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1998              		.loc 1 1559 16 view .LVU638
 1999 008e 0020     		movs	r0, #0
 2000              	.L161:
 2001              	.LVL133:
1582:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2002              		.loc 1 1582 1 view .LVU639
 2003 0090 03B0     		add	sp, sp, #12
 2004              	.LCFI11:
 2005              		.cfi_remember_state
 2006              		.cfi_def_cfa_offset 12
ARM GAS  /tmp/ccCfbOL5.s 			page 108


 2007              		@ sp needed
 2008 0092 30BD     		pop	{r4, r5, pc}
 2009              	.LVL134:
 2010              	.L160:
 2011              	.LCFI12:
 2012              		.cfi_restore_state
1557:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 2013              		.loc 1 1557 9 is_stmt 1 view .LVU640
1557:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 2014              		.loc 1 1557 13 is_stmt 0 view .LVU641
 2015 0094 44F01004 		orr	r4, r4, #16
 2016              	.LVL135:
1557:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 2017              		.loc 1 1557 13 view .LVU642
 2018 0098 C1E7     		b	.L157
 2019              	.L170:
 2020 009a 00BF     		.align	2
 2021              	.L169:
 2022 009c 00800240 		.word	1073905664
 2023 00a0 00D3CEFE 		.word	-20000000
 2024 00a4 C0E1E400 		.word	15000000
 2025 00a8 FFFF0400 		.word	327679
 2026 00ac 40F1E9FD 		.word	-35000000
 2027 00b0 3F787D01 		.word	24999999
 2028 00b4 00796CFC 		.word	-60000000
 2029 00b8 005A6202 		.word	40000000
 2030 00bc 001F0AFA 		.word	-100000000
 2031 00c0 7FF0FA02 		.word	49999999
 2032 00c4 802E0FF7 		.word	-150000000
 2033 00c8 804A5D05 		.word	90000000
 2034              		.cfi_endproc
 2035              	.LFE145:
 2037              		.section	.text.enet_init,"ax",%progbits
 2038              		.align	1
 2039              		.global	enet_init
 2040              		.syntax unified
 2041              		.thumb
 2042              		.thumb_func
 2044              	enet_init:
 2045              	.LVL136:
 2046              	.LFB118:
 338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg_value = 0U, reg_temp = 0U, temp = 0U;
 2047              		.loc 1 338 1 is_stmt 1 view -0
 2048              		.cfi_startproc
 2049              		@ args = 0, pretend = 0, frame = 8
 2050              		@ frame_needed = 0, uses_anonymous_args = 0
 339:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t media_temp = 0U;
 2051              		.loc 1 339 5 view .LVU644
 340:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 2052              		.loc 1 340 5 view .LVU645
 341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t phy_value = 0U;
 2053              		.loc 1 341 5 view .LVU646
 342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR, enet_state = ERROR;
 2054              		.loc 1 342 5 view .LVU647
 338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg_value = 0U, reg_temp = 0U, temp = 0U;
 2055              		.loc 1 338 1 is_stmt 0 view .LVU648
 2056 0000 F7B5     		push	{r0, r1, r2, r4, r5, r6, r7, lr}
ARM GAS  /tmp/ccCfbOL5.s 			page 109


 2057              	.LCFI13:
 2058              		.cfi_def_cfa_offset 32
 2059              		.cfi_offset 4, -20
 2060              		.cfi_offset 5, -16
 2061              		.cfi_offset 6, -12
 2062              		.cfi_offset 7, -8
 2063              		.cfi_offset 14, -4
 342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR, enet_state = ERROR;
 2064              		.loc 1 342 14 view .LVU649
 2065 0002 0023     		movs	r3, #0
 338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg_value = 0U, reg_temp = 0U, temp = 0U;
 2066              		.loc 1 338 1 view .LVU650
 2067 0004 0446     		mov	r4, r0
 2068 0006 0D46     		mov	r5, r1
 2069 0008 1646     		mov	r6, r2
 342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR, enet_state = ERROR;
 2070              		.loc 1 342 14 view .LVU651
 2071 000a ADF80630 		strh	r3, [sp, #6]	@ movhi
 343:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2072              		.loc 1 343 5 is_stmt 1 view .LVU652
 2073              	.LVL137:
 346:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_RESETDELAY);
 2074              		.loc 1 346 5 view .LVU653
 346:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_RESETDELAY);
 2075              		.loc 1 346 17 is_stmt 0 view .LVU654
 2076 000e FFF7FEFF 		bl	enet_phy_config
 2077              	.LVL138:
 346:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_RESETDELAY);
 2078              		.loc 1 346 7 view .LVU655
 2079 0012 0028     		cmp	r0, #0
 2080 0014 32D0     		beq	.L172
 2081              	.L175:
 353:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2082              		.loc 1 353 5 is_stmt 1 view .LVU656
 2083              	.LBB4:
 2084              	.LBI4:
3436:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 2085              		.loc 1 3436 13 view .LVU657
 2086              	.LBB5:
3438:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2087              		.loc 1 3438 5 view .LVU658
 2088              	.LVL139:
3442:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= MAC_CFG_MASK;
 2089              		.loc 1 3442 5 view .LVU659
3442:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= MAC_CFG_MASK;
 2090              		.loc 1 3442 15 is_stmt 0 view .LVU660
 2091 0016 394B     		ldr	r3, .L250
3443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= ENET_WATCHDOG_ENABLE | ENET_JABBER_ENABLE | ENET_INTERFRAMEGAP_96BIT \
 2092              		.loc 1 3443 15 view .LVU661
 2093 0018 394A     		ldr	r2, .L250+4
3442:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= MAC_CFG_MASK;
 2094              		.loc 1 3442 15 view .LVU662
 2095 001a 1968     		ldr	r1, [r3]
 2096              	.LVL140:
3443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= ENET_WATCHDOG_ENABLE | ENET_JABBER_ENABLE | ENET_INTERFRAMEGAP_96BIT \
 2097              		.loc 1 3443 5 is_stmt 1 view .LVU663
3443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= ENET_WATCHDOG_ENABLE | ENET_JABBER_ENABLE | ENET_INTERFRAMEGAP_96BIT \
ARM GAS  /tmp/ccCfbOL5.s 			page 110


 2098              		.loc 1 3443 15 is_stmt 0 view .LVU664
 2099 001c 0A40     		ands	r2, r2, r1
 2100              	.LVL141:
3444:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_SPEEDMODE_10M | ENET_MODE_HALFDUPLEX | ENET_LOOPBACKMODE_DISABLE \
 2101              		.loc 1 3444 5 is_stmt 1 view .LVU665
3452:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2102              		.loc 1 3452 5 view .LVU666
3452:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2103              		.loc 1 3452 18 is_stmt 0 view .LVU667
 2104 001e 1A60     		str	r2, [r3]
3455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                     | ENET_MULTICAST_FILTER_PERFECT | ENET_UNICAST_FILTER_PERFECT \
 2105              		.loc 1 3455 5 is_stmt 1 view .LVU668
3455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                     | ENET_MULTICAST_FILTER_PERFECT | ENET_UNICAST_FILTER_PERFECT \
 2106              		.loc 1 3455 19 is_stmt 0 view .LVU669
 2107 0020 0022     		movs	r2, #0
 2108              	.LVL142:
3455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                     | ENET_MULTICAST_FILTER_PERFECT | ENET_UNICAST_FILTER_PERFECT \
 2109              		.loc 1 3455 19 view .LVU670
 2110 0022 5A60     		str	r2, [r3, #4]
 2111              	.LVL143:
3461:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2112              		.loc 1 3461 5 is_stmt 1 view .LVU671
3461:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2113              		.loc 1 3461 18 is_stmt 0 view .LVU672
 2114 0024 9A60     		str	r2, [r3, #8]
3463:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2115              		.loc 1 3463 5 is_stmt 1 view .LVU673
3463:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2116              		.loc 1 3463 18 is_stmt 0 view .LVU674
 2117 0026 DA60     		str	r2, [r3, #12]
3466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= MAC_FCTL_MASK;
 2118              		.loc 1 3466 5 is_stmt 1 view .LVU675
3466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= MAC_FCTL_MASK;
 2119              		.loc 1 3466 15 is_stmt 0 view .LVU676
 2120 0028 9969     		ldr	r1, [r3, #24]
 2121              	.LVL144:
3467:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= MAC_FCTL_PTM(0) | ENET_ZERO_QUANTA_PAUSE_DISABLE \
 2122              		.loc 1 3467 5 is_stmt 1 view .LVU677
3467:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= MAC_FCTL_PTM(0) | ENET_ZERO_QUANTA_PAUSE_DISABLE \
 2123              		.loc 1 3467 15 is_stmt 0 view .LVU678
 2124 002a 21F0BE01 		bic	r1, r1, #190
 2125              	.LVL145:
3467:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= MAC_FCTL_PTM(0) | ENET_ZERO_QUANTA_PAUSE_DISABLE \
 2126              		.loc 1 3467 15 view .LVU679
 2127 002e 0904     		lsls	r1, r1, #16
 2128 0030 090C     		lsrs	r1, r1, #16
 2129              	.LVL146:
3468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_PAUSETIME_MINUS4 | ENET_UNIQUE_PAUSEDETECT \
 2130              		.loc 1 3468 5 is_stmt 1 view .LVU680
3468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_PAUSETIME_MINUS4 | ENET_UNIQUE_PAUSEDETECT \
 2131              		.loc 1 3468 15 is_stmt 0 view .LVU681
 2132 0032 41F08001 		orr	r1, r1, #128
 2133              	.LVL147:
3471:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2134              		.loc 1 3471 5 is_stmt 1 view .LVU682
3471:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2135              		.loc 1 3471 19 is_stmt 0 view .LVU683
ARM GAS  /tmp/ccCfbOL5.s 			page 111


 2136 0036 9961     		str	r1, [r3, #24]
3474:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2137              		.loc 1 3474 5 is_stmt 1 view .LVU684
3478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= DMA_CTL_MASK;
 2138              		.loc 1 3478 15 is_stmt 0 view .LVU685
 2139 0038 3249     		ldr	r1, .L250+8
 2140              	.LVL148:
3474:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2141              		.loc 1 3474 18 view .LVU686
 2142 003a DA61     		str	r2, [r3, #28]
 2143              	.LVL149:
3478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= DMA_CTL_MASK;
 2144              		.loc 1 3478 5 is_stmt 1 view .LVU687
3478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= DMA_CTL_MASK;
 2145              		.loc 1 3478 15 is_stmt 0 view .LVU688
 2146 003c 8869     		ldr	r0, [r1, #24]
 2147              	.LVL150:
3479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= ENET_TCPIP_CKSUMERROR_DROP | ENET_RX_MODE_STOREFORWARD \
 2148              		.loc 1 3479 5 is_stmt 1 view .LVU689
3479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= ENET_TCPIP_CKSUMERROR_DROP | ENET_RX_MODE_STOREFORWARD \
 2149              		.loc 1 3479 15 is_stmt 0 view .LVU690
 2150 003e 324B     		ldr	r3, .L250+12
 2151 0040 0340     		ands	r3, r3, r0
 2152              	.LVL151:
3480:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_FLUSH_RXFRAME_ENABLE | ENET_TX_MODE_STOREFORWARD \
 2153              		.loc 1 3480 5 is_stmt 1 view .LVU691
3480:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_FLUSH_RXFRAME_ENABLE | ENET_TX_MODE_STOREFORWARD \
 2154              		.loc 1 3480 15 is_stmt 0 view .LVU692
 2155 0042 43F00873 		orr	r3, r3, #35651584
 2156              	.LVL152:
3484:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2157              		.loc 1 3484 5 is_stmt 1 view .LVU693
3484:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2158              		.loc 1 3484 18 is_stmt 0 view .LVU694
 2159 0046 8B61     		str	r3, [r1, #24]
3487:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= DMA_BCTL_MASK;
 2160              		.loc 1 3487 5 is_stmt 1 view .LVU695
3487:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= DMA_BCTL_MASK;
 2161              		.loc 1 3487 15 is_stmt 0 view .LVU696
 2162 0048 0B68     		ldr	r3, [r1]
 2163              	.LVL153:
3488:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value = ENET_ADDRESS_ALIGN_ENABLE | ENET_ARBITRATION_RXTX_2_1 \
 2164              		.loc 1 3488 5 is_stmt 1 view .LVU697
3489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 | ENET_RXDP_32BEAT | ENET_PGBL_32BEAT | ENET_RXTX_DIFFERENT_PGBL \
 2165              		.loc 1 3489 5 view .LVU698
3493:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 2166              		.loc 1 3493 5 view .LVU699
3493:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 2167              		.loc 1 3493 19 is_stmt 0 view .LVU700
 2168 004a 304B     		ldr	r3, .L250+16
 2169 004c 0B60     		str	r3, [r1]
 2170              	.LVL154:
3493:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 2171              		.loc 1 3493 19 view .LVU701
 2172              	.LBE5:
 2173              	.LBE4:
 356:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if is PHY auto negotiation */
ARM GAS  /tmp/ccCfbOL5.s 			page 112


 2174              		.loc 1 356 5 is_stmt 1 view .LVU702
 358:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* wait for PHY_LINKED_STATUS bit be set */
 2175              		.loc 1 358 5 view .LVU703
 358:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* wait for PHY_LINKED_STATUS bit be set */
 2176              		.loc 1 358 7 is_stmt 0 view .LVU704
 2177 004e 012C     		cmp	r4, #1
 2178 0050 1ED0     		beq	.L198
 408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_value |= (uint16_t)((media_temp & ENET_MAC_CFG_SPD) >> 1);
 2179              		.loc 1 408 9 is_stmt 1 view .LVU705
 409:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 2180              		.loc 1 409 9 view .LVU706
 408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_value |= (uint16_t)((media_temp & ENET_MAC_CFG_SPD) >> 1);
 2181              		.loc 1 408 64 is_stmt 0 view .LVU707
 2182 0052 E308     		lsrs	r3, r4, #3
 409:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 2183              		.loc 1 409 65 view .LVU708
 2184 0054 6108     		lsrs	r1, r4, #1
 409:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 2185              		.loc 1 409 22 view .LVU709
 2186 0056 01F40051 		and	r1, r1, #8192
 408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_value |= (uint16_t)((media_temp & ENET_MAC_CFG_SPD) >> 1);
 2187              		.loc 1 408 21 view .LVU710
 2188 005a 03F48073 		and	r3, r3, #256
 409:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 2189              		.loc 1 409 19 view .LVU711
 2190 005e 0B43     		orrs	r3, r3, r1
 2191 0060 ADF80630 		strh	r3, [sp, #6]	@ movhi
 410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 2192              		.loc 1 410 9 is_stmt 1 view .LVU712
 410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 2193              		.loc 1 410 21 is_stmt 0 view .LVU713
 2194 0064 0121     		movs	r1, #1
 2195 0066 0DF10603 		add	r3, sp, #6
 2196 006a 0220     		movs	r0, #2
 2197 006c FFF7FEFF 		bl	enet_phy_write_read
 2198              	.LVL155:
 411:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 2199              		.loc 1 411 9 is_stmt 1 view .LVU714
 411:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 2200              		.loc 1 411 11 is_stmt 0 view .LVU715
 2201 0070 58B1     		cbz	r0, .L178
 416:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2202              		.loc 1 416 9 is_stmt 1 view .LVU716
 2203 0072 6FF07F40 		mvn	r0, #-16777216
 2204              	.LVL156:
 416:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2205              		.loc 1 416 9 is_stmt 0 view .LVU717
 2206 0076 FFF7FEFF 		bl	enet_delay
 2207              	.LVL157:
 2208 007a 5EE0     		b	.L181
 2209              	.LVL158:
 2210              	.L172:
 347:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(ERROR == enet_phy_config()) {
 2211              		.loc 1 347 9 is_stmt 1 view .LVU718
 2212 007c 2448     		ldr	r0, .L250+20
 2213 007e FFF7FEFF 		bl	enet_delay
 2214              	.LVL159:
ARM GAS  /tmp/ccCfbOL5.s 			page 113


 348:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 2215              		.loc 1 348 9 view .LVU719
 348:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 2216              		.loc 1 348 21 is_stmt 0 view .LVU720
 2217 0082 FFF7FEFF 		bl	enet_phy_config
 2218              	.LVL160:
 348:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 2219              		.loc 1 348 11 view .LVU721
 2220 0086 0028     		cmp	r0, #0
 2221 0088 C5D1     		bne	.L175
 2222              	.LVL161:
 2223              	.L178:
 349:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 2224              		.loc 1 349 20 view .LVU722
 2225 008a 0020     		movs	r0, #0
 2226              	.LVL162:
 2227              	.L176:
 621:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2228              		.loc 1 621 1 view .LVU723
 2229 008c 03B0     		add	sp, sp, #12
 2230              	.LCFI14:
 2231              		.cfi_remember_state
 2232              		.cfi_def_cfa_offset 20
 2233              		@ sp needed
 2234 008e F0BD     		pop	{r4, r5, r6, r7, pc}
 2235              	.LVL163:
 2236              	.L198:
 2237              	.LCFI15:
 2238              		.cfi_restore_state
 621:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2239              		.loc 1 621 1 view .LVU724
 2240 0090 204F     		ldr	r7, .L250+24
 341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t phy_value = 0U;
 2241              		.loc 1 341 14 view .LVU725
 2242 0092 1446     		mov	r4, r2
 2243              	.LVL164:
 2244              	.L173:
 360:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BSR, &phy_value);
 2245              		.loc 1 360 9 is_stmt 1 discriminator 2 view .LVU726
 361:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             phy_value &= PHY_LINKED_STATUS;
 2246              		.loc 1 361 13 discriminator 2 view .LVU727
 2247 0094 0122     		movs	r2, #1
 2248 0096 1146     		mov	r1, r2
 2249 0098 0DF10603 		add	r3, sp, #6
 2250 009c 0020     		movs	r0, #0
 2251 009e FFF7FEFF 		bl	enet_phy_write_read
 2252              	.LVL165:
 362:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 2253              		.loc 1 362 13 discriminator 2 view .LVU728
 362:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 2254              		.loc 1 362 23 is_stmt 0 discriminator 2 view .LVU729
 2255 00a2 BDF80620 		ldrh	r2, [sp, #6]
 2256 00a6 02F00402 		and	r2, r2, #4
 2257 00aa ADF80620 		strh	r2, [sp, #6]	@ movhi
 363:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < PHY_READ_TO));
 2258              		.loc 1 363 13 is_stmt 1 discriminator 2 view .LVU730
 363:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < PHY_READ_TO));
ARM GAS  /tmp/ccCfbOL5.s 			page 114


 2259              		.loc 1 363 20 is_stmt 0 discriminator 2 view .LVU731
 2260 00ae 0134     		adds	r4, r4, #1
 2261              	.LVL166:
 364:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 2262              		.loc 1 364 38 is_stmt 1 discriminator 2 view .LVU732
 2263 00b0 12B9     		cbnz	r2, .L177
 364:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 2264              		.loc 1 364 38 is_stmt 0 discriminator 1 view .LVU733
 2265 00b2 BC42     		cmp	r4, r7
 2266 00b4 EED1     		bne	.L173
 2267 00b6 E8E7     		b	.L178
 2268              	.L177:
 366:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 2269              		.loc 1 366 9 is_stmt 1 view .LVU734
 366:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 2270              		.loc 1 366 11 is_stmt 0 view .LVU735
 2271 00b8 BC42     		cmp	r4, r7
 2272 00ba E6D0     		beq	.L178
 370:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2273              		.loc 1 370 9 is_stmt 1 view .LVU736
 2274              	.LVL167:
 373:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 2275              		.loc 1 373 9 view .LVU737
 373:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 2276              		.loc 1 373 19 is_stmt 0 view .LVU738
 2277 00bc 4FF48052 		mov	r2, #4096
 2278 00c0 ADF80620 		strh	r2, [sp, #6]	@ movhi
 374:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 2279              		.loc 1 374 9 is_stmt 1 view .LVU739
 374:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 2280              		.loc 1 374 21 is_stmt 0 view .LVU740
 2281 00c4 0121     		movs	r1, #1
 2282 00c6 0022     		movs	r2, #0
 2283 00c8 0220     		movs	r0, #2
 2284 00ca FFF7FEFF 		bl	enet_phy_write_read
 2285              	.LVL168:
 375:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 2286              		.loc 1 375 9 is_stmt 1 view .LVU741
 375:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 2287              		.loc 1 375 11 is_stmt 0 view .LVU742
 2288 00ce 0028     		cmp	r0, #0
 2289 00d0 DBD0     		beq	.L178
 2290 00d2 104F     		ldr	r7, .L250+24
 370:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2291              		.loc 1 370 17 view .LVU743
 2292 00d4 0024     		movs	r4, #0
 2293              	.LVL169:
 2294              	.L180:
 381:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BSR, &phy_value);
 2295              		.loc 1 381 9 is_stmt 1 discriminator 2 view .LVU744
 382:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             phy_value &= PHY_AUTONEGO_COMPLETE;
 2296              		.loc 1 382 13 discriminator 2 view .LVU745
 2297 00d6 0122     		movs	r2, #1
 2298 00d8 1146     		mov	r1, r2
 2299 00da 0DF10603 		add	r3, sp, #6
 2300 00de 0020     		movs	r0, #0
 2301 00e0 FFF7FEFF 		bl	enet_phy_write_read
ARM GAS  /tmp/ccCfbOL5.s 			page 115


 2302              	.LVL170:
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 2303              		.loc 1 383 13 discriminator 2 view .LVU746
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 2304              		.loc 1 383 23 is_stmt 0 discriminator 2 view .LVU747
 2305 00e4 BDF80620 		ldrh	r2, [sp, #6]
 2306 00e8 02F02002 		and	r2, r2, #32
 2307 00ec ADF80620 		strh	r2, [sp, #6]	@ movhi
 384:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < (uint32_t)PHY_READ_TO));
 2308              		.loc 1 384 13 is_stmt 1 discriminator 2 view .LVU748
 384:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < (uint32_t)PHY_READ_TO));
 2309              		.loc 1 384 20 is_stmt 0 discriminator 2 view .LVU749
 2310 00f0 0134     		adds	r4, r4, #1
 2311              	.LVL171:
 385:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 2312              		.loc 1 385 38 is_stmt 1 discriminator 2 view .LVU750
 2313 00f2 8AB9     		cbnz	r2, .L179
 385:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 2314              		.loc 1 385 38 is_stmt 0 discriminator 1 view .LVU751
 2315 00f4 BC42     		cmp	r4, r7
 2316 00f6 EED1     		bne	.L180
 2317 00f8 C7E7     		b	.L178
 2318              	.L251:
 2319 00fa 00BF     		.align	2
 2320              	.L250:
 2321 00fc 00800240 		.word	1073905664
 2322 0100 0F8130FD 		.word	-47152881
 2323 0104 00900240 		.word	1073909760
 2324 0108 233FDEF8 		.word	-119652573
 2325 010c 0060C102 		.word	46227456
 2326 0110 FFFF8F00 		.word	9437183
 2327 0114 FFFF0400 		.word	327679
 2328              	.L179:
 387:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 2329              		.loc 1 387 9 is_stmt 1 view .LVU752
 387:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 2330              		.loc 1 387 11 is_stmt 0 view .LVU753
 2331 0118 BC42     		cmp	r4, r7
 2332 011a B6D0     		beq	.L178
 391:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2333              		.loc 1 391 9 is_stmt 1 view .LVU754
 2334              	.LVL172:
 394:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure the duplex mode of MAC following the auto-negotiation result */
 2335              		.loc 1 394 9 view .LVU755
 2336 011c 0121     		movs	r1, #1
 2337 011e 1022     		movs	r2, #16
 2338 0120 0020     		movs	r0, #0
 2339 0122 FFF7FEFF 		bl	enet_phy_write_read
 2340              	.LVL173:
 396:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_FULLDUPLEX;
 2341              		.loc 1 396 9 view .LVU756
 396:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_FULLDUPLEX;
 2342              		.loc 1 396 42 is_stmt 0 view .LVU757
 2343 0126 BDF80630 		ldrh	r3, [sp, #6]
 396:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_FULLDUPLEX;
 2344              		.loc 1 396 11 view .LVU758
 2345 012a C3F38004 		ubfx	r4, r3, #2, #1
ARM GAS  /tmp/ccCfbOL5.s 			page 116


 402:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp |= ENET_SPEEDMODE_10M;
 2346              		.loc 1 402 11 view .LVU759
 2347 012e 9907     		lsls	r1, r3, #30
 396:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_FULLDUPLEX;
 2348              		.loc 1 396 11 view .LVU760
 2349 0130 4FEAC424 		lsl	r4, r4, #11
 2350              	.LVL174:
 402:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp |= ENET_SPEEDMODE_10M;
 2351              		.loc 1 402 9 is_stmt 1 view .LVU761
 402:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp |= ENET_SPEEDMODE_10M;
 2352              		.loc 1 402 11 is_stmt 0 view .LVU762
 2353 0134 01D4     		bmi	.L181
 405:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 2354              		.loc 1 405 13 is_stmt 1 view .LVU763
 405:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 2355              		.loc 1 405 24 is_stmt 0 view .LVU764
 2356 0136 44F48044 		orr	r4, r4, #16384
 2357              	.LVL175:
 2358              	.L181:
 419:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_CFG register */
 2359              		.loc 1 419 5 is_stmt 1 view .LVU765
 419:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_CFG register */
 2360              		.loc 1 419 15 is_stmt 0 view .LVU766
 2361 013a 694B     		ldr	r3, .L252
 2362 013c 1A68     		ldr	r2, [r3]
 2363              	.LVL176:
 421:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= media_temp;
 2364              		.loc 1 421 5 is_stmt 1 view .LVU767
 421:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= media_temp;
 2365              		.loc 1 421 15 is_stmt 0 view .LVU768
 2366 013e 22F4B042 		bic	r2, r2, #22528
 2367              	.LVL177:
 422:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG = reg_value;
 2368              		.loc 1 422 5 is_stmt 1 view .LVU769
 422:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG = reg_value;
 2369              		.loc 1 422 15 is_stmt 0 view .LVU770
 2370 0142 1443     		orrs	r4, r4, r2
 2371              	.LVL178:
 423:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2372              		.loc 1 423 5 is_stmt 1 view .LVU771
 427:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG |= ENET_CHECKSUMOFFLOAD_ENABLE;
 2373              		.loc 1 427 7 is_stmt 0 view .LVU772
 2374 0144 6A05     		lsls	r2, r5, #21
 423:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2375              		.loc 1 423 18 view .LVU773
 2376 0146 1C60     		str	r4, [r3]
 427:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG |= ENET_CHECKSUMOFFLOAD_ENABLE;
 2377              		.loc 1 427 5 is_stmt 1 view .LVU774
 427:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG |= ENET_CHECKSUMOFFLOAD_ENABLE;
 2378              		.loc 1 427 7 is_stmt 0 view .LVU775
 2379 0148 0BD5     		bpl	.L182
 428:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2380              		.loc 1 428 9 is_stmt 1 view .LVU776
 2381 014a 1A68     		ldr	r2, [r3]
 428:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2382              		.loc 1 428 22 is_stmt 0 view .LVU777
 2383 014c 42F48062 		orr	r2, r2, #1024
ARM GAS  /tmp/ccCfbOL5.s 			page 117


 2384 0150 1A60     		str	r2, [r3]
 430:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 2385              		.loc 1 430 9 is_stmt 1 view .LVU778
 430:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 2386              		.loc 1 430 19 is_stmt 0 view .LVU779
 2387 0152 644A     		ldr	r2, .L252+4
 2388 0154 9369     		ldr	r3, [r2, #24]
 2389              	.LVL179:
 432:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= ((uint32_t)checksum & ENET_DMA_CTL_DTCERFD);
 2390              		.loc 1 432 9 is_stmt 1 view .LVU780
 433:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2391              		.loc 1 433 42 is_stmt 0 view .LVU781
 2392 0156 05F08065 		and	r5, r5, #67108864
 2393              	.LVL180:
 432:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= ((uint32_t)checksum & ENET_DMA_CTL_DTCERFD);
 2394              		.loc 1 432 19 view .LVU782
 2395 015a 23F08063 		bic	r3, r3, #67108864
 2396              	.LVL181:
 433:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2397              		.loc 1 433 9 is_stmt 1 view .LVU783
 433:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2398              		.loc 1 433 19 is_stmt 0 view .LVU784
 2399 015e 1D43     		orrs	r5, r5, r3
 2400              	.LVL182:
 434:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2401              		.loc 1 434 9 is_stmt 1 view .LVU785
 434:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2402              		.loc 1 434 22 is_stmt 0 view .LVU786
 2403 0160 9561     		str	r5, [r2, #24]
 2404              	.LVL183:
 2405              	.L182:
 438:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2406              		.loc 1 438 5 is_stmt 1 view .LVU787
 2407 0162 5F48     		ldr	r0, .L252
 2408 0164 4368     		ldr	r3, [r0, #4]
 438:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2409              		.loc 1 438 19 is_stmt 0 view .LVU788
 2410 0166 1E43     		orrs	r6, r6, r3
 2411              	.LVL184:
 442:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.forward_frame;
 2412              		.loc 1 442 31 view .LVU789
 2413 0168 5F4B     		ldr	r3, .L252+8
 438:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2414              		.loc 1 438 19 view .LVU790
 2415 016a 4660     		str	r6, [r0, #4]
 442:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.forward_frame;
 2416              		.loc 1 442 5 is_stmt 1 view .LVU791
 442:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.forward_frame;
 2417              		.loc 1 442 46 is_stmt 0 view .LVU792
 2418 016c 1A68     		ldr	r2, [r3]
 442:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.forward_frame;
 2419              		.loc 1 442 7 view .LVU793
 2420 016e D707     		lsls	r7, r2, #31
 2421 0170 13D5     		bpl	.L183
 443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2422              		.loc 1 443 9 is_stmt 1 view .LVU794
 445:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
ARM GAS  /tmp/ccCfbOL5.s 			page 118


 2423              		.loc 1 445 19 is_stmt 0 view .LVU795
 2424 0172 0168     		ldr	r1, [r0]
 443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2425              		.loc 1 443 18 view .LVU796
 2426 0174 5A68     		ldr	r2, [r3, #4]
 2427              	.LVL185:
 445:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2428              		.loc 1 445 9 is_stmt 1 view .LVU797
 446:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 2429              		.loc 1 446 9 view .LVU798
 448:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD);
 2430              		.loc 1 448 9 view .LVU799
 449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2431              		.loc 1 449 14 is_stmt 0 view .LVU800
 2432 0176 5D4C     		ldr	r4, .L252+12
 448:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD);
 2433              		.loc 1 448 19 view .LVU801
 2434 0178 21F00071 		bic	r1, r1, #33554432
 2435              	.LVL186:
 449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2436              		.loc 1 449 14 view .LVU802
 2437 017c 1440     		ands	r4, r4, r2
 448:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD);
 2438              		.loc 1 448 19 view .LVU803
 2439 017e 21F08001 		bic	r1, r1, #128
 2440              	.LVL187:
 449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2441              		.loc 1 449 9 is_stmt 1 view .LVU804
 450:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 2442              		.loc 1 450 9 view .LVU805
 450:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 2443              		.loc 1 450 19 is_stmt 0 view .LVU806
 2444 0182 2143     		orrs	r1, r1, r4
 2445              	.LVL188:
 451:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2446              		.loc 1 451 9 is_stmt 1 view .LVU807
 451:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2447              		.loc 1 451 22 is_stmt 0 view .LVU808
 2448 0184 0160     		str	r1, [r0]
 453:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2449              		.loc 1 453 9 is_stmt 1 view .LVU809
 453:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2450              		.loc 1 453 19 is_stmt 0 view .LVU810
 2451 0186 00F58050 		add	r0, r0, #4096
 458:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2452              		.loc 1 458 28 view .LVU811
 2453 018a 9208     		lsrs	r2, r2, #2
 2454              	.LVL189:
 453:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2455              		.loc 1 453 19 view .LVU812
 2456 018c 8169     		ldr	r1, [r0, #24]
 2457              	.LVL190:
 454:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 2458              		.loc 1 454 9 is_stmt 1 view .LVU813
 456:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= ((ENET_DMA_CTL_FERF | ENET_DMA_CTL_FUF) << 2);
 2459              		.loc 1 456 9 view .LVU814
 458:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
ARM GAS  /tmp/ccCfbOL5.s 			page 119


 2460              		.loc 1 458 28 is_stmt 0 view .LVU815
 2461 018e 02F0C002 		and	r2, r2, #192
 456:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= ((ENET_DMA_CTL_FERF | ENET_DMA_CTL_FUF) << 2);
 2462              		.loc 1 456 19 view .LVU816
 2463 0192 21F0C001 		bic	r1, r1, #192
 2464              	.LVL191:
 457:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= (temp >> 2);
 2465              		.loc 1 457 9 is_stmt 1 view .LVU817
 458:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2466              		.loc 1 458 9 view .LVU818
 458:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2467              		.loc 1 458 19 is_stmt 0 view .LVU819
 2468 0196 0A43     		orrs	r2, r2, r1
 2469              	.LVL192:
 459:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2470              		.loc 1 459 9 is_stmt 1 view .LVU820
 459:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2471              		.loc 1 459 22 is_stmt 0 view .LVU821
 2472 0198 8261     		str	r2, [r0, #24]
 2473              	.LVL193:
 2474              	.L183:
 463:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dmabus_mode;
 2475              		.loc 1 463 5 is_stmt 1 view .LVU822
 463:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dmabus_mode;
 2476              		.loc 1 463 46 is_stmt 0 view .LVU823
 2477 019a 1A68     		ldr	r2, [r3]
 463:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dmabus_mode;
 2478              		.loc 1 463 7 view .LVU824
 2479 019c 9607     		lsls	r6, r2, #30
 2480 019e 08D5     		bpl	.L184
 464:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2481              		.loc 1 464 9 is_stmt 1 view .LVU825
 2482              	.LVL194:
 466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2483              		.loc 1 466 9 view .LVU826
 466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2484              		.loc 1 466 19 is_stmt 0 view .LVU827
 2485 01a0 5049     		ldr	r1, .L252+4
 470:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2486              		.loc 1 470 19 view .LVU828
 2487 01a2 9868     		ldr	r0, [r3, #8]
 466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2488              		.loc 1 466 19 view .LVU829
 2489 01a4 0A68     		ldr	r2, [r1]
 2490              	.LVL195:
 468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_DMA_BCTL_FPBL | ENET_DMA_BCTL_MB);
 2491              		.loc 1 468 9 is_stmt 1 view .LVU830
 468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_DMA_BCTL_FPBL | ENET_DMA_BCTL_MB);
 2492              		.loc 1 468 19 is_stmt 0 view .LVU831
 2493 01a6 22F0E062 		bic	r2, r2, #117440512
 2494              	.LVL196:
 468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_DMA_BCTL_FPBL | ENET_DMA_BCTL_MB);
 2495              		.loc 1 468 19 view .LVU832
 2496 01aa 22F48032 		bic	r2, r2, #65536
 2497              	.LVL197:
 470:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2498              		.loc 1 470 9 is_stmt 1 view .LVU833
ARM GAS  /tmp/ccCfbOL5.s 			page 120


 470:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2499              		.loc 1 470 19 is_stmt 0 view .LVU834
 2500 01ae 0243     		orrs	r2, r2, r0
 2501              	.LVL198:
 471:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2502              		.loc 1 471 9 is_stmt 1 view .LVU835
 471:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2503              		.loc 1 471 23 is_stmt 0 view .LVU836
 2504 01b0 0A60     		str	r2, [r1]
 2505              	.LVL199:
 2506              	.L184:
 475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_maxburst;
 2507              		.loc 1 475 5 is_stmt 1 view .LVU837
 475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_maxburst;
 2508              		.loc 1 475 46 is_stmt 0 view .LVU838
 2509 01b2 1A68     		ldr	r2, [r3]
 475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_maxburst;
 2510              		.loc 1 475 7 view .LVU839
 2511 01b4 5507     		lsls	r5, r2, #29
 2512 01b6 08D5     		bpl	.L185
 476:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2513              		.loc 1 476 9 is_stmt 1 view .LVU840
 2514              	.LVL200:
 478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2515              		.loc 1 478 9 view .LVU841
 478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2516              		.loc 1 478 19 is_stmt 0 view .LVU842
 2517 01b8 4A49     		ldr	r1, .L252+4
 481:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2518              		.loc 1 481 19 view .LVU843
 2519 01ba D868     		ldr	r0, [r3, #12]
 478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2520              		.loc 1 478 19 view .LVU844
 2521 01bc 0A68     		ldr	r2, [r1]
 2522              	.LVL201:
 480:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2523              		.loc 1 480 9 is_stmt 1 view .LVU845
 480:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2524              		.loc 1 480 19 is_stmt 0 view .LVU846
 2525 01be 22F47E02 		bic	r2, r2, #16646144
 2526              	.LVL202:
 480:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2527              		.loc 1 480 19 view .LVU847
 2528 01c2 22F47C52 		bic	r2, r2, #16128
 2529              	.LVL203:
 481:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2530              		.loc 1 481 9 is_stmt 1 view .LVU848
 481:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2531              		.loc 1 481 19 is_stmt 0 view .LVU849
 2532 01c6 0243     		orrs	r2, r2, r0
 2533              	.LVL204:
 482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2534              		.loc 1 482 9 is_stmt 1 view .LVU850
 482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2535              		.loc 1 482 23 is_stmt 0 view .LVU851
 2536 01c8 0A60     		str	r2, [r1]
 2537              	.LVL205:
ARM GAS  /tmp/ccCfbOL5.s 			page 121


 2538              	.L185:
 486:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_arbitration;
 2539              		.loc 1 486 5 is_stmt 1 view .LVU852
 486:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_arbitration;
 2540              		.loc 1 486 46 is_stmt 0 view .LVU853
 2541 01ca 1A68     		ldr	r2, [r3]
 486:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_arbitration;
 2542              		.loc 1 486 7 view .LVU854
 2543 01cc 1407     		lsls	r4, r2, #28
 2544 01ce 08D5     		bpl	.L186
 487:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2545              		.loc 1 487 9 is_stmt 1 view .LVU855
 2546              	.LVL206:
 489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2547              		.loc 1 489 9 view .LVU856
 489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2548              		.loc 1 489 19 is_stmt 0 view .LVU857
 2549 01d0 4449     		ldr	r1, .L252+4
 492:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2550              		.loc 1 492 19 view .LVU858
 2551 01d2 1869     		ldr	r0, [r3, #16]
 489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2552              		.loc 1 489 19 view .LVU859
 2553 01d4 0A68     		ldr	r2, [r1]
 2554              	.LVL207:
 491:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2555              		.loc 1 491 9 is_stmt 1 view .LVU860
 491:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2556              		.loc 1 491 19 is_stmt 0 view .LVU861
 2557 01d6 22F44042 		bic	r2, r2, #49152
 2558              	.LVL208:
 491:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2559              		.loc 1 491 19 view .LVU862
 2560 01da 22F00202 		bic	r2, r2, #2
 2561              	.LVL209:
 492:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2562              		.loc 1 492 9 is_stmt 1 view .LVU863
 492:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2563              		.loc 1 492 19 is_stmt 0 view .LVU864
 2564 01de 0243     		orrs	r2, r2, r0
 2565              	.LVL210:
 493:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2566              		.loc 1 493 9 is_stmt 1 view .LVU865
 493:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2567              		.loc 1 493 23 is_stmt 0 view .LVU866
 2568 01e0 0A60     		str	r2, [r1]
 2569              	.LVL211:
 2570              	.L186:
 497:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.store_forward_mode;
 2571              		.loc 1 497 5 is_stmt 1 view .LVU867
 497:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.store_forward_mode;
 2572              		.loc 1 497 46 is_stmt 0 view .LVU868
 2573 01e2 1A68     		ldr	r2, [r3]
 497:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.store_forward_mode;
 2574              		.loc 1 497 7 view .LVU869
 2575 01e4 D006     		lsls	r0, r2, #27
 2576 01e6 06D5     		bpl	.L187
ARM GAS  /tmp/ccCfbOL5.s 			page 122


 498:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2577              		.loc 1 498 9 is_stmt 1 view .LVU870
 2578              	.LVL212:
 500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 2579              		.loc 1 500 9 view .LVU871
 500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 2580              		.loc 1 500 19 is_stmt 0 view .LVU872
 2581 01e8 3E49     		ldr	r1, .L252+4
 502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2582              		.loc 1 502 19 view .LVU873
 2583 01ea 414A     		ldr	r2, .L252+16
 500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 2584              		.loc 1 500 19 view .LVU874
 2585 01ec 8869     		ldr	r0, [r1, #24]
 2586              	.LVL213:
 502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2587              		.loc 1 502 9 is_stmt 1 view .LVU875
 502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2588              		.loc 1 502 19 is_stmt 0 view .LVU876
 2589 01ee 0240     		ands	r2, r2, r0
 2590              	.LVL214:
 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2591              		.loc 1 503 9 is_stmt 1 view .LVU877
 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2592              		.loc 1 503 19 is_stmt 0 view .LVU878
 2593 01f0 5869     		ldr	r0, [r3, #20]
 2594 01f2 0243     		orrs	r2, r2, r0
 2595              	.LVL215:
 504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2596              		.loc 1 504 9 is_stmt 1 view .LVU879
 504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2597              		.loc 1 504 22 is_stmt 0 view .LVU880
 2598 01f4 8A61     		str	r2, [r1, #24]
 2599              	.LVL216:
 2600              	.L187:
 508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.dma_function;
 2601              		.loc 1 508 5 is_stmt 1 view .LVU881
 508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.dma_function;
 2602              		.loc 1 508 46 is_stmt 0 view .LVU882
 2603 01f6 1A68     		ldr	r2, [r3]
 508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.dma_function;
 2604              		.loc 1 508 7 view .LVU883
 2605 01f8 9106     		lsls	r1, r2, #26
 2606 01fa 11D5     		bpl	.L188
 509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2607              		.loc 1 509 9 is_stmt 1 view .LVU884
 511:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2608              		.loc 1 511 19 is_stmt 0 view .LVU885
 2609 01fc 3948     		ldr	r0, .L252+4
 509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2610              		.loc 1 509 18 view .LVU886
 2611 01fe 9A69     		ldr	r2, [r3, #24]
 2612              	.LVL217:
 511:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2613              		.loc 1 511 9 is_stmt 1 view .LVU887
 511:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2614              		.loc 1 511 19 is_stmt 0 view .LVU888
ARM GAS  /tmp/ccCfbOL5.s 			page 123


 2615 0200 8169     		ldr	r1, [r0, #24]
 2616              	.LVL218:
 512:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 2617              		.loc 1 512 9 is_stmt 1 view .LVU889
 514:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= (ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF);
 2618              		.loc 1 514 9 view .LVU890
 515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2619              		.loc 1 515 14 is_stmt 0 view .LVU891
 2620 0202 3C4C     		ldr	r4, .L252+20
 514:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= (ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF);
 2621              		.loc 1 514 19 view .LVU892
 2622 0204 21F08071 		bic	r1, r1, #16777216
 2623              	.LVL219:
 515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2624              		.loc 1 515 14 view .LVU893
 2625 0208 1440     		ands	r4, r4, r2
 514:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= (ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF);
 2626              		.loc 1 514 19 view .LVU894
 2627 020a 21F00401 		bic	r1, r1, #4
 2628              	.LVL220:
 515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2629              		.loc 1 515 9 is_stmt 1 view .LVU895
 516:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2630              		.loc 1 516 9 view .LVU896
 516:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2631              		.loc 1 516 19 is_stmt 0 view .LVU897
 2632 020e 2143     		orrs	r1, r1, r4
 2633              	.LVL221:
 517:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2634              		.loc 1 517 9 is_stmt 1 view .LVU898
 517:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2635              		.loc 1 517 22 is_stmt 0 view .LVU899
 2636 0210 8161     		str	r1, [r0, #24]
 519:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2637              		.loc 1 519 9 is_stmt 1 view .LVU900
 519:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2638              		.loc 1 519 19 is_stmt 0 view .LVU901
 2639 0212 0168     		ldr	r1, [r0]
 2640              	.LVL222:
 520:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2641              		.loc 1 520 9 is_stmt 1 view .LVU902
 522:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= ENET_DMA_BCTL_DFM;
 2642              		.loc 1 522 9 view .LVU903
 523:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2643              		.loc 1 523 14 is_stmt 0 view .LVU904
 2644 0214 02F08002 		and	r2, r2, #128
 2645              	.LVL223:
 522:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= ENET_DMA_BCTL_DFM;
 2646              		.loc 1 522 19 view .LVU905
 2647 0218 21F08001 		bic	r1, r1, #128
 2648              	.LVL224:
 523:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2649              		.loc 1 523 9 is_stmt 1 view .LVU906
 524:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2650              		.loc 1 524 9 view .LVU907
 524:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2651              		.loc 1 524 19 is_stmt 0 view .LVU908
ARM GAS  /tmp/ccCfbOL5.s 			page 124


 2652 021c 0A43     		orrs	r2, r2, r1
 2653              	.LVL225:
 525:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2654              		.loc 1 525 9 is_stmt 1 view .LVU909
 525:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2655              		.loc 1 525 23 is_stmt 0 view .LVU910
 2656 021e 0260     		str	r2, [r0]
 2657              	.LVL226:
 2658              	.L188:
 529:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.vlan_config;
 2659              		.loc 1 529 5 is_stmt 1 view .LVU911
 529:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.vlan_config;
 2660              		.loc 1 529 46 is_stmt 0 view .LVU912
 2661 0220 1A68     		ldr	r2, [r3]
 529:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.vlan_config;
 2662              		.loc 1 529 7 view .LVU913
 2663 0222 5206     		lsls	r2, r2, #25
 2664 0224 06D5     		bpl	.L189
 530:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2665              		.loc 1 530 9 is_stmt 1 view .LVU914
 2666              	.LVL227:
 532:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_VLT register */
 2667              		.loc 1 532 9 view .LVU915
 532:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_VLT register */
 2668              		.loc 1 532 19 is_stmt 0 view .LVU916
 2669 0226 2E49     		ldr	r1, .L252
 535:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_VLT = reg_value;
 2670              		.loc 1 535 19 view .LVU917
 2671 0228 D869     		ldr	r0, [r3, #28]
 532:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_VLT register */
 2672              		.loc 1 532 19 view .LVU918
 2673 022a CA69     		ldr	r2, [r1, #28]
 2674              	.LVL228:
 534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 2675              		.loc 1 534 9 is_stmt 1 view .LVU919
 534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 2676              		.loc 1 534 19 is_stmt 0 view .LVU920
 2677 022c 520C     		lsrs	r2, r2, #17
 2678              	.LVL229:
 534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 2679              		.loc 1 534 19 view .LVU921
 2680 022e 5204     		lsls	r2, r2, #17
 2681              	.LVL230:
 535:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_VLT = reg_value;
 2682              		.loc 1 535 9 is_stmt 1 view .LVU922
 535:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_VLT = reg_value;
 2683              		.loc 1 535 19 is_stmt 0 view .LVU923
 2684 0230 0243     		orrs	r2, r2, r0
 2685              	.LVL231:
 536:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2686              		.loc 1 536 9 is_stmt 1 view .LVU924
 536:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2687              		.loc 1 536 22 is_stmt 0 view .LVU925
 2688 0232 CA61     		str	r2, [r1, #28]
 2689              	.LVL232:
 2690              	.L189:
 540:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.flow_control;
ARM GAS  /tmp/ccCfbOL5.s 			page 125


 2691              		.loc 1 540 5 is_stmt 1 view .LVU926
 540:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.flow_control;
 2692              		.loc 1 540 46 is_stmt 0 view .LVU927
 2693 0234 1A68     		ldr	r2, [r3]
 540:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.flow_control;
 2694              		.loc 1 540 7 view .LVU928
 2695 0236 1706     		lsls	r7, r2, #24
 2696 0238 17D5     		bpl	.L190
 541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2697              		.loc 1 541 9 is_stmt 1 view .LVU929
 543:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2698              		.loc 1 543 19 is_stmt 0 view .LVU930
 2699 023a 294C     		ldr	r4, .L252
 541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2700              		.loc 1 541 18 view .LVU931
 2701 023c 1A6A     		ldr	r2, [r3, #32]
 2702              	.LVL233:
 543:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2703              		.loc 1 543 9 is_stmt 1 view .LVU932
 543:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2704              		.loc 1 543 19 is_stmt 0 view .LVU933
 2705 023e A069     		ldr	r0, [r4, #24]
 2706              	.LVL234:
 544:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FCTL register */
 2707              		.loc 1 544 9 is_stmt 1 view .LVU934
 546:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 2708              		.loc 1 546 9 view .LVU935
 546:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 2709              		.loc 1 546 19 is_stmt 0 view .LVU936
 2710 0240 20F0BE00 		bic	r0, r0, #190
 2711              	.LVL235:
 548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 2712              		.loc 1 548 14 view .LVU937
 2713 0244 22F47F41 		bic	r1, r2, #65280
 546:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 2714              		.loc 1 546 19 view .LVU938
 2715 0248 0004     		lsls	r0, r0, #16
 2716 024a 000C     		lsrs	r0, r0, #16
 2717              	.LVL236:
 548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 2718              		.loc 1 548 9 is_stmt 1 view .LVU939
 550:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL = reg_value;
 2719              		.loc 1 550 9 view .LVU940
 548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 2720              		.loc 1 548 14 is_stmt 0 view .LVU941
 2721 024c 21F04101 		bic	r1, r1, #65
 550:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL = reg_value;
 2722              		.loc 1 550 19 view .LVU942
 2723 0250 0143     		orrs	r1, r1, r0
 2724              	.LVL237:
 551:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2725              		.loc 1 551 9 is_stmt 1 view .LVU943
 553:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2726              		.loc 1 553 19 is_stmt 0 view .LVU944
 2727 0252 2448     		ldr	r0, .L252+4
 551:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2728              		.loc 1 551 23 view .LVU945
ARM GAS  /tmp/ccCfbOL5.s 			page 126


 2729 0254 A161     		str	r1, [r4, #24]
 553:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2730              		.loc 1 553 9 is_stmt 1 view .LVU946
 553:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2731              		.loc 1 553 19 is_stmt 0 view .LVU947
 2732 0256 D0F88010 		ldr	r1, [r0, #128]
 2733              	.LVL238:
 554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FCTH register */
 2734              		.loc 1 554 9 is_stmt 1 view .LVU948
 556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= ((ENET_MAC_FCTH_RFA | ENET_MAC_FCTH_RFD) << 8);
 2735              		.loc 1 556 9 view .LVU949
 558:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 2736              		.loc 1 558 28 is_stmt 0 view .LVU950
 2737 025a 120A     		lsrs	r2, r2, #8
 2738              	.LVL239:
 556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= ((ENET_MAC_FCTH_RFA | ENET_MAC_FCTH_RFD) << 8);
 2739              		.loc 1 556 19 view .LVU951
 2740 025c 21F07701 		bic	r1, r1, #119
 2741              	.LVL240:
 557:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= (temp >> 8);
 2742              		.loc 1 557 9 is_stmt 1 view .LVU952
 558:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 2743              		.loc 1 558 9 view .LVU953
 558:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 2744              		.loc 1 558 28 is_stmt 0 view .LVU954
 2745 0260 02F07702 		and	r2, r2, #119
 558:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 2746              		.loc 1 558 19 view .LVU955
 2747 0264 0A43     		orrs	r2, r2, r1
 2748              	.LVL241:
 559:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2749              		.loc 1 559 9 is_stmt 1 view .LVU956
 559:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2750              		.loc 1 559 23 is_stmt 0 view .LVU957
 2751 0266 C0F88020 		str	r2, [r0, #128]
 2752              	.LVL242:
 2753              	.L190:
 563:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_HLH = enet_initpara.hashtable_high;
 2754              		.loc 1 563 5 is_stmt 1 view .LVU958
 563:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_HLH = enet_initpara.hashtable_high;
 2755              		.loc 1 563 46 is_stmt 0 view .LVU959
 2756 026a 1A68     		ldr	r2, [r3]
 563:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_HLH = enet_initpara.hashtable_high;
 2757              		.loc 1 563 7 view .LVU960
 2758 026c D605     		lsls	r6, r2, #23
 564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2759              		.loc 1 564 9 is_stmt 1 view .LVU961
 564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2760              		.loc 1 564 22 is_stmt 0 view .LVU962
 2761 026e 42BF     		ittt	mi
 2762 0270 1B4A     		ldrmi	r2, .L252
 564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2763              		.loc 1 564 37 view .LVU963
 2764 0272 596A     		ldrmi	r1, [r3, #36]
 564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2765              		.loc 1 564 22 view .LVU964
 2766 0274 9160     		strmi	r1, [r2, #8]
ARM GAS  /tmp/ccCfbOL5.s 			page 127


 568:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_HLL = enet_initpara.hashtable_low;
 2767              		.loc 1 568 5 is_stmt 1 view .LVU965
 568:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_HLL = enet_initpara.hashtable_low;
 2768              		.loc 1 568 46 is_stmt 0 view .LVU966
 2769 0276 1A68     		ldr	r2, [r3]
 568:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_HLL = enet_initpara.hashtable_low;
 2770              		.loc 1 568 7 view .LVU967
 2771 0278 9505     		lsls	r5, r2, #22
 569:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2772              		.loc 1 569 9 is_stmt 1 view .LVU968
 569:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2773              		.loc 1 569 22 is_stmt 0 view .LVU969
 2774 027a 42BF     		ittt	mi
 2775 027c 184A     		ldrmi	r2, .L252
 569:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2776              		.loc 1 569 37 view .LVU970
 2777 027e 996A     		ldrmi	r1, [r3, #40]
 569:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2778              		.loc 1 569 22 view .LVU971
 2779 0280 D160     		strmi	r1, [r2, #12]
 573:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.framesfilter_mode;
 2780              		.loc 1 573 5 is_stmt 1 view .LVU972
 573:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.framesfilter_mode;
 2781              		.loc 1 573 46 is_stmt 0 view .LVU973
 2782 0282 1A68     		ldr	r2, [r3]
 573:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.framesfilter_mode;
 2783              		.loc 1 573 7 view .LVU974
 2784 0284 5405     		lsls	r4, r2, #21
 2785 0286 08D5     		bpl	.L193
 574:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2786              		.loc 1 574 9 is_stmt 1 view .LVU975
 2787              	.LVL243:
 576:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FRMF register */
 2788              		.loc 1 576 9 view .LVU976
 576:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FRMF register */
 2789              		.loc 1 576 19 is_stmt 0 view .LVU977
 2790 0288 1549     		ldr	r1, .L252
 581:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FRMF = reg_value;
 2791              		.loc 1 581 19 view .LVU978
 2792 028a D86A     		ldr	r0, [r3, #44]
 576:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FRMF register */
 2793              		.loc 1 576 19 view .LVU979
 2794 028c 4A68     		ldr	r2, [r1, #4]
 2795              	.LVL244:
 578:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HMF | ENET_MAC_FRMF_HPFLT | ENET_MAC_FRMF_MFD \
 2796              		.loc 1 578 9 is_stmt 1 view .LVU980
 578:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HMF | ENET_MAC_FRMF_HPFLT | ENET_MAC_FRMF_MFD \
 2797              		.loc 1 578 19 is_stmt 0 view .LVU981
 2798 028e 22F4FB62 		bic	r2, r2, #2008
 2799              	.LVL245:
 578:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HMF | ENET_MAC_FRMF_HPFLT | ENET_MAC_FRMF_MFD \
 2800              		.loc 1 578 19 view .LVU982
 2801 0292 22F00602 		bic	r2, r2, #6
 2802              	.LVL246:
 581:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FRMF = reg_value;
 2803              		.loc 1 581 9 is_stmt 1 view .LVU983
 581:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FRMF = reg_value;
ARM GAS  /tmp/ccCfbOL5.s 			page 128


 2804              		.loc 1 581 19 is_stmt 0 view .LVU984
 2805 0296 0243     		orrs	r2, r2, r0
 2806              	.LVL247:
 582:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2807              		.loc 1 582 9 is_stmt 1 view .LVU985
 582:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2808              		.loc 1 582 23 is_stmt 0 view .LVU986
 2809 0298 4A60     		str	r2, [r1, #4]
 2810              	.LVL248:
 2811              	.L193:
 586:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.halfduplex_param;
 2812              		.loc 1 586 5 is_stmt 1 view .LVU987
 586:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.halfduplex_param;
 2813              		.loc 1 586 46 is_stmt 0 view .LVU988
 2814 029a 1A68     		ldr	r2, [r3]
 586:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.halfduplex_param;
 2815              		.loc 1 586 7 view .LVU989
 2816 029c 1005     		lsls	r0, r2, #20
 2817 029e 08D5     		bpl	.L194
 587:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2818              		.loc 1 587 9 is_stmt 1 view .LVU990
 2819              	.LVL249:
 589:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 2820              		.loc 1 589 9 view .LVU991
 589:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 2821              		.loc 1 589 19 is_stmt 0 view .LVU992
 2822 02a0 0F49     		ldr	r1, .L252
 593:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 2823              		.loc 1 593 19 view .LVU993
 2824 02a2 186B     		ldr	r0, [r3, #48]
 589:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 2825              		.loc 1 589 19 view .LVU994
 2826 02a4 0A68     		ldr	r2, [r1]
 2827              	.LVL250:
 591:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_CFG_BOL | ENET_MAC_CFG_DFC);
 2828              		.loc 1 591 9 is_stmt 1 view .LVU995
 591:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_CFG_BOL | ENET_MAC_CFG_DFC);
 2829              		.loc 1 591 19 is_stmt 0 view .LVU996
 2830 02a6 22F49132 		bic	r2, r2, #74240
 2831              	.LVL251:
 591:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_CFG_BOL | ENET_MAC_CFG_DFC);
 2832              		.loc 1 591 19 view .LVU997
 2833 02aa 22F07002 		bic	r2, r2, #112
 2834              	.LVL252:
 593:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 2835              		.loc 1 593 9 is_stmt 1 view .LVU998
 593:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 2836              		.loc 1 593 19 is_stmt 0 view .LVU999
 2837 02ae 0243     		orrs	r2, r2, r0
 2838              	.LVL253:
 594:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2839              		.loc 1 594 9 is_stmt 1 view .LVU1000
 594:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2840              		.loc 1 594 22 is_stmt 0 view .LVU1001
 2841 02b0 0A60     		str	r2, [r1]
 2842              	.LVL254:
 2843              	.L194:
ARM GAS  /tmp/ccCfbOL5.s 			page 129


 598:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.timer_config;
 2844              		.loc 1 598 5 is_stmt 1 view .LVU1002
 598:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.timer_config;
 2845              		.loc 1 598 46 is_stmt 0 view .LVU1003
 2846 02b2 1A68     		ldr	r2, [r3]
 598:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.timer_config;
 2847              		.loc 1 598 7 view .LVU1004
 2848 02b4 D104     		lsls	r1, r2, #19
 2849 02b6 06D5     		bpl	.L195
 599:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2850              		.loc 1 599 9 is_stmt 1 view .LVU1005
 2851              	.LVL255:
 601:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 2852              		.loc 1 601 9 view .LVU1006
 601:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 2853              		.loc 1 601 19 is_stmt 0 view .LVU1007
 2854 02b8 0949     		ldr	r1, .L252
 604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 2855              		.loc 1 604 19 view .LVU1008
 2856 02ba 586B     		ldr	r0, [r3, #52]
 601:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 2857              		.loc 1 601 19 view .LVU1009
 2858 02bc 0A68     		ldr	r2, [r1]
 2859              	.LVL256:
 603:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 2860              		.loc 1 603 9 is_stmt 1 view .LVU1010
 603:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 2861              		.loc 1 603 19 is_stmt 0 view .LVU1011
 2862 02be 22F44002 		bic	r2, r2, #12582912
 2863              	.LVL257:
 604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 2864              		.loc 1 604 9 is_stmt 1 view .LVU1012
 604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 2865              		.loc 1 604 19 is_stmt 0 view .LVU1013
 2866 02c2 0243     		orrs	r2, r2, r0
 2867              	.LVL258:
 605:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2868              		.loc 1 605 9 is_stmt 1 view .LVU1014
 605:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2869              		.loc 1 605 22 is_stmt 0 view .LVU1015
 2870 02c4 0A60     		str	r2, [r1]
 2871              	.LVL259:
 2872              	.L195:
 609:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.interframegap;
 2873              		.loc 1 609 5 is_stmt 1 view .LVU1016
 609:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.interframegap;
 2874              		.loc 1 609 46 is_stmt 0 view .LVU1017
 2875 02c6 1A68     		ldr	r2, [r3]
 609:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.interframegap;
 2876              		.loc 1 609 7 view .LVU1018
 2877 02c8 9204     		lsls	r2, r2, #18
 2878 02ca 01D4     		bmi	.L196
 2879              	.L197:
 620:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 2880              		.loc 1 620 12 view .LVU1019
 2881 02cc 0120     		movs	r0, #1
 2882 02ce DDE6     		b	.L176
ARM GAS  /tmp/ccCfbOL5.s 			page 130


 2883              	.L196:
 610:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2884              		.loc 1 610 9 is_stmt 1 view .LVU1020
 2885              	.LVL260:
 612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 2886              		.loc 1 612 9 view .LVU1021
 612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 2887              		.loc 1 612 19 is_stmt 0 view .LVU1022
 2888 02d0 0349     		ldr	r1, .L252
 615:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 2889              		.loc 1 615 19 view .LVU1023
 2890 02d2 9B6B     		ldr	r3, [r3, #56]
 612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 2891              		.loc 1 612 19 view .LVU1024
 2892 02d4 0A68     		ldr	r2, [r1]
 2893              	.LVL261:
 614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 2894              		.loc 1 614 9 is_stmt 1 view .LVU1025
 614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 2895              		.loc 1 614 19 is_stmt 0 view .LVU1026
 2896 02d6 22F46022 		bic	r2, r2, #917504
 2897              	.LVL262:
 615:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 2898              		.loc 1 615 9 is_stmt 1 view .LVU1027
 615:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 2899              		.loc 1 615 19 is_stmt 0 view .LVU1028
 2900 02da 1343     		orrs	r3, r3, r2
 2901              	.LVL263:
 616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2902              		.loc 1 616 9 is_stmt 1 view .LVU1029
 616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2903              		.loc 1 616 22 is_stmt 0 view .LVU1030
 2904 02dc 0B60     		str	r3, [r1]
 2905 02de F5E7     		b	.L197
 2906              	.L253:
 2907              		.align	2
 2908              	.L252:
 2909 02e0 00800240 		.word	1073905664
 2910 02e4 00900240 		.word	1073909760
 2911 02e8 00000000 		.word	enet_initpara
 2912 02ec 80000002 		.word	33554560
 2913 02f0 E73FDEFD 		.word	-35766297
 2914 02f4 04000001 		.word	16777220
 2915              		.cfi_endproc
 2916              	.LFE118:
 2918              		.section	.text.enet_phyloopback_enable,"ax",%progbits
 2919              		.align	1
 2920              		.global	enet_phyloopback_enable
 2921              		.syntax unified
 2922              		.thumb
 2923              		.thumb_func
 2925              	enet_phyloopback_enable:
 2926              	.LFB147:
1638:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t temp_phy = 0U;
 2927              		.loc 1 1638 1 is_stmt 1 view -0
 2928              		.cfi_startproc
 2929              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccCfbOL5.s 			page 131


 2930              		@ frame_needed = 0, uses_anonymous_args = 0
1639:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
 2931              		.loc 1 1639 5 view .LVU1032
1638:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t temp_phy = 0U;
 2932              		.loc 1 1638 1 is_stmt 0 view .LVU1033
 2933 0000 13B5     		push	{r0, r1, r4, lr}
 2934              	.LCFI16:
 2935              		.cfi_def_cfa_offset 16
 2936              		.cfi_offset 4, -8
 2937              		.cfi_offset 14, -4
1639:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
 2938              		.loc 1 1639 14 view .LVU1034
 2939 0002 0024     		movs	r4, #0
1643:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2940              		.loc 1 1643 5 view .LVU1035
 2941 0004 0DF10603 		add	r3, sp, #6
 2942 0008 2246     		mov	r2, r4
 2943 000a 0121     		movs	r1, #1
 2944 000c 2046     		mov	r0, r4
1639:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
 2945              		.loc 1 1639 14 view .LVU1036
 2946 000e ADF80640 		strh	r4, [sp, #6]	@ movhi
1640:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2947              		.loc 1 1640 5 is_stmt 1 view .LVU1037
 2948              	.LVL264:
1643:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2949              		.loc 1 1643 5 view .LVU1038
 2950 0012 FFF7FEFF 		bl	enet_phy_write_read
 2951              	.LVL265:
1646:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2952              		.loc 1 1646 5 view .LVU1039
1646:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2953              		.loc 1 1646 14 is_stmt 0 view .LVU1040
 2954 0016 BDF80620 		ldrh	r2, [sp, #6]
 2955 001a 42F48042 		orr	r2, r2, #16384
 2956 001e ADF80620 		strh	r2, [sp, #6]	@ movhi
1649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2957              		.loc 1 1649 5 is_stmt 1 view .LVU1041
1649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2958              		.loc 1 1649 17 is_stmt 0 view .LVU1042
 2959 0022 0121     		movs	r1, #1
 2960 0024 2246     		mov	r2, r4
 2961 0026 0220     		movs	r0, #2
 2962 0028 FFF7FEFF 		bl	enet_phy_write_read
 2963              	.LVL266:
1651:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 2964              		.loc 1 1651 5 is_stmt 1 view .LVU1043
1652:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2965              		.loc 1 1652 1 is_stmt 0 view .LVU1044
 2966 002c 02B0     		add	sp, sp, #8
 2967              	.LCFI17:
 2968              		.cfi_def_cfa_offset 8
 2969              		@ sp needed
 2970 002e 10BD     		pop	{r4, pc}
 2971              		.cfi_endproc
 2972              	.LFE147:
 2974              		.section	.text.enet_phyloopback_disable,"ax",%progbits
ARM GAS  /tmp/ccCfbOL5.s 			page 132


 2975              		.align	1
 2976              		.global	enet_phyloopback_disable
 2977              		.syntax unified
 2978              		.thumb
 2979              		.thumb_func
 2981              	enet_phyloopback_disable:
 2982              	.LFB148:
1661:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t temp_phy = 0U;
 2983              		.loc 1 1661 1 is_stmt 1 view -0
 2984              		.cfi_startproc
 2985              		@ args = 0, pretend = 0, frame = 8
 2986              		@ frame_needed = 0, uses_anonymous_args = 0
1662:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
 2987              		.loc 1 1662 5 view .LVU1046
1661:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t temp_phy = 0U;
 2988              		.loc 1 1661 1 is_stmt 0 view .LVU1047
 2989 0000 13B5     		push	{r0, r1, r4, lr}
 2990              	.LCFI18:
 2991              		.cfi_def_cfa_offset 16
 2992              		.cfi_offset 4, -8
 2993              		.cfi_offset 14, -4
1662:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
 2994              		.loc 1 1662 14 view .LVU1048
 2995 0002 0024     		movs	r4, #0
1666:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2996              		.loc 1 1666 5 view .LVU1049
 2997 0004 0DF10603 		add	r3, sp, #6
 2998 0008 2246     		mov	r2, r4
 2999 000a 0121     		movs	r1, #1
 3000 000c 2046     		mov	r0, r4
1662:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
 3001              		.loc 1 1662 14 view .LVU1050
 3002 000e ADF80640 		strh	r4, [sp, #6]	@ movhi
1663:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3003              		.loc 1 1663 5 is_stmt 1 view .LVU1051
 3004              	.LVL267:
1666:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3005              		.loc 1 1666 5 view .LVU1052
 3006 0012 FFF7FEFF 		bl	enet_phy_write_read
 3007              	.LVL268:
1669:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3008              		.loc 1 1669 5 view .LVU1053
1669:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3009              		.loc 1 1669 14 is_stmt 0 view .LVU1054
 3010 0016 BDF80620 		ldrh	r2, [sp, #6]
 3011 001a 22F48042 		bic	r2, r2, #16384
 3012 001e ADF80620 		strh	r2, [sp, #6]	@ movhi
1672:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3013              		.loc 1 1672 5 is_stmt 1 view .LVU1055
1672:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3014              		.loc 1 1672 17 is_stmt 0 view .LVU1056
 3015 0022 0121     		movs	r1, #1
 3016 0024 2246     		mov	r2, r4
 3017 0026 0220     		movs	r0, #2
 3018 0028 FFF7FEFF 		bl	enet_phy_write_read
 3019              	.LVL269:
1674:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
ARM GAS  /tmp/ccCfbOL5.s 			page 133


 3020              		.loc 1 1674 5 is_stmt 1 view .LVU1057
1675:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3021              		.loc 1 1675 1 is_stmt 0 view .LVU1058
 3022 002c 02B0     		add	sp, sp, #8
 3023              	.LCFI19:
 3024              		.cfi_def_cfa_offset 8
 3025              		@ sp needed
 3026 002e 10BD     		pop	{r4, pc}
 3027              		.cfi_endproc
 3028              	.LFE148:
 3030              		.section	.text.enet_forward_feature_enable,"ax",%progbits
 3031              		.align	1
 3032              		.global	enet_forward_feature_enable
 3033              		.syntax unified
 3034              		.thumb
 3035              		.thumb_func
 3037              	enet_forward_feature_enable:
 3038              	.LVL270:
 3039              	.LFB149:
1689:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t mask;
 3040              		.loc 1 1689 1 is_stmt 1 view -0
 3041              		.cfi_startproc
 3042              		@ args = 0, pretend = 0, frame = 0
 3043              		@ frame_needed = 0, uses_anonymous_args = 0
 3044              		@ link register save eliminated.
1690:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3045              		.loc 1 1690 5 view .LVU1060
1692:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= mask;
 3046              		.loc 1 1692 5 view .LVU1061
1693:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3047              		.loc 1 1693 5 view .LVU1062
 3048 0000 074A     		ldr	r2, .L257
 3049 0002 1168     		ldr	r1, [r2]
1692:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= mask;
 3050              		.loc 1 1692 10 is_stmt 0 view .LVU1063
 3051 0004 20F44073 		bic	r3, r0, #768
 3052              	.LVL271:
1693:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3053              		.loc 1 1693 18 view .LVU1064
 3054 0008 0B43     		orrs	r3, r3, r1
 3055              	.LVL272:
1693:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3056              		.loc 1 1693 18 view .LVU1065
 3057 000a 1360     		str	r3, [r2]
1695:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= (mask >> 2);
 3058              		.loc 1 1695 5 is_stmt 1 view .LVU1066
 3059              	.LVL273:
1696:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3060              		.loc 1 1696 5 view .LVU1067
 3061 000c 02F58052 		add	r2, r2, #4096
1696:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3062              		.loc 1 1696 27 is_stmt 0 view .LVU1068
 3063 0010 044B     		ldr	r3, .L257+4
1696:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3064              		.loc 1 1696 5 view .LVU1069
 3065 0012 9169     		ldr	r1, [r2, #24]
1696:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
ARM GAS  /tmp/ccCfbOL5.s 			page 134


 3066              		.loc 1 1696 27 view .LVU1070
 3067 0014 03EA9000 		and	r0, r3, r0, lsr #2
 3068              	.LVL274:
1696:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3069              		.loc 1 1696 18 view .LVU1071
 3070 0018 0843     		orrs	r0, r0, r1
 3071 001a 9061     		str	r0, [r2, #24]
1697:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3072              		.loc 1 1697 1 view .LVU1072
 3073 001c 7047     		bx	lr
 3074              	.L258:
 3075 001e 00BF     		.align	2
 3076              	.L257:
 3077 0020 00800240 		.word	1073905664
 3078 0024 DFFF7F3F 		.word	1065353183
 3079              		.cfi_endproc
 3080              	.LFE149:
 3082              		.section	.text.enet_forward_feature_disable,"ax",%progbits
 3083              		.align	1
 3084              		.global	enet_forward_feature_disable
 3085              		.syntax unified
 3086              		.thumb
 3087              		.thumb_func
 3089              	enet_forward_feature_disable:
 3090              	.LVL275:
 3091              	.LFB150:
1711:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t mask;
 3092              		.loc 1 1711 1 is_stmt 1 view -0
 3093              		.cfi_startproc
 3094              		@ args = 0, pretend = 0, frame = 0
 3095              		@ frame_needed = 0, uses_anonymous_args = 0
 3096              		@ link register save eliminated.
1712:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3097              		.loc 1 1712 5 view .LVU1074
1714:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~mask;
 3098              		.loc 1 1714 5 view .LVU1075
1715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3099              		.loc 1 1715 5 view .LVU1076
 3100 0000 074A     		ldr	r2, .L260
 3101 0002 1368     		ldr	r3, [r2]
1714:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~mask;
 3102              		.loc 1 1714 10 is_stmt 0 view .LVU1077
 3103 0004 20F44071 		bic	r1, r0, #768
 3104              	.LVL276:
1715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3105              		.loc 1 1715 18 view .LVU1078
 3106 0008 23EA0103 		bic	r3, r3, r1
1718:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3107              		.loc 1 1718 5 view .LVU1079
 3108 000c 0549     		ldr	r1, .L260+4
 3109              	.LVL277:
1715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3110              		.loc 1 1715 18 view .LVU1080
 3111 000e 1360     		str	r3, [r2]
1717:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~(mask >> 2);
 3112              		.loc 1 1717 5 is_stmt 1 view .LVU1081
 3113              	.LVL278:
ARM GAS  /tmp/ccCfbOL5.s 			page 135


1718:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3114              		.loc 1 1718 5 view .LVU1082
1718:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3115              		.loc 1 1718 28 is_stmt 0 view .LVU1083
 3116 0010 054A     		ldr	r2, .L260+8
1718:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3117              		.loc 1 1718 5 view .LVU1084
 3118 0012 8B69     		ldr	r3, [r1, #24]
1718:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3119              		.loc 1 1718 28 view .LVU1085
 3120 0014 02EA9002 		and	r2, r2, r0, lsr #2
1718:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3121              		.loc 1 1718 18 view .LVU1086
 3122 0018 23EA0203 		bic	r3, r3, r2
 3123 001c 8B61     		str	r3, [r1, #24]
1719:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3124              		.loc 1 1719 1 view .LVU1087
 3125 001e 7047     		bx	lr
 3126              	.L261:
 3127              		.align	2
 3128              	.L260:
 3129 0020 00800240 		.word	1073905664
 3130 0024 00900240 		.word	1073909760
 3131 0028 DFFF7F3F 		.word	1065353183
 3132              		.cfi_endproc
 3133              	.LFE150:
 3135              		.section	.text.enet_fliter_feature_enable,"ax",%progbits
 3136              		.align	1
 3137              		.global	enet_fliter_feature_enable
 3138              		.syntax unified
 3139              		.thumb
 3140              		.thumb_func
 3142              	enet_fliter_feature_enable:
 3143              	.LVL279:
 3144              	.LFB151:
1736:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF |= feature;
 3145              		.loc 1 1736 1 is_stmt 1 view -0
 3146              		.cfi_startproc
 3147              		@ args = 0, pretend = 0, frame = 0
 3148              		@ frame_needed = 0, uses_anonymous_args = 0
 3149              		@ link register save eliminated.
1737:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3150              		.loc 1 1737 5 view .LVU1089
 3151 0000 024A     		ldr	r2, .L263
 3152 0002 5368     		ldr	r3, [r2, #4]
1737:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3153              		.loc 1 1737 19 is_stmt 0 view .LVU1090
 3154 0004 0343     		orrs	r3, r3, r0
 3155 0006 5360     		str	r3, [r2, #4]
1738:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3156              		.loc 1 1738 1 view .LVU1091
 3157 0008 7047     		bx	lr
 3158              	.L264:
 3159 000a 00BF     		.align	2
 3160              	.L263:
 3161 000c 00800240 		.word	1073905664
 3162              		.cfi_endproc
ARM GAS  /tmp/ccCfbOL5.s 			page 136


 3163              	.LFE151:
 3165              		.section	.text.enet_fliter_feature_disable,"ax",%progbits
 3166              		.align	1
 3167              		.global	enet_fliter_feature_disable
 3168              		.syntax unified
 3169              		.thumb
 3170              		.thumb_func
 3172              	enet_fliter_feature_disable:
 3173              	.LVL280:
 3174              	.LFB152:
1755:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF &= ~feature;
 3175              		.loc 1 1755 1 is_stmt 1 view -0
 3176              		.cfi_startproc
 3177              		@ args = 0, pretend = 0, frame = 0
 3178              		@ frame_needed = 0, uses_anonymous_args = 0
 3179              		@ link register save eliminated.
1756:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3180              		.loc 1 1756 5 view .LVU1093
 3181 0000 024A     		ldr	r2, .L266
 3182 0002 5368     		ldr	r3, [r2, #4]
1756:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3183              		.loc 1 1756 19 is_stmt 0 view .LVU1094
 3184 0004 23EA0003 		bic	r3, r3, r0
 3185 0008 5360     		str	r3, [r2, #4]
1757:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3186              		.loc 1 1757 1 view .LVU1095
 3187 000a 7047     		bx	lr
 3188              	.L267:
 3189              		.align	2
 3190              	.L266:
 3191 000c 00800240 		.word	1073905664
 3192              		.cfi_endproc
 3193              	.LFE152:
 3195              		.section	.text.enet_pauseframe_generate,"ax",%progbits
 3196              		.align	1
 3197              		.global	enet_pauseframe_generate
 3198              		.syntax unified
 3199              		.thumb
 3200              		.thumb_func
 3202              	enet_pauseframe_generate:
 3203              	.LFB153:
1767:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 3204              		.loc 1 1767 1 is_stmt 1 view -0
 3205              		.cfi_startproc
 3206              		@ args = 0, pretend = 0, frame = 0
 3207              		@ frame_needed = 0, uses_anonymous_args = 0
 3208              		@ link register save eliminated.
1768:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp = 0U;
 3209              		.loc 1 1768 5 view .LVU1097
 3210              	.LVL281:
1769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3211              		.loc 1 1769 5 view .LVU1098
1772:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET == temp) {
 3212              		.loc 1 1772 5 view .LVU1099
1772:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET == temp) {
 3213              		.loc 1 1772 12 is_stmt 0 view .LVU1100
 3214 0000 054B     		ldr	r3, .L271
ARM GAS  /tmp/ccCfbOL5.s 			page 137


 3215 0002 9A69     		ldr	r2, [r3, #24]
 3216              	.LVL282:
1773:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_MAC_FCTL_FLCBBKPA;
 3217              		.loc 1 1773 5 is_stmt 1 view .LVU1101
1773:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_MAC_FCTL_FLCBBKPA;
 3218              		.loc 1 1773 7 is_stmt 0 view .LVU1102
 3219 0004 D207     		lsls	r2, r2, #31
 3220              	.LVL283:
1774:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3221              		.loc 1 1774 9 is_stmt 1 view .LVU1103
 3222 0006 5FBF     		itttt	pl
 3223 0008 9A69     		ldrpl	r2, [r3, #24]
1774:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3224              		.loc 1 1774 23 is_stmt 0 view .LVU1104
 3225 000a 42F00102 		orrpl	r2, r2, #1
1775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3226              		.loc 1 1775 20 view .LVU1105
 3227 000e 0120     		movpl	r0, #1
1774:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3228              		.loc 1 1774 23 view .LVU1106
 3229 0010 9A61     		strpl	r2, [r3, #24]
1775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3230              		.loc 1 1775 9 is_stmt 1 view .LVU1107
 3231              	.LVL284:
1768:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp = 0U;
 3232              		.loc 1 1768 15 is_stmt 0 view .LVU1108
 3233 0012 48BF     		it	mi
 3234 0014 0020     		movmi	r0, #0
 3235              	.LVL285:
1777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3236              		.loc 1 1777 5 is_stmt 1 view .LVU1109
1778:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3237              		.loc 1 1778 1 is_stmt 0 view .LVU1110
 3238 0016 7047     		bx	lr
 3239              	.L272:
 3240              		.align	2
 3241              	.L271:
 3242 0018 00800240 		.word	1073905664
 3243              		.cfi_endproc
 3244              	.LFE153:
 3246              		.section	.text.enet_pauseframe_detect_config,"ax",%progbits
 3247              		.align	1
 3248              		.global	enet_pauseframe_detect_config
 3249              		.syntax unified
 3250              		.thumb
 3251              		.thumb_func
 3253              	enet_pauseframe_detect_config:
 3254              	.LVL286:
 3255              	.LFB154:
1792:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~ENET_MAC_FCTL_UPFDT;
 3256              		.loc 1 1792 1 is_stmt 1 view -0
 3257              		.cfi_startproc
 3258              		@ args = 0, pretend = 0, frame = 0
 3259              		@ frame_needed = 0, uses_anonymous_args = 0
 3260              		@ link register save eliminated.
1793:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= detect;
 3261              		.loc 1 1793 5 view .LVU1112
ARM GAS  /tmp/ccCfbOL5.s 			page 138


 3262 0000 044B     		ldr	r3, .L274
 3263 0002 9A69     		ldr	r2, [r3, #24]
1793:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= detect;
 3264              		.loc 1 1793 19 is_stmt 0 view .LVU1113
 3265 0004 22F00802 		bic	r2, r2, #8
 3266 0008 9A61     		str	r2, [r3, #24]
1794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3267              		.loc 1 1794 5 is_stmt 1 view .LVU1114
 3268 000a 9A69     		ldr	r2, [r3, #24]
1794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3269              		.loc 1 1794 19 is_stmt 0 view .LVU1115
 3270 000c 0243     		orrs	r2, r2, r0
 3271 000e 9A61     		str	r2, [r3, #24]
1795:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3272              		.loc 1 1795 1 view .LVU1116
 3273 0010 7047     		bx	lr
 3274              	.L275:
 3275 0012 00BF     		.align	2
 3276              	.L274:
 3277 0014 00800240 		.word	1073905664
 3278              		.cfi_endproc
 3279              	.LFE154:
 3281              		.section	.text.enet_pauseframe_config,"ax",%progbits
 3282              		.align	1
 3283              		.global	enet_pauseframe_config
 3284              		.syntax unified
 3285              		.thumb
 3286              		.thumb_func
 3288              	enet_pauseframe_config:
 3289              	.LVL287:
 3290              	.LFB155:
1811:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~(ENET_MAC_FCTL_PTM | ENET_MAC_FCTL_PLTS);
 3291              		.loc 1 1811 1 is_stmt 1 view -0
 3292              		.cfi_startproc
 3293              		@ args = 0, pretend = 0, frame = 0
 3294              		@ frame_needed = 0, uses_anonymous_args = 0
 3295              		@ link register save eliminated.
1812:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= (MAC_FCTL_PTM(pausetime) | pause_threshold);
 3296              		.loc 1 1812 5 view .LVU1118
 3297 0000 064A     		ldr	r2, .L277
 3298 0002 9369     		ldr	r3, [r2, #24]
1812:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= (MAC_FCTL_PTM(pausetime) | pause_threshold);
 3299              		.loc 1 1812 19 is_stmt 0 view .LVU1119
 3300 0004 23F03003 		bic	r3, r3, #48
 3301 0008 1B04     		lsls	r3, r3, #16
 3302 000a 1B0C     		lsrs	r3, r3, #16
 3303 000c 9361     		str	r3, [r2, #24]
1813:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3304              		.loc 1 1813 5 is_stmt 1 view .LVU1120
 3305 000e 9369     		ldr	r3, [r2, #24]
1813:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3306              		.loc 1 1813 19 is_stmt 0 view .LVU1121
 3307 0010 0B43     		orrs	r3, r3, r1
 3308 0012 43EA0043 		orr	r3, r3, r0, lsl #16
 3309 0016 9361     		str	r3, [r2, #24]
1814:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3310              		.loc 1 1814 1 view .LVU1122
ARM GAS  /tmp/ccCfbOL5.s 			page 139


 3311 0018 7047     		bx	lr
 3312              	.L278:
 3313 001a 00BF     		.align	2
 3314              	.L277:
 3315 001c 00800240 		.word	1073905664
 3316              		.cfi_endproc
 3317              	.LFE155:
 3319              		.section	.text.enet_flowcontrol_threshold_config,"ax",%progbits
 3320              		.align	1
 3321              		.global	enet_flowcontrol_threshold_config
 3322              		.syntax unified
 3323              		.thumb
 3324              		.thumb_func
 3326              	enet_flowcontrol_threshold_config:
 3327              	.LVL288:
 3328              	.LFB156:
1841:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTH = ((deactive | active) >> 8);
 3329              		.loc 1 1841 1 is_stmt 1 view -0
 3330              		.cfi_startproc
 3331              		@ args = 0, pretend = 0, frame = 0
 3332              		@ frame_needed = 0, uses_anonymous_args = 0
 3333              		@ link register save eliminated.
1842:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3334              		.loc 1 1842 5 view .LVU1124
1842:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3335              		.loc 1 1842 19 is_stmt 0 view .LVU1125
 3336 0000 024B     		ldr	r3, .L280
1842:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3337              		.loc 1 1842 32 view .LVU1126
 3338 0002 0843     		orrs	r0, r0, r1
 3339              	.LVL289:
1842:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3340              		.loc 1 1842 42 view .LVU1127
 3341 0004 000A     		lsrs	r0, r0, #8
1842:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3342              		.loc 1 1842 19 view .LVU1128
 3343 0006 C3F88000 		str	r0, [r3, #128]
1843:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3344              		.loc 1 1843 1 view .LVU1129
 3345 000a 7047     		bx	lr
 3346              	.L281:
 3347              		.align	2
 3348              	.L280:
 3349 000c 00900240 		.word	1073909760
 3350              		.cfi_endproc
 3351              	.LFE156:
 3353              		.section	.text.enet_flowcontrol_feature_enable,"ax",%progbits
 3354              		.align	1
 3355              		.global	enet_flowcontrol_feature_enable
 3356              		.syntax unified
 3357              		.thumb
 3358              		.thumb_func
 3360              	enet_flowcontrol_feature_enable:
 3361              	.LVL290:
 3362              	.LFB157:
1857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (feature & ENET_ZERO_QUANTA_PAUSE)) {
 3363              		.loc 1 1857 1 is_stmt 1 view -0
ARM GAS  /tmp/ccCfbOL5.s 			page 140


 3364              		.cfi_startproc
 3365              		@ args = 0, pretend = 0, frame = 0
 3366              		@ frame_needed = 0, uses_anonymous_args = 0
 3367              		@ link register save eliminated.
1858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL &= ~ENET_ZERO_QUANTA_PAUSE;
 3368              		.loc 1 1858 5 view .LVU1131
 3369 0000 064B     		ldr	r3, .L287
1859:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3370              		.loc 1 1859 9 view .LVU1132
1858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL &= ~ENET_ZERO_QUANTA_PAUSE;
 3371              		.loc 1 1858 7 is_stmt 0 view .LVU1133
 3372 0002 10F0800F 		tst	r0, #128
1859:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3373              		.loc 1 1859 9 view .LVU1134
 3374 0006 1EBF     		ittt	ne
 3375 0008 9A69     		ldrne	r2, [r3, #24]
1859:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3376              		.loc 1 1859 23 view .LVU1135
 3377 000a 22F08002 		bicne	r2, r2, #128
 3378 000e 9A61     		strne	r2, [r3, #24]
1861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= feature;
 3379              		.loc 1 1861 5 is_stmt 1 view .LVU1136
 3380              	.LVL291:
1862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3381              		.loc 1 1862 5 view .LVU1137
 3382 0010 9A69     		ldr	r2, [r3, #24]
1861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= feature;
 3383              		.loc 1 1861 13 is_stmt 0 view .LVU1138
 3384 0012 20F08000 		bic	r0, r0, #128
 3385              	.LVL292:
1862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3386              		.loc 1 1862 19 view .LVU1139
 3387 0016 1043     		orrs	r0, r0, r2
 3388              	.LVL293:
1862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3389              		.loc 1 1862 19 view .LVU1140
 3390 0018 9861     		str	r0, [r3, #24]
1863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3391              		.loc 1 1863 1 view .LVU1141
 3392 001a 7047     		bx	lr
 3393              	.L288:
 3394              		.align	2
 3395              	.L287:
 3396 001c 00800240 		.word	1073905664
 3397              		.cfi_endproc
 3398              	.LFE157:
 3400              		.section	.text.enet_flowcontrol_feature_disable,"ax",%progbits
 3401              		.align	1
 3402              		.global	enet_flowcontrol_feature_disable
 3403              		.syntax unified
 3404              		.thumb
 3405              		.thumb_func
 3407              	enet_flowcontrol_feature_disable:
 3408              	.LVL294:
 3409              	.LFB158:
1877:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (feature & ENET_ZERO_QUANTA_PAUSE)) {
 3410              		.loc 1 1877 1 is_stmt 1 view -0
ARM GAS  /tmp/ccCfbOL5.s 			page 141


 3411              		.cfi_startproc
 3412              		@ args = 0, pretend = 0, frame = 0
 3413              		@ frame_needed = 0, uses_anonymous_args = 0
 3414              		@ link register save eliminated.
1878:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_ZERO_QUANTA_PAUSE;
 3415              		.loc 1 1878 5 view .LVU1143
 3416 0000 074B     		ldr	r3, .L294
1879:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3417              		.loc 1 1879 9 view .LVU1144
1878:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_ZERO_QUANTA_PAUSE;
 3418              		.loc 1 1878 7 is_stmt 0 view .LVU1145
 3419 0002 10F0800F 		tst	r0, #128
1879:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3420              		.loc 1 1879 9 view .LVU1146
 3421 0006 1EBF     		ittt	ne
 3422 0008 9A69     		ldrne	r2, [r3, #24]
1879:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3423              		.loc 1 1879 23 view .LVU1147
 3424 000a 42F08002 		orrne	r2, r2, #128
 3425 000e 9A61     		strne	r2, [r3, #24]
1881:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~feature;
 3426              		.loc 1 1881 5 is_stmt 1 view .LVU1148
 3427              	.LVL295:
1882:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3428              		.loc 1 1882 5 view .LVU1149
 3429 0010 9A69     		ldr	r2, [r3, #24]
1881:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~feature;
 3430              		.loc 1 1881 13 is_stmt 0 view .LVU1150
 3431 0012 20F08000 		bic	r0, r0, #128
 3432              	.LVL296:
1882:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3433              		.loc 1 1882 19 view .LVU1151
 3434 0016 22EA0002 		bic	r2, r2, r0
 3435 001a 9A61     		str	r2, [r3, #24]
1883:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3436              		.loc 1 1883 1 view .LVU1152
 3437 001c 7047     		bx	lr
 3438              	.L295:
 3439 001e 00BF     		.align	2
 3440              	.L294:
 3441 0020 00800240 		.word	1073905664
 3442              		.cfi_endproc
 3443              	.LFE158:
 3445              		.section	.text.enet_dmaprocess_state_get,"ax",%progbits
 3446              		.align	1
 3447              		.global	enet_dmaprocess_state_get
 3448              		.syntax unified
 3449              		.thumb
 3450              		.thumb_func
 3452              	enet_dmaprocess_state_get:
 3453              	.LVL297:
 3454              	.LFB159:
1899:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reval;
 3455              		.loc 1 1899 1 is_stmt 1 view -0
 3456              		.cfi_startproc
 3457              		@ args = 0, pretend = 0, frame = 0
 3458              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccCfbOL5.s 			page 142


 3459              		@ link register save eliminated.
1900:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reval = (uint32_t)(ENET_DMA_STAT & (uint32_t)direction);
 3460              		.loc 1 1900 5 view .LVU1154
1901:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
 3461              		.loc 1 1901 5 view .LVU1155
1901:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
 3462              		.loc 1 1901 24 is_stmt 0 view .LVU1156
 3463 0000 014B     		ldr	r3, .L297
 3464 0002 5B69     		ldr	r3, [r3, #20]
 3465              	.LVL298:
1902:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3466              		.loc 1 1902 5 is_stmt 1 view .LVU1157
1903:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3467              		.loc 1 1903 1 is_stmt 0 view .LVU1158
 3468 0004 1840     		ands	r0, r0, r3
 3469              	.LVL299:
1903:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3470              		.loc 1 1903 1 view .LVU1159
 3471 0006 7047     		bx	lr
 3472              	.L298:
 3473              		.align	2
 3474              	.L297:
 3475 0008 00900240 		.word	1073909760
 3476              		.cfi_endproc
 3477              	.LFE159:
 3479              		.section	.text.enet_dmaprocess_resume,"ax",%progbits
 3480              		.align	1
 3481              		.global	enet_dmaprocess_resume
 3482              		.syntax unified
 3483              		.thumb
 3484              		.thumb_func
 3486              	enet_dmaprocess_resume:
 3487              	.LVL300:
 3488              	.LFB160:
1916:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
 3489              		.loc 1 1916 1 is_stmt 1 view -0
 3490              		.cfi_startproc
 3491              		@ args = 0, pretend = 0, frame = 0
 3492              		@ frame_needed = 0, uses_anonymous_args = 0
 3493              		@ link register save eliminated.
1917:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
 3494              		.loc 1 1917 5 view .LVU1161
 3495 0000 044B     		ldr	r3, .L302
1917:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
 3496              		.loc 1 1917 7 is_stmt 0 view .LVU1162
 3497 0002 B0F5E00F 		cmp	r0, #7340032
 3498 0006 4FF00002 		mov	r2, #0
1918:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 3499              		.loc 1 1918 9 is_stmt 1 view .LVU1163
1918:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 3500              		.loc 1 1918 23 is_stmt 0 view .LVU1164
 3501 000a 0CBF     		ite	eq
 3502 000c 5A60     		streq	r2, [r3, #4]
1920:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3503              		.loc 1 1920 9 is_stmt 1 view .LVU1165
1920:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3504              		.loc 1 1920 23 is_stmt 0 view .LVU1166
ARM GAS  /tmp/ccCfbOL5.s 			page 143


 3505 000e 9A60     		strne	r2, [r3, #8]
1922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3506              		.loc 1 1922 1 view .LVU1167
 3507 0010 7047     		bx	lr
 3508              	.L303:
 3509 0012 00BF     		.align	2
 3510              	.L302:
 3511 0014 00900240 		.word	1073909760
 3512              		.cfi_endproc
 3513              	.LFE160:
 3515              		.section	.text.enet_rxprocess_check_recovery,"ax",%progbits
 3516              		.align	1
 3517              		.global	enet_rxprocess_check_recovery
 3518              		.syntax unified
 3519              		.thumb
 3520              		.thumb_func
 3522              	enet_rxprocess_check_recovery:
 3523              	.LFB161:
1931:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t status;
 3524              		.loc 1 1931 1 is_stmt 1 view -0
 3525              		.cfi_startproc
 3526              		@ args = 0, pretend = 0, frame = 0
 3527              		@ frame_needed = 0, uses_anonymous_args = 0
 3528              		@ link register save eliminated.
1932:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3529              		.loc 1 1932 5 view .LVU1169
1935:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     status &= ENET_RDES0_DAV;
 3530              		.loc 1 1935 5 view .LVU1170
1935:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     status &= ENET_RDES0_DAV;
 3531              		.loc 1 1935 32 is_stmt 0 view .LVU1171
 3532 0000 054B     		ldr	r3, .L306
1940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
 3533              		.loc 1 1940 9 view .LVU1172
 3534 0002 064A     		ldr	r2, .L306+4
1935:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     status &= ENET_RDES0_DAV;
 3535              		.loc 1 1935 32 view .LVU1173
 3536 0004 1968     		ldr	r1, [r3]
 3537              	.LVL301:
1936:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3538              		.loc 1 1936 5 is_stmt 1 view .LVU1174
1940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
 3539              		.loc 1 1940 5 view .LVU1175
1940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
 3540              		.loc 1 1940 9 is_stmt 0 view .LVU1176
 3541 0006 D06C     		ldr	r0, [r2, #76]
1940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
 3542              		.loc 1 1940 7 view .LVU1177
 3543 0008 8142     		cmp	r1, r0
 3544 000a 04D0     		beq	.L304
1940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
 3545              		.loc 1 1940 61 discriminator 1 view .LVU1178
 3546 000c 0968     		ldr	r1, [r1]
 3547              	.LVL302:
1940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
 3548              		.loc 1 1940 61 discriminator 1 view .LVU1179
 3549 000e 0029     		cmp	r1, #0
1942:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
ARM GAS  /tmp/ccCfbOL5.s 			page 144


 3550              		.loc 1 1942 9 is_stmt 1 discriminator 1 view .LVU1180
1942:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3551              		.loc 1 1942 57 is_stmt 0 discriminator 1 view .LVU1181
 3552 0010 BCBF     		itt	lt
 3553 0012 D26C     		ldrlt	r2, [r2, #76]
1942:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3554              		.loc 1 1942 28 discriminator 1 view .LVU1182
 3555 0014 1A60     		strlt	r2, [r3]
 3556              	.LVL303:
 3557              	.L304:
1944:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3558              		.loc 1 1944 1 view .LVU1183
 3559 0016 7047     		bx	lr
 3560              	.L307:
 3561              		.align	2
 3562              	.L306:
 3563 0018 00000000 		.word	dma_current_rxdesc
 3564 001c 00900240 		.word	1073909760
 3565              		.cfi_endproc
 3566              	.LFE161:
 3568              		.section	.text.enet_txfifo_flush,"ax",%progbits
 3569              		.align	1
 3570              		.global	enet_txfifo_flush
 3571              		.syntax unified
 3572              		.thumb
 3573              		.thumb_func
 3575              	enet_txfifo_flush:
 3576              	.LFB162:
1953:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t flush_state;
 3577              		.loc 1 1953 1 is_stmt 1 view -0
 3578              		.cfi_startproc
 3579              		@ args = 0, pretend = 0, frame = 0
 3580              		@ frame_needed = 0, uses_anonymous_args = 0
 3581              		@ link register save eliminated.
1954:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 3582              		.loc 1 1954 5 view .LVU1185
1955:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 3583              		.loc 1 1955 5 view .LVU1186
 3584              	.LVL304:
1956:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3585              		.loc 1 1956 5 view .LVU1187
1959:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 3586              		.loc 1 1959 5 view .LVU1188
 3587 0000 074A     		ldr	r2, .L315
 3588 0002 9369     		ldr	r3, [r2, #24]
1959:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 3589              		.loc 1 1959 18 is_stmt 0 view .LVU1189
 3590 0004 43F48013 		orr	r3, r3, #1048576
 3591 0008 9361     		str	r3, [r2, #24]
 3592 000a 064B     		ldr	r3, .L315+4
 3593              	.LVL305:
 3594              	.L310:
1961:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         flush_state = ENET_DMA_CTL & ENET_DMA_CTL_FTF;
 3595              		.loc 1 1961 5 is_stmt 1 discriminator 2 view .LVU1190
1962:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
 3596              		.loc 1 1962 9 discriminator 2 view .LVU1191
1962:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
ARM GAS  /tmp/ccCfbOL5.s 			page 145


 3597              		.loc 1 1962 23 is_stmt 0 discriminator 2 view .LVU1192
 3598 000c 9069     		ldr	r0, [r2, #24]
 3599              	.LVL306:
1963:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } while((RESET != flush_state) && (timeout < ENET_DELAY_TO));
 3600              		.loc 1 1963 9 is_stmt 1 discriminator 2 view .LVU1193
1964:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 3601              		.loc 1 1964 36 discriminator 2 view .LVU1194
 3602 000e 10F48010 		ands	r0, r0, #1048576
 3603              	.LVL307:
1964:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 3604              		.loc 1 1964 36 is_stmt 0 discriminator 2 view .LVU1195
 3605 0012 01D0     		beq	.L309
1964:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 3606              		.loc 1 1964 36 discriminator 1 view .LVU1196
 3607 0014 013B     		subs	r3, r3, #1
 3608              	.LVL308:
1964:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 3609              		.loc 1 1964 36 discriminator 1 view .LVU1197
 3610 0016 F9D1     		bne	.L310
 3611              	.LVL309:
 3612              	.L309:
1966:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3613              		.loc 1 1966 5 is_stmt 1 view .LVU1198
1970:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3614              		.loc 1 1970 5 view .LVU1199
1971:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3615              		.loc 1 1971 1 is_stmt 0 view .LVU1200
 3616 0018 B0FA80F0 		clz	r0, r0
 3617              	.LVL310:
1971:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3618              		.loc 1 1971 1 view .LVU1201
 3619 001c 4009     		lsrs	r0, r0, #5
 3620 001e 7047     		bx	lr
 3621              	.L316:
 3622              		.align	2
 3623              	.L315:
 3624 0020 00900240 		.word	1073909760
 3625 0024 FFFF0400 		.word	327679
 3626              		.cfi_endproc
 3627              	.LFE162:
 3629              		.section	.text.enet_tx_enable,"ax",%progbits
 3630              		.align	1
 3631              		.global	enet_tx_enable
 3632              		.syntax unified
 3633              		.thumb
 3634              		.thumb_func
 3636              	enet_tx_enable:
 3637              	.LFB136:
1340:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= ENET_MAC_CFG_TEN;
 3638              		.loc 1 1340 1 is_stmt 1 view -0
 3639              		.cfi_startproc
 3640              		@ args = 0, pretend = 0, frame = 0
 3641              		@ frame_needed = 0, uses_anonymous_args = 0
1341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 3642              		.loc 1 1341 5 view .LVU1203
 3643 0000 064A     		ldr	r2, .L318
1340:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= ENET_MAC_CFG_TEN;
ARM GAS  /tmp/ccCfbOL5.s 			page 146


 3644              		.loc 1 1340 1 is_stmt 0 view .LVU1204
 3645 0002 08B5     		push	{r3, lr}
 3646              	.LCFI20:
 3647              		.cfi_def_cfa_offset 8
 3648              		.cfi_offset 3, -8
 3649              		.cfi_offset 14, -4
1341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 3650              		.loc 1 1341 5 view .LVU1205
 3651 0004 1368     		ldr	r3, [r2]
1341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 3652              		.loc 1 1341 18 view .LVU1206
 3653 0006 43F00803 		orr	r3, r3, #8
 3654 000a 1360     		str	r3, [r2]
1342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_STE;
 3655              		.loc 1 1342 5 is_stmt 1 view .LVU1207
 3656 000c FFF7FEFF 		bl	enet_txfifo_flush
 3657              	.LVL311:
1343:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3658              		.loc 1 1343 5 view .LVU1208
 3659 0010 034A     		ldr	r2, .L318+4
 3660 0012 9369     		ldr	r3, [r2, #24]
1343:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3661              		.loc 1 1343 18 is_stmt 0 view .LVU1209
 3662 0014 43F40053 		orr	r3, r3, #8192
 3663 0018 9361     		str	r3, [r2, #24]
1344:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3664              		.loc 1 1344 1 view .LVU1210
 3665 001a 08BD     		pop	{r3, pc}
 3666              	.L319:
 3667              		.align	2
 3668              	.L318:
 3669 001c 00800240 		.word	1073905664
 3670 0020 00900240 		.word	1073909760
 3671              		.cfi_endproc
 3672              	.LFE136:
 3674              		.section	.text.enet_enable,"ax",%progbits
 3675              		.align	1
 3676              		.global	enet_enable
 3677              		.syntax unified
 3678              		.thumb
 3679              		.thumb_func
 3681              	enet_enable:
 3682              	.LFB126:
1039:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_tx_enable();
 3683              		.loc 1 1039 1 is_stmt 1 view -0
 3684              		.cfi_startproc
 3685              		@ args = 0, pretend = 0, frame = 0
 3686              		@ frame_needed = 0, uses_anonymous_args = 0
1040:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_rx_enable();
 3687              		.loc 1 1040 5 view .LVU1212
1039:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_tx_enable();
 3688              		.loc 1 1039 1 is_stmt 0 view .LVU1213
 3689 0000 08B5     		push	{r3, lr}
 3690              	.LCFI21:
 3691              		.cfi_def_cfa_offset 8
 3692              		.cfi_offset 3, -8
 3693              		.cfi_offset 14, -4
ARM GAS  /tmp/ccCfbOL5.s 			page 147


1040:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_rx_enable();
 3694              		.loc 1 1040 5 view .LVU1214
 3695 0002 FFF7FEFF 		bl	enet_tx_enable
 3696              	.LVL312:
1041:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3697              		.loc 1 1041 5 is_stmt 1 view .LVU1215
1042:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3698              		.loc 1 1042 1 is_stmt 0 view .LVU1216
 3699 0006 BDE80840 		pop	{r3, lr}
 3700              	.LCFI22:
 3701              		.cfi_restore 14
 3702              		.cfi_restore 3
 3703              		.cfi_def_cfa_offset 0
1041:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3704              		.loc 1 1041 5 view .LVU1217
 3705 000a FFF7FEBF 		b	enet_rx_enable
 3706              	.LVL313:
 3707              		.cfi_endproc
 3708              	.LFE126:
 3710              		.section	.text.enet_tx_disable,"ax",%progbits
 3711              		.align	1
 3712              		.global	enet_tx_disable
 3713              		.syntax unified
 3714              		.thumb
 3715              		.thumb_func
 3717              	enet_tx_disable:
 3718              	.LFB137:
1353:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~ENET_DMA_CTL_STE;
 3719              		.loc 1 1353 1 is_stmt 1 view -0
 3720              		.cfi_startproc
 3721              		@ args = 0, pretend = 0, frame = 0
 3722              		@ frame_needed = 0, uses_anonymous_args = 0
1354:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 3723              		.loc 1 1354 5 view .LVU1219
 3724 0000 064A     		ldr	r2, .L322
1353:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~ENET_DMA_CTL_STE;
 3725              		.loc 1 1353 1 is_stmt 0 view .LVU1220
 3726 0002 08B5     		push	{r3, lr}
 3727              	.LCFI23:
 3728              		.cfi_def_cfa_offset 8
 3729              		.cfi_offset 3, -8
 3730              		.cfi_offset 14, -4
1354:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 3731              		.loc 1 1354 5 view .LVU1221
 3732 0004 9369     		ldr	r3, [r2, #24]
1354:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 3733              		.loc 1 1354 18 view .LVU1222
 3734 0006 23F40053 		bic	r3, r3, #8192
 3735 000a 9361     		str	r3, [r2, #24]
1355:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_TEN;
 3736              		.loc 1 1355 5 is_stmt 1 view .LVU1223
 3737 000c FFF7FEFF 		bl	enet_txfifo_flush
 3738              	.LVL314:
1356:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3739              		.loc 1 1356 5 view .LVU1224
 3740 0010 034A     		ldr	r2, .L322+4
 3741 0012 1368     		ldr	r3, [r2]
ARM GAS  /tmp/ccCfbOL5.s 			page 148


1356:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3742              		.loc 1 1356 18 is_stmt 0 view .LVU1225
 3743 0014 23F00803 		bic	r3, r3, #8
 3744 0018 1360     		str	r3, [r2]
1357:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3745              		.loc 1 1357 1 view .LVU1226
 3746 001a 08BD     		pop	{r3, pc}
 3747              	.L323:
 3748              		.align	2
 3749              	.L322:
 3750 001c 00900240 		.word	1073909760
 3751 0020 00800240 		.word	1073905664
 3752              		.cfi_endproc
 3753              	.LFE137:
 3755              		.section	.text.enet_disable,"ax",%progbits
 3756              		.align	1
 3757              		.global	enet_disable
 3758              		.syntax unified
 3759              		.thumb
 3760              		.thumb_func
 3762              	enet_disable:
 3763              	.LFB127:
1051:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_tx_disable();
 3764              		.loc 1 1051 1 is_stmt 1 view -0
 3765              		.cfi_startproc
 3766              		@ args = 0, pretend = 0, frame = 0
 3767              		@ frame_needed = 0, uses_anonymous_args = 0
1052:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_rx_disable();
 3768              		.loc 1 1052 5 view .LVU1228
1051:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_tx_disable();
 3769              		.loc 1 1051 1 is_stmt 0 view .LVU1229
 3770 0000 08B5     		push	{r3, lr}
 3771              	.LCFI24:
 3772              		.cfi_def_cfa_offset 8
 3773              		.cfi_offset 3, -8
 3774              		.cfi_offset 14, -4
1052:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_rx_disable();
 3775              		.loc 1 1052 5 view .LVU1230
 3776 0002 FFF7FEFF 		bl	enet_tx_disable
 3777              	.LVL315:
1053:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3778              		.loc 1 1053 5 is_stmt 1 view .LVU1231
1054:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3779              		.loc 1 1054 1 is_stmt 0 view .LVU1232
 3780 0006 BDE80840 		pop	{r3, lr}
 3781              	.LCFI25:
 3782              		.cfi_restore 14
 3783              		.cfi_restore 3
 3784              		.cfi_def_cfa_offset 0
1053:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3785              		.loc 1 1053 5 view .LVU1233
 3786 000a FFF7FEBF 		b	enet_rx_disable
 3787              	.LVL316:
 3788              		.cfi_endproc
 3789              	.LFE127:
 3791              		.section	.text.enet_current_desc_address_get,"ax",%progbits
 3792              		.align	1
ARM GAS  /tmp/ccCfbOL5.s 			page 149


 3793              		.global	enet_current_desc_address_get
 3794              		.syntax unified
 3795              		.thumb
 3796              		.thumb_func
 3798              	enet_current_desc_address_get:
 3799              	.LVL317:
 3800              	.LFB163:
1989:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reval = 0U;
 3801              		.loc 1 1989 1 is_stmt 1 view -0
 3802              		.cfi_startproc
 3803              		@ args = 0, pretend = 0, frame = 0
 3804              		@ frame_needed = 0, uses_anonymous_args = 0
 3805              		@ link register save eliminated.
1990:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3806              		.loc 1 1990 5 view .LVU1235
1992:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
 3807              		.loc 1 1992 5 view .LVU1236
1992:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
 3808              		.loc 1 1992 13 is_stmt 0 view .LVU1237
 3809 0000 00F18040 		add	r0, r0, #1073741824
 3810              	.LVL318:
1992:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
 3811              		.loc 1 1992 13 view .LVU1238
 3812 0004 00F52030 		add	r0, r0, #163840
1992:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
 3813              		.loc 1 1992 11 view .LVU1239
 3814 0008 0068     		ldr	r0, [r0]
 3815              	.LVL319:
1993:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3816              		.loc 1 1993 5 is_stmt 1 view .LVU1240
1994:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3817              		.loc 1 1994 1 is_stmt 0 view .LVU1241
 3818 000a 7047     		bx	lr
 3819              		.cfi_endproc
 3820              	.LFE163:
 3822              		.section	.text.enet_desc_information_get,"ax",%progbits
 3823              		.align	1
 3824              		.global	enet_desc_information_get
 3825              		.syntax unified
 3826              		.thumb
 3827              		.thumb_func
 3829              	enet_desc_information_get:
 3830              	.LVL320:
 3831              	.LFB164:
2011:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reval = 0xFFFFFFFFU;
 3832              		.loc 1 2011 1 is_stmt 1 view -0
 3833              		.cfi_startproc
 3834              		@ args = 0, pretend = 0, frame = 0
 3835              		@ frame_needed = 0, uses_anonymous_args = 0
 3836              		@ link register save eliminated.
2012:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3837              		.loc 1 2012 5 view .LVU1243
2014:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_SIZE:
 3838              		.loc 1 2014 5 view .LVU1244
 3839 0000 0529     		cmp	r1, #5
 3840 0002 1DD8     		bhi	.L335
 3841 0004 DFE801F0 		tbb	[pc, r1]
ARM GAS  /tmp/ccCfbOL5.s 			page 150


 3842              	.L329:
 3843 0008 18       		.byte	(.L333-.L329)/2
 3844 0009 16       		.byte	(.L328-.L329)/2
 3845 000a 09       		.byte	(.L332-.L329)/2
 3846 000b 03       		.byte	(.L331-.L329)/2
 3847 000c 07       		.byte	(.L330-.L329)/2
 3848 000d 16       		.byte	(.L328-.L329)/2
 3849              		.p2align 1
 3850              	.L331:
2016:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 3851              		.loc 1 2016 9 view .LVU1245
2016:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 3852              		.loc 1 2016 15 is_stmt 0 view .LVU1246
 3853 000e 4068     		ldr	r0, [r0, #4]
 3854              	.LVL321:
 3855              	.L340:
2019:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 3856              		.loc 1 2019 15 view .LVU1247
 3857 0010 C0F30C00 		ubfx	r0, r0, #0, #13
 3858              	.LVL322:
2020:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case RXDESC_FRAME_LENGTH:
 3859              		.loc 1 2020 9 is_stmt 1 view .LVU1248
 3860 0014 7047     		bx	lr
 3861              	.LVL323:
 3862              	.L330:
2019:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 3863              		.loc 1 2019 9 view .LVU1249
2019:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 3864              		.loc 1 2019 17 is_stmt 0 view .LVU1250
 3865 0016 C088     		ldrh	r0, [r0, #6]
 3866              	.LVL324:
2019:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 3867              		.loc 1 2019 17 view .LVU1251
 3868 0018 FAE7     		b	.L340
 3869              	.LVL325:
 3870              	.L332:
2022:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(reval > 4U) {
 3871              		.loc 1 2022 9 is_stmt 1 view .LVU1252
2022:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(reval > 4U) {
 3872              		.loc 1 2022 17 is_stmt 0 view .LVU1253
 3873 001a 0368     		ldr	r3, [r0]
2022:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(reval > 4U) {
 3874              		.loc 1 2022 15 view .LVU1254
 3875 001c C3F30D40 		ubfx	r0, r3, #16, #14
 3876              	.LVL326:
2023:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             reval = reval - 4U;
 3877              		.loc 1 2023 9 is_stmt 1 view .LVU1255
2023:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             reval = reval - 4U;
 3878              		.loc 1 2023 11 is_stmt 0 view .LVU1256
 3879 0020 0428     		cmp	r0, #4
 3880 0022 10D9     		bls	.L336
2024:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3881              		.loc 1 2024 13 is_stmt 1 view .LVU1257
 3882              	.LVL327:
2027:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 3883              		.loc 1 2027 13 view .LVU1258
2027:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
ARM GAS  /tmp/ccCfbOL5.s 			page 151


 3884              		.loc 1 2027 27 is_stmt 0 view .LVU1259
 3885 0024 094A     		ldr	r2, .L341
 3886 0026 1268     		ldr	r2, [r2]
2027:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 3887              		.loc 1 2027 15 view .LVU1260
 3888 0028 9201     		lsls	r2, r2, #6
 3889 002a 01D5     		bpl	.L334
2027:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 3890              		.loc 1 2027 62 discriminator 1 view .LVU1261
 3891 002c 9B06     		lsls	r3, r3, #26
 3892 002e 0BD4     		bmi	.L326
 3893              	.L334:
2024:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3894              		.loc 1 2024 19 view .LVU1262
 3895 0030 0438     		subs	r0, r0, #4
 3896              	.LVL328:
2024:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3897              		.loc 1 2024 19 view .LVU1263
 3898 0032 7047     		bx	lr
 3899              	.LVL329:
 3900              	.L328:
2036:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 3901              		.loc 1 2036 9 is_stmt 1 view .LVU1264
2036:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 3902              		.loc 1 2036 15 is_stmt 0 view .LVU1265
 3903 0034 8068     		ldr	r0, [r0, #8]
 3904              	.LVL330:
2037:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case TXDESC_BUFFER_1_ADDR:
 3905              		.loc 1 2037 9 is_stmt 1 view .LVU1266
 3906 0036 7047     		bx	lr
 3907              	.LVL331:
 3908              	.L333:
2042:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 3909              		.loc 1 2042 9 view .LVU1267
2042:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 3910              		.loc 1 2042 17 is_stmt 0 view .LVU1268
 3911 0038 0068     		ldr	r0, [r0]
 3912              	.LVL332:
2042:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 3913              		.loc 1 2042 15 view .LVU1269
 3914 003a C0F3C300 		ubfx	r0, r0, #3, #4
 3915              	.LVL333:
2043:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     default:
 3916              		.loc 1 2043 9 is_stmt 1 view .LVU1270
 3917 003e 7047     		bx	lr
 3918              	.LVL334:
 3919              	.L335:
2014:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_SIZE:
 3920              		.loc 1 2014 5 is_stmt 0 view .LVU1271
 3921 0040 4FF0FF30 		mov	r0, #-1
 3922              	.LVL335:
2014:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_SIZE:
 3923              		.loc 1 2014 5 view .LVU1272
 3924 0044 7047     		bx	lr
 3925              	.LVL336:
 3926              	.L336:
2031:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
ARM GAS  /tmp/ccCfbOL5.s 			page 152


 3927              		.loc 1 2031 19 view .LVU1273
 3928 0046 0020     		movs	r0, #0
 3929              	.LVL337:
2047:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3930              		.loc 1 2047 5 is_stmt 1 view .LVU1274
 3931              	.L326:
2048:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3932              		.loc 1 2048 1 is_stmt 0 view .LVU1275
 3933 0048 7047     		bx	lr
 3934              	.L342:
 3935 004a 00BF     		.align	2
 3936              	.L341:
 3937 004c 00800240 		.word	1073905664
 3938              		.cfi_endproc
 3939              	.LFE164:
 3941              		.section	.text.enet_missed_frame_counter_get,"ax",%progbits
 3942              		.align	1
 3943              		.global	enet_missed_frame_counter_get
 3944              		.syntax unified
 3945              		.thumb
 3946              		.thumb_func
 3948              	enet_missed_frame_counter_get:
 3949              	.LVL338:
 3950              	.LFB165:
2058:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp_counter = 0U;
 3951              		.loc 1 2058 1 is_stmt 1 view -0
 3952              		.cfi_startproc
 3953              		@ args = 0, pretend = 0, frame = 0
 3954              		@ frame_needed = 0, uses_anonymous_args = 0
 3955              		@ link register save eliminated.
2059:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3956              		.loc 1 2059 5 view .LVU1277
2061:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     *rxfifo_drop = GET_DMA_MFBOCNT_MSFA(temp_counter);
 3957              		.loc 1 2061 5 view .LVU1278
2061:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     *rxfifo_drop = GET_DMA_MFBOCNT_MSFA(temp_counter);
 3958              		.loc 1 2061 18 is_stmt 0 view .LVU1279
 3959 0000 034B     		ldr	r3, .L344
 3960 0002 1B6A     		ldr	r3, [r3, #32]
 3961              	.LVL339:
2062:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     *rxdma_drop = GET_DMA_MFBOCNT_MSFC(temp_counter);
 3962              		.loc 1 2062 5 is_stmt 1 view .LVU1280
2062:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     *rxdma_drop = GET_DMA_MFBOCNT_MSFC(temp_counter);
 3963              		.loc 1 2062 20 is_stmt 0 view .LVU1281
 3964 0004 C3F34A42 		ubfx	r2, r3, #17, #11
2063:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3965              		.loc 1 2063 19 view .LVU1282
 3966 0008 9BB2     		uxth	r3, r3
 3967              	.LVL340:
2062:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     *rxdma_drop = GET_DMA_MFBOCNT_MSFC(temp_counter);
 3968              		.loc 1 2062 18 view .LVU1283
 3969 000a 0260     		str	r2, [r0]
2063:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3970              		.loc 1 2063 5 is_stmt 1 view .LVU1284
2063:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3971              		.loc 1 2063 17 is_stmt 0 view .LVU1285
 3972 000c 0B60     		str	r3, [r1]
2064:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccCfbOL5.s 			page 153


 3973              		.loc 1 2064 1 view .LVU1286
 3974 000e 7047     		bx	lr
 3975              	.L345:
 3976              		.align	2
 3977              	.L344:
 3978 0010 00900240 		.word	1073909760
 3979              		.cfi_endproc
 3980              	.LFE165:
 3982              		.section	.text.enet_desc_flag_get,"ax",%progbits
 3983              		.align	1
 3984              		.global	enet_desc_flag_get
 3985              		.syntax unified
 3986              		.thumb
 3987              		.thumb_func
 3989              	enet_desc_flag_get:
 3990              	.LVL341:
 3991              	.LFB166:
2119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     FlagStatus enet_flag = RESET;
 3992              		.loc 1 2119 1 is_stmt 1 view -0
 3993              		.cfi_startproc
 3994              		@ args = 0, pretend = 0, frame = 0
 3995              		@ frame_needed = 0, uses_anonymous_args = 0
 3996              		@ link register save eliminated.
2120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3997              		.loc 1 2120 5 view .LVU1288
2122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_flag = SET;
 3998              		.loc 1 2122 5 view .LVU1289
2126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3999              		.loc 1 2126 5 view .LVU1290
2122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_flag = SET;
 4000              		.loc 1 2122 41 is_stmt 0 view .LVU1291
 4001 0000 0368     		ldr	r3, [r0]
2122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_flag = SET;
 4002              		.loc 1 2122 7 view .LVU1292
 4003 0002 1942     		tst	r1, r3
2127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4004              		.loc 1 2127 1 view .LVU1293
 4005 0004 14BF     		ite	ne
 4006 0006 0120     		movne	r0, #1
 4007              	.LVL342:
2127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4008              		.loc 1 2127 1 view .LVU1294
 4009 0008 0020     		moveq	r0, #0
 4010 000a 7047     		bx	lr
 4011              		.cfi_endproc
 4012              	.LFE166:
 4014              		.section	.text.enet_desc_flag_set,"ax",%progbits
 4015              		.align	1
 4016              		.global	enet_desc_flag_set
 4017              		.syntax unified
 4018              		.thumb
 4019              		.thumb_func
 4021              	enet_desc_flag_set:
 4022              	.LVL343:
 4023              	.LFB167:
2150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->status |= desc_flag;
 4024              		.loc 1 2150 1 is_stmt 1 view -0
ARM GAS  /tmp/ccCfbOL5.s 			page 154


 4025              		.cfi_startproc
 4026              		@ args = 0, pretend = 0, frame = 0
 4027              		@ frame_needed = 0, uses_anonymous_args = 0
 4028              		@ link register save eliminated.
2151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4029              		.loc 1 2151 5 view .LVU1296
2151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4030              		.loc 1 2151 18 is_stmt 0 view .LVU1297
 4031 0000 0368     		ldr	r3, [r0]
 4032 0002 0B43     		orrs	r3, r3, r1
 4033 0004 0360     		str	r3, [r0]
2152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4034              		.loc 1 2152 1 view .LVU1298
 4035 0006 7047     		bx	lr
 4036              		.cfi_endproc
 4037              	.LFE167:
 4039              		.section	.text.enet_desc_flag_clear,"ax",%progbits
 4040              		.align	1
 4041              		.global	enet_desc_flag_clear
 4042              		.syntax unified
 4043              		.thumb
 4044              		.thumb_func
 4046              	enet_desc_flag_clear:
 4047              	.LVL344:
 4048              	.LFB168:
2175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->status &= ~desc_flag;
 4049              		.loc 1 2175 1 is_stmt 1 view -0
 4050              		.cfi_startproc
 4051              		@ args = 0, pretend = 0, frame = 0
 4052              		@ frame_needed = 0, uses_anonymous_args = 0
 4053              		@ link register save eliminated.
2176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4054              		.loc 1 2176 5 view .LVU1300
2176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4055              		.loc 1 2176 18 is_stmt 0 view .LVU1301
 4056 0000 0368     		ldr	r3, [r0]
 4057 0002 23EA0103 		bic	r3, r3, r1
 4058 0006 0360     		str	r3, [r0]
2177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4059              		.loc 1 2177 1 view .LVU1302
 4060 0008 7047     		bx	lr
 4061              		.cfi_endproc
 4062              	.LFE168:
 4064              		.section	.text.enet_rx_desc_immediate_receive_complete_interrupt,"ax",%progbits
 4065              		.align	1
 4066              		.global	enet_rx_desc_immediate_receive_complete_interrupt
 4067              		.syntax unified
 4068              		.thumb
 4069              		.thumb_func
 4071              	enet_rx_desc_immediate_receive_complete_interrupt:
 4072              	.LVL345:
 4073              	.LFB169:
2186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->control_buffer_size &= ~ENET_RDES1_DINTC;
 4074              		.loc 1 2186 1 is_stmt 1 view -0
 4075              		.cfi_startproc
 4076              		@ args = 0, pretend = 0, frame = 0
 4077              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccCfbOL5.s 			page 155


 4078              		@ link register save eliminated.
2187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4079              		.loc 1 2187 5 view .LVU1304
2187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4080              		.loc 1 2187 31 is_stmt 0 view .LVU1305
 4081 0000 4368     		ldr	r3, [r0, #4]
 4082 0002 23F00043 		bic	r3, r3, #-2147483648
 4083 0006 4360     		str	r3, [r0, #4]
2188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4084              		.loc 1 2188 1 view .LVU1306
 4085 0008 7047     		bx	lr
 4086              		.cfi_endproc
 4087              	.LFE169:
 4089              		.section	.text.enet_rx_desc_delay_receive_complete_interrupt,"ax",%progbits
 4090              		.align	1
 4091              		.global	enet_rx_desc_delay_receive_complete_interrupt
 4092              		.syntax unified
 4093              		.thumb
 4094              		.thumb_func
 4096              	enet_rx_desc_delay_receive_complete_interrupt:
 4097              	.LVL346:
 4098              	.LFB170:
2198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->control_buffer_size |= ENET_RDES1_DINTC;
 4099              		.loc 1 2198 1 is_stmt 1 view -0
 4100              		.cfi_startproc
 4101              		@ args = 0, pretend = 0, frame = 0
 4102              		@ frame_needed = 0, uses_anonymous_args = 0
 4103              		@ link register save eliminated.
2199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_RSWDC = DMA_RSWDC_WDCFRS(delay_time);
 4104              		.loc 1 2199 5 view .LVU1308
2199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_RSWDC = DMA_RSWDC_WDCFRS(delay_time);
 4105              		.loc 1 2199 31 is_stmt 0 view .LVU1309
 4106 0000 4368     		ldr	r3, [r0, #4]
 4107 0002 43F00043 		orr	r3, r3, #-2147483648
 4108 0006 4360     		str	r3, [r0, #4]
2200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4109              		.loc 1 2200 5 is_stmt 1 view .LVU1310
2200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4110              		.loc 1 2200 20 is_stmt 0 view .LVU1311
 4111 0008 014B     		ldr	r3, .L351
2200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4112              		.loc 1 2200 22 view .LVU1312
 4113 000a C9B2     		uxtb	r1, r1
 4114              	.LVL347:
2200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4115              		.loc 1 2200 20 view .LVU1313
 4116 000c 5962     		str	r1, [r3, #36]
2201:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4117              		.loc 1 2201 1 view .LVU1314
 4118 000e 7047     		bx	lr
 4119              	.L352:
 4120              		.align	2
 4121              	.L351:
 4122 0010 00900240 		.word	1073909760
 4123              		.cfi_endproc
 4124              	.LFE170:
 4126              		.section	.text.enet_rxframe_drop,"ax",%progbits
ARM GAS  /tmp/ccCfbOL5.s 			page 156


 4127              		.align	1
 4128              		.global	enet_rxframe_drop
 4129              		.syntax unified
 4130              		.thumb
 4131              		.thumb_func
 4133              	enet_rxframe_drop:
 4134              	.LFB171:
2210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
 4135              		.loc 1 2210 1 is_stmt 1 view -0
 4136              		.cfi_startproc
 4137              		@ args = 0, pretend = 0, frame = 0
 4138              		@ frame_needed = 0, uses_anonymous_args = 0
2212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4139              		.loc 1 2212 5 view .LVU1316
2212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4140              		.loc 1 2212 23 is_stmt 0 view .LVU1317
 4141 0000 1548     		ldr	r0, .L366
2216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_d
 4142              		.loc 1 2216 17 view .LVU1318
 4143 0002 1649     		ldr	r1, .L366+4
2212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4144              		.loc 1 2212 23 view .LVU1319
 4145 0004 0268     		ldr	r2, [r0]
2210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
 4146              		.loc 1 2210 1 view .LVU1320
 4147 0006 10B5     		push	{r4, lr}
 4148              	.LCFI26:
 4149              		.cfi_def_cfa_offset 8
 4150              		.cfi_offset 4, -8
 4151              		.cfi_offset 14, -4
2215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(NULL != dma_current_ptp_rxdesc) {
 4152              		.loc 1 2215 46 view .LVU1321
 4153 0008 5468     		ldr	r4, [r2, #4]
2212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4154              		.loc 1 2212 32 view .LVU1322
 4155 000a 4FF00043 		mov	r3, #-2147483648
2215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(NULL != dma_current_ptp_rxdesc) {
 4156              		.loc 1 2215 7 view .LVU1323
 4157 000e 14F4804F 		tst	r4, #16384
2212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4158              		.loc 1 2212 32 view .LVU1324
 4159 0012 1360     		str	r3, [r2]
2215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(NULL != dma_current_ptp_rxdesc) {
 4160              		.loc 1 2215 5 is_stmt 1 view .LVU1325
2216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_d
 4161              		.loc 1 2216 17 is_stmt 0 view .LVU1326
 4162 0014 0B68     		ldr	r3, [r1]
2215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(NULL != dma_current_ptp_rxdesc) {
 4163              		.loc 1 2215 7 view .LVU1327
 4164 0016 09D0     		beq	.L354
2216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_d
 4165              		.loc 1 2216 9 is_stmt 1 view .LVU1328
2216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_d
 4166              		.loc 1 2216 11 is_stmt 0 view .LVU1329
 4167 0018 2BB1     		cbz	r3, .L355
2217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if it is the last ptp descriptor */
 4168              		.loc 1 2217 13 is_stmt 1 view .LVU1330
ARM GAS  /tmp/ccCfbOL5.s 			page 157


2217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if it is the last ptp descriptor */
 4169              		.loc 1 2217 32 is_stmt 0 view .LVU1331
 4170 001a DA68     		ldr	r2, [r3, #12]
 4171 001c 0260     		str	r2, [r0]
2219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* pointer back to the first ptp descriptor address in the desc_ptptab list address
 4172              		.loc 1 2219 13 is_stmt 1 view .LVU1332
2219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* pointer back to the first ptp descriptor address in the desc_ptptab list address
 4173              		.loc 1 2219 44 is_stmt 0 view .LVU1333
 4174 001e 1A68     		ldr	r2, [r3]
2219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* pointer back to the first ptp descriptor address in the desc_ptptab list address
 4175              		.loc 1 2219 15 view .LVU1334
 4176 0020 BAB1     		cbz	r2, .L364
2221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
 4177              		.loc 1 2221 17 is_stmt 1 view .LVU1335
2221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
 4178              		.loc 1 2221 40 is_stmt 0 view .LVU1336
 4179 0022 0A60     		str	r2, [r1]
 4180              	.L353:
2246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4181              		.loc 1 2246 1 view .LVU1337
 4182 0024 10BD     		pop	{r4, pc}
 4183              	.L355:
2227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 4184              		.loc 1 2227 13 is_stmt 1 view .LVU1338
2227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 4185              		.loc 1 2227 32 is_stmt 0 view .LVU1339
 4186 0026 D368     		ldr	r3, [r2, #12]
 4187 0028 0360     		str	r3, [r0]
 4188 002a FBE7     		b	.L353
 4189              	.L354:
2232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 4190              		.loc 1 2232 9 is_stmt 1 view .LVU1340
2232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 4191              		.loc 1 2232 11 is_stmt 0 view .LVU1341
 4192 002c 14F4004F 		tst	r4, #32768
 4193 0030 0B4C     		ldr	r4, .L366+8
 4194 0032 06D0     		beq	.L358
2234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4195              		.loc 1 2234 13 is_stmt 1 view .LVU1342
2234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4196              		.loc 1 2234 62 is_stmt 0 view .LVU1343
 4197 0034 E268     		ldr	r2, [r4, #12]
2234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4198              		.loc 1 2234 32 view .LVU1344
 4199 0036 0260     		str	r2, [r0]
2235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
 4200              		.loc 1 2235 13 is_stmt 1 view .LVU1345
2235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
 4201              		.loc 1 2235 15 is_stmt 0 view .LVU1346
 4202 0038 002B     		cmp	r3, #0
 4203 003a F3D0     		beq	.L353
2236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4204              		.loc 1 2236 17 is_stmt 1 view .LVU1347
2236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4205              		.loc 1 2236 40 is_stmt 0 view .LVU1348
 4206 003c 1B68     		ldr	r3, [r3]
 4207              	.L365:
ARM GAS  /tmp/ccCfbOL5.s 			page 158


2242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4208              		.loc 1 2242 39 view .LVU1349
 4209 003e 0B60     		str	r3, [r1]
2246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4210              		.loc 1 2246 1 view .LVU1350
 4211 0040 F0E7     		b	.L353
 4212              	.L358:
2240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4213              		.loc 1 2240 13 is_stmt 1 view .LVU1351
2240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4214              		.loc 1 2240 124 is_stmt 0 view .LVU1352
 4215 0042 2468     		ldr	r4, [r4]
2240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4216              		.loc 1 2240 61 view .LVU1353
 4217 0044 1032     		adds	r2, r2, #16
2240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4218              		.loc 1 2240 124 view .LVU1354
 4219 0046 C4F38404 		ubfx	r4, r4, #2, #5
2240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4220              		.loc 1 2240 61 view .LVU1355
 4221 004a 2244     		add	r2, r2, r4
2240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4222              		.loc 1 2240 32 view .LVU1356
 4223 004c 0260     		str	r2, [r0]
2241:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
 4224              		.loc 1 2241 13 is_stmt 1 view .LVU1357
2241:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
 4225              		.loc 1 2241 15 is_stmt 0 view .LVU1358
 4226 004e 002B     		cmp	r3, #0
 4227 0050 E8D0     		beq	.L353
 4228              	.L364:
2242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4229              		.loc 1 2242 17 is_stmt 1 view .LVU1359
2242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4230              		.loc 1 2242 39 is_stmt 0 view .LVU1360
 4231 0052 1033     		adds	r3, r3, #16
 4232 0054 F3E7     		b	.L365
 4233              	.L367:
 4234 0056 00BF     		.align	2
 4235              	.L366:
 4236 0058 00000000 		.word	dma_current_rxdesc
 4237 005c 00000000 		.word	dma_current_ptp_rxdesc
 4238 0060 00900240 		.word	1073909760
 4239              		.cfi_endproc
 4240              	.LFE171:
 4242              		.section	.text.enet_rxframe_size_get,"ax",%progbits
 4243              		.align	1
 4244              		.global	enet_rxframe_size_get
 4245              		.syntax unified
 4246              		.thumb
 4247              		.thumb_func
 4249              	enet_rxframe_size_get:
 4250              	.LFB120:
 659:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t size = 0U;
 4251              		.loc 1 659 1 is_stmt 1 view -0
 4252              		.cfi_startproc
 4253              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccCfbOL5.s 			page 159


 4254              		@ frame_needed = 0, uses_anonymous_args = 0
 660:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t status;
 4255              		.loc 1 660 5 view .LVU1362
 4256              	.LVL348:
 661:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4257              		.loc 1 661 5 view .LVU1363
 664:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4258              		.loc 1 664 5 view .LVU1364
 659:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t size = 0U;
 4259              		.loc 1 659 1 is_stmt 0 view .LVU1365
 4260 0000 08B5     		push	{r3, lr}
 4261              	.LCFI27:
 4262              		.cfi_def_cfa_offset 8
 4263              		.cfi_offset 3, -8
 4264              		.cfi_offset 14, -4
 664:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4265              		.loc 1 664 12 view .LVU1366
 4266 0002 0F4B     		ldr	r3, .L380
 4267 0004 1B68     		ldr	r3, [r3]
 4268 0006 1B68     		ldr	r3, [r3]
 4269              	.LVL349:
 667:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return 0U;
 4270              		.loc 1 667 5 is_stmt 1 view .LVU1367
 667:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return 0U;
 4271              		.loc 1 667 7 is_stmt 0 view .LVU1368
 4272 0008 002B     		cmp	r3, #0
 4273 000a 16DB     		blt	.L373
 672:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_LDES)) ||
 4274              		.loc 1 672 5 is_stmt 1 view .LVU1369
 673:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_FDES))) {
 4275              		.loc 1 673 63 is_stmt 0 view .LVU1370
 4276 000c 03F40342 		and	r2, r3, #33536
 672:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_LDES)) ||
 4277              		.loc 1 672 7 view .LVU1371
 4278 0010 B2F5407F 		cmp	r2, #768
 4279 0014 03D0     		beq	.L370
 4280              	.L371:
 676:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4281              		.loc 1 676 9 is_stmt 1 view .LVU1372
 4282 0016 FFF7FEFF 		bl	enet_rxframe_drop
 4283              	.LVL350:
 678:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4284              		.loc 1 678 9 view .LVU1373
 678:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4285              		.loc 1 678 16 is_stmt 0 view .LVU1374
 4286 001a 0120     		movs	r0, #1
 4287              	.LVL351:
 4288              	.L368:
 722:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4289              		.loc 1 722 1 view .LVU1375
 4290 001c 08BD     		pop	{r3, pc}
 4291              	.LVL352:
 4292              	.L370:
 691:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_PCERR))) {
 4293              		.loc 1 691 5 is_stmt 1 view .LVU1376
 691:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_PCERR))) {
 4294              		.loc 1 691 58 is_stmt 0 view .LVU1377
ARM GAS  /tmp/ccCfbOL5.s 			page 160


 4295 001e 03F02102 		and	r2, r3, #33
 691:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_PCERR))) {
 4296              		.loc 1 691 7 view .LVU1378
 4297 0022 212A     		cmp	r2, #33
 4298 0024 F7D0     		beq	.L371
 700:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_ERRS)) &&
 4299              		.loc 1 700 5 is_stmt 1 view .LVU1379
 705:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* substract the CRC size */
 4300              		.loc 1 705 9 view .LVU1380
 710:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = size + 4U;
 4301              		.loc 1 710 23 is_stmt 0 view .LVU1381
 4302 0026 074A     		ldr	r2, .L380+4
 4303 0028 1268     		ldr	r2, [r2]
 710:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = size + 4U;
 4304              		.loc 1 710 11 view .LVU1382
 4305 002a 9201     		lsls	r2, r2, #6
 705:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* substract the CRC size */
 4306              		.loc 1 705 14 view .LVU1383
 4307 002c C3F30D40 		ubfx	r0, r3, #16, #14
 4308              	.LVL353:
 707:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4309              		.loc 1 707 9 is_stmt 1 view .LVU1384
 710:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = size + 4U;
 4310              		.loc 1 710 9 view .LVU1385
 710:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = size + 4U;
 4311              		.loc 1 710 11 is_stmt 0 view .LVU1386
 4312 0030 01D5     		bpl	.L372
 710:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = size + 4U;
 4313              		.loc 1 710 58 discriminator 1 view .LVU1387
 4314 0032 9B06     		lsls	r3, r3, #26
 4315              	.LVL354:
 710:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = size + 4U;
 4316              		.loc 1 710 58 discriminator 1 view .LVU1388
 4317 0034 F2D4     		bmi	.L368
 4318              	.L372:
 707:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4319              		.loc 1 707 14 view .LVU1389
 4320 0036 0438     		subs	r0, r0, #4
 4321              	.LVL355:
 707:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4322              		.loc 1 707 14 view .LVU1390
 4323 0038 F0E7     		b	.L368
 4324              	.LVL356:
 4325              	.L373:
 668:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4326              		.loc 1 668 16 view .LVU1391
 4327 003a 0020     		movs	r0, #0
 4328              	.LVL357:
 668:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4329              		.loc 1 668 16 view .LVU1392
 4330 003c EEE7     		b	.L368
 4331              	.L381:
 4332 003e 00BF     		.align	2
 4333              	.L380:
 4334 0040 00000000 		.word	dma_current_rxdesc
 4335 0044 00800240 		.word	1073905664
 4336              		.cfi_endproc
ARM GAS  /tmp/ccCfbOL5.s 			page 161


 4337              	.LFE120:
 4339              		.section	.text.enet_dma_feature_enable,"ax",%progbits
 4340              		.align	1
 4341              		.global	enet_dma_feature_enable
 4342              		.syntax unified
 4343              		.thumb
 4344              		.thumb_func
 4346              	enet_dma_feature_enable:
 4347              	.LVL358:
 4348              	.LFB172:
2258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= feature;
 4349              		.loc 1 2258 1 is_stmt 1 view -0
 4350              		.cfi_startproc
 4351              		@ args = 0, pretend = 0, frame = 0
 4352              		@ frame_needed = 0, uses_anonymous_args = 0
 4353              		@ link register save eliminated.
2259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4354              		.loc 1 2259 5 view .LVU1394
 4355 0000 024A     		ldr	r2, .L383
 4356 0002 9369     		ldr	r3, [r2, #24]
2259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4357              		.loc 1 2259 18 is_stmt 0 view .LVU1395
 4358 0004 0343     		orrs	r3, r3, r0
 4359 0006 9361     		str	r3, [r2, #24]
2260:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4360              		.loc 1 2260 1 view .LVU1396
 4361 0008 7047     		bx	lr
 4362              	.L384:
 4363 000a 00BF     		.align	2
 4364              	.L383:
 4365 000c 00900240 		.word	1073909760
 4366              		.cfi_endproc
 4367              	.LFE172:
 4369              		.section	.text.enet_dma_feature_disable,"ax",%progbits
 4370              		.align	1
 4371              		.global	enet_dma_feature_disable
 4372              		.syntax unified
 4373              		.thumb
 4374              		.thumb_func
 4376              	enet_dma_feature_disable:
 4377              	.LVL359:
 4378              	.LFB173:
2272:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~feature;
 4379              		.loc 1 2272 1 is_stmt 1 view -0
 4380              		.cfi_startproc
 4381              		@ args = 0, pretend = 0, frame = 0
 4382              		@ frame_needed = 0, uses_anonymous_args = 0
 4383              		@ link register save eliminated.
2273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4384              		.loc 1 2273 5 view .LVU1398
 4385 0000 024A     		ldr	r2, .L386
 4386 0002 9369     		ldr	r3, [r2, #24]
2273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4387              		.loc 1 2273 18 is_stmt 0 view .LVU1399
 4388 0004 23EA0003 		bic	r3, r3, r0
 4389 0008 9361     		str	r3, [r2, #24]
2274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccCfbOL5.s 			page 162


 4390              		.loc 1 2274 1 view .LVU1400
 4391 000a 7047     		bx	lr
 4392              	.L387:
 4393              		.align	2
 4394              	.L386:
 4395 000c 00900240 		.word	1073909760
 4396              		.cfi_endproc
 4397              	.LFE173:
 4399              		.section	.text.enet_desc_select_normal_mode,"ax",%progbits
 4400              		.align	1
 4401              		.global	enet_desc_select_normal_mode
 4402              		.syntax unified
 4403              		.thumb
 4404              		.thumb_func
 4406              	enet_desc_select_normal_mode:
 4407              	.LFB174:
2669:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DFM;
 4408              		.loc 1 2669 1 is_stmt 1 view -0
 4409              		.cfi_startproc
 4410              		@ args = 0, pretend = 0, frame = 0
 4411              		@ frame_needed = 0, uses_anonymous_args = 0
 4412              		@ link register save eliminated.
2670:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4413              		.loc 1 2670 5 view .LVU1402
 4414 0000 024A     		ldr	r2, .L389
 4415 0002 1368     		ldr	r3, [r2]
2670:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4416              		.loc 1 2670 19 is_stmt 0 view .LVU1403
 4417 0004 23F08003 		bic	r3, r3, #128
 4418 0008 1360     		str	r3, [r2]
2671:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4419              		.loc 1 2671 1 view .LVU1404
 4420 000a 7047     		bx	lr
 4421              	.L390:
 4422              		.align	2
 4423              	.L389:
 4424 000c 00900240 		.word	1073909760
 4425              		.cfi_endproc
 4426              	.LFE174:
 4428              		.section	.text.enet_ptp_normal_descriptors_chain_init,"ax",%progbits
 4429              		.align	1
 4430              		.global	enet_ptp_normal_descriptors_chain_init
 4431              		.syntax unified
 4432              		.thumb
 4433              		.thumb_func
 4435              	enet_ptp_normal_descriptors_chain_init:
 4436              	.LVL360:
 4437              	.LFB175:
2684:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 4438              		.loc 1 2684 1 is_stmt 1 view -0
 4439              		.cfi_startproc
 4440              		@ args = 0, pretend = 0, frame = 0
 4441              		@ frame_needed = 0, uses_anonymous_args = 0
2685:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 4442              		.loc 1 2685 5 view .LVU1406
2686:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 4443              		.loc 1 2686 5 view .LVU1407
ARM GAS  /tmp/ccCfbOL5.s 			page 163


2687:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 4444              		.loc 1 2687 5 view .LVU1408
2688:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4445              		.loc 1 2688 5 view .LVU1409
2691:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 4446              		.loc 1 2691 5 view .LVU1410
2691:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 4447              		.loc 1 2691 7 is_stmt 0 view .LVU1411
 4448 0000 B0F5E00F 		cmp	r0, #7340032
2684:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 4449              		.loc 1 2684 1 view .LVU1412
 4450 0004 F0B5     		push	{r4, r5, r6, r7, lr}
 4451              	.LCFI28:
 4452              		.cfi_def_cfa_offset 20
 4453              		.cfi_offset 4, -20
 4454              		.cfi_offset 5, -16
 4455              		.cfi_offset 6, -12
 4456              		.cfi_offset 7, -8
 4457              		.cfi_offset 14, -4
 4458 0006 1C4A     		ldr	r2, .L397
2691:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 4459              		.loc 1 2691 7 view .LVU1413
 4460 0008 21D1     		bne	.L392
2693:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 4461              		.loc 1 2693 9 is_stmt 1 view .LVU1414
 4462              	.LVL361:
2694:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 4463              		.loc 1 2694 9 view .LVU1415
2695:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 4464              		.loc 1 2695 9 view .LVU1416
2696:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4465              		.loc 1 2696 9 view .LVU1417
2699:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4466              		.loc 1 2699 9 view .LVU1418
2702:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 4467              		.loc 1 2702 9 view .LVU1419
2702:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 4468              		.loc 1 2702 28 is_stmt 0 view .LVU1420
 4469 000a 1C4B     		ldr	r3, .L397+4
2702:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 4470              		.loc 1 2702 26 view .LVU1421
 4471 000c 1361     		str	r3, [r2, #16]
2703:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 4472              		.loc 1 2703 9 is_stmt 1 view .LVU1422
2703:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 4473              		.loc 1 2703 28 is_stmt 0 view .LVU1423
 4474 000e 1C4A     		ldr	r2, .L397+8
2694:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 4475              		.loc 1 2694 13 view .LVU1424
 4476 0010 1C48     		ldr	r0, .L397+12
 4477              	.LVL362:
2703:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 4478              		.loc 1 2703 28 view .LVU1425
 4479 0012 1360     		str	r3, [r2]
2704:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 4480              		.loc 1 2704 9 is_stmt 1 view .LVU1426
2704:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
ARM GAS  /tmp/ccCfbOL5.s 			page 164


 4481              		.loc 1 2704 32 is_stmt 0 view .LVU1427
 4482 0014 1C4A     		ldr	r2, .L397+16
2686:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 4483              		.loc 1 2686 32 view .LVU1428
 4484 0016 0027     		movs	r7, #0
2704:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 4485              		.loc 1 2704 32 view .LVU1429
 4486 0018 1160     		str	r1, [r2]
2699:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4487              		.loc 1 2699 21 view .LVU1430
 4488 001a 4FF00476 		mov	r6, #34603008
 4489              	.LVL363:
 4490              	.L393:
2725:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4491              		.loc 1 2725 5 is_stmt 1 view .LVU1431
2725:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4492              		.loc 1 2725 23 view .LVU1432
 4493 001e 03F11002 		add	r2, r3, #16
 4494 0022 01F10805 		add	r5, r1, #8
 4495 0026 03F1500E 		add	lr, r3, #80
2745:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4496              		.loc 1 2745 53 is_stmt 0 view .LVU1433
 4497 002a 0446     		mov	r4, r0
 4498              	.LVL364:
 4499              	.L395:
2727:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4500              		.loc 1 2727 9 is_stmt 1 view .LVU1434
2730:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 4501              		.loc 1 2730 9 view .LVU1435
2735:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 4502              		.loc 1 2735 11 is_stmt 0 view .LVU1436
 4503 002c 7245     		cmp	r2, lr
2731:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 4504              		.loc 1 2731 35 view .LVU1437
 4505 002e 42E90467 		strd	r6, r7, [r2, #-16]
2732:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4506              		.loc 1 2732 9 is_stmt 1 view .LVU1438
2732:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4507              		.loc 1 2732 28 is_stmt 0 view .LVU1439
 4508 0032 42F8084C 		str	r4, [r2, #-8]
2735:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 4509              		.loc 1 2735 9 is_stmt 1 view .LVU1440
2735:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 4510              		.loc 1 2735 11 is_stmt 0 view .LVU1441
 4511 0036 04F2F45C 		addw	ip, r4, #1524
 4512 003a 05F11005 		add	r5, r5, #16
 4513 003e 12D0     		beq	.L394
2737:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 4514              		.loc 1 2737 13 is_stmt 1 view .LVU1442
 4515 0040 42F8042C 		str	r2, [r2, #-4]
2744:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 4516              		.loc 1 2744 9 view .LVU1443
2745:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4517              		.loc 1 2745 53 is_stmt 0 view .LVU1444
 4518 0044 45E90442 		strd	r4, r2, [r5, #-16]
2725:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4519              		.loc 1 2725 35 is_stmt 1 view .LVU1445
ARM GAS  /tmp/ccCfbOL5.s 			page 165


2725:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4520              		.loc 1 2725 23 view .LVU1446
 4521 0048 1032     		adds	r2, r2, #16
 4522              	.LVL365:
2745:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4523              		.loc 1 2745 53 is_stmt 0 view .LVU1447
 4524 004a 6446     		mov	r4, ip
 4525 004c EEE7     		b	.L395
 4526              	.LVL366:
 4527              	.L392:
2708:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 4528              		.loc 1 2708 9 is_stmt 1 view .LVU1448
2709:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 4529              		.loc 1 2709 9 view .LVU1449
2710:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 4530              		.loc 1 2710 9 view .LVU1450
2711:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4531              		.loc 1 2711 9 view .LVU1451
2714:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 4532              		.loc 1 2714 9 view .LVU1452
2716:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4533              		.loc 1 2716 9 view .LVU1453
2719:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 4534              		.loc 1 2719 9 view .LVU1454
2719:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 4535              		.loc 1 2719 28 is_stmt 0 view .LVU1455
 4536 004e 0F4B     		ldr	r3, .L397+20
2719:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 4537              		.loc 1 2719 26 view .LVU1456
 4538 0050 D360     		str	r3, [r2, #12]
2720:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
 4539              		.loc 1 2720 9 is_stmt 1 view .LVU1457
2720:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
 4540              		.loc 1 2720 28 is_stmt 0 view .LVU1458
 4541 0052 0F4A     		ldr	r2, .L397+24
2709:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 4542              		.loc 1 2709 13 view .LVU1459
 4543 0054 0F48     		ldr	r0, .L397+28
 4544              	.LVL367:
2720:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
 4545              		.loc 1 2720 28 view .LVU1460
 4546 0056 1360     		str	r3, [r2]
2721:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4547              		.loc 1 2721 9 is_stmt 1 view .LVU1461
2721:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4548              		.loc 1 2721 32 is_stmt 0 view .LVU1462
 4549 0058 0F4A     		ldr	r2, .L397+32
2716:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4550              		.loc 1 2716 22 view .LVU1463
 4551 005a 44F2F457 		movw	r7, #17908
2721:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4552              		.loc 1 2721 32 view .LVU1464
 4553 005e 1160     		str	r1, [r2]
2714:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 4554              		.loc 1 2714 21 view .LVU1465
 4555 0060 4FF00046 		mov	r6, #-2147483648
 4556 0064 DBE7     		b	.L393
ARM GAS  /tmp/ccCfbOL5.s 			page 166


 4557              	.LVL368:
 4558              	.L394:
2741:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 4559              		.loc 1 2741 13 is_stmt 1 view .LVU1466
2732:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4560              		.loc 1 2732 30 is_stmt 0 view .LVU1467
 4561 0066 00F5BE50 		add	r0, r0, #6080
 4562              	.LVL369:
2732:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4563              		.loc 1 2732 30 view .LVU1468
 4564 006a 1030     		adds	r0, r0, #16
 4565              	.LVL370:
2732:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4566              		.loc 1 2732 30 view .LVU1469
 4567 006c DB64     		str	r3, [r3, #76]
2744:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 4568              		.loc 1 2744 9 is_stmt 1 view .LVU1470
2745:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4569              		.loc 1 2745 53 is_stmt 0 view .LVU1471
 4570 006e C1E91203 		strd	r0, r3, [r1, #72]
2725:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4571              		.loc 1 2725 35 is_stmt 1 view .LVU1472
 4572              	.LVL371:
2725:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4573              		.loc 1 2725 23 view .LVU1473
2749:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4574              		.loc 1 2749 5 view .LVU1474
2749:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4575              		.loc 1 2749 38 is_stmt 0 view .LVU1475
 4576 0072 0964     		str	r1, [r1, #64]
2750:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4577              		.loc 1 2750 1 view .LVU1476
 4578 0074 F0BD     		pop	{r4, r5, r6, r7, pc}
 4579              	.LVL372:
 4580              	.L398:
2750:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4581              		.loc 1 2750 1 view .LVU1477
 4582 0076 00BF     		.align	2
 4583              	.L397:
 4584 0078 00900240 		.word	1073909760
 4585 007c 00000000 		.word	txdesc_tab
 4586 0080 00000000 		.word	dma_current_txdesc
 4587 0084 00000000 		.word	tx_buff
 4588 0088 00000000 		.word	dma_current_ptp_txdesc
 4589 008c 00000000 		.word	rxdesc_tab
 4590 0090 00000000 		.word	dma_current_rxdesc
 4591 0094 00000000 		.word	rx_buff
 4592 0098 00000000 		.word	dma_current_ptp_rxdesc
 4593              		.cfi_endproc
 4594              	.LFE175:
 4596              		.section	.text.enet_ptp_normal_descriptors_ring_init,"ax",%progbits
 4597              		.align	1
 4598              		.global	enet_ptp_normal_descriptors_ring_init
 4599              		.syntax unified
 4600              		.thumb
 4601              		.thumb_func
 4603              	enet_ptp_normal_descriptors_ring_init:
ARM GAS  /tmp/ccCfbOL5.s 			page 167


 4604              	.LVL373:
 4605              	.LFB176:
2763:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 4606              		.loc 1 2763 1 is_stmt 1 view -0
 4607              		.cfi_startproc
 4608              		@ args = 0, pretend = 0, frame = 0
 4609              		@ frame_needed = 0, uses_anonymous_args = 0
2764:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 4610              		.loc 1 2764 5 view .LVU1479
2765:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 4611              		.loc 1 2765 5 view .LVU1480
2766:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 4612              		.loc 1 2766 5 view .LVU1481
2767:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4613              		.loc 1 2767 5 view .LVU1482
2770:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 4614              		.loc 1 2770 5 view .LVU1483
 4615 0000 214A     		ldr	r2, .L407
 4616 0002 1368     		ldr	r3, [r2]
2770:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 4617              		.loc 1 2770 19 is_stmt 0 view .LVU1484
 4618 0004 23F07C03 		bic	r3, r3, #124
2763:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 4619              		.loc 1 2763 1 view .LVU1485
 4620 0008 F0B5     		push	{r4, r5, r6, r7, lr}
 4621              	.LCFI29:
 4622              		.cfi_def_cfa_offset 20
 4623              		.cfi_offset 4, -20
 4624              		.cfi_offset 5, -16
 4625              		.cfi_offset 6, -12
 4626              		.cfi_offset 7, -8
 4627              		.cfi_offset 14, -4
2770:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 4628              		.loc 1 2770 19 view .LVU1486
 4629 000a 1360     		str	r3, [r2]
2771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4630              		.loc 1 2771 5 is_stmt 1 view .LVU1487
2771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4631              		.loc 1 2771 19 is_stmt 0 view .LVU1488
 4632 000c 1368     		ldr	r3, [r2]
 4633 000e 1360     		str	r3, [r2]
2774:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 4634              		.loc 1 2774 5 is_stmt 1 view .LVU1489
2774:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 4635              		.loc 1 2774 7 is_stmt 0 view .LVU1490
 4636 0010 B0F5E00F 		cmp	r0, #7340032
 4637 0014 1CD1     		bne	.L400
2776:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 4638              		.loc 1 2776 9 is_stmt 1 view .LVU1491
 4639              	.LVL374:
2777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 4640              		.loc 1 2777 9 view .LVU1492
2778:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 4641              		.loc 1 2778 9 view .LVU1493
2779:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4642              		.loc 1 2779 9 view .LVU1494
2782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccCfbOL5.s 			page 168


 4643              		.loc 1 2782 9 view .LVU1495
2785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 4644              		.loc 1 2785 9 view .LVU1496
2785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 4645              		.loc 1 2785 28 is_stmt 0 view .LVU1497
 4646 0016 1D4B     		ldr	r3, .L407+4
2785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 4647              		.loc 1 2785 26 view .LVU1498
 4648 0018 1361     		str	r3, [r2, #16]
2786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 4649              		.loc 1 2786 9 is_stmt 1 view .LVU1499
2786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 4650              		.loc 1 2786 28 is_stmt 0 view .LVU1500
 4651 001a 1D4A     		ldr	r2, .L407+8
2777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 4652              		.loc 1 2777 13 view .LVU1501
 4653 001c DFF874C0 		ldr	ip, .L407+12
2786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 4654              		.loc 1 2786 28 view .LVU1502
 4655 0020 1360     		str	r3, [r2]
2787:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 4656              		.loc 1 2787 9 is_stmt 1 view .LVU1503
2787:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 4657              		.loc 1 2787 32 is_stmt 0 view .LVU1504
 4658 0022 1D4A     		ldr	r2, .L407+16
2765:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 4659              		.loc 1 2765 32 view .LVU1505
 4660 0024 0024     		movs	r4, #0
2787:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 4661              		.loc 1 2787 32 view .LVU1506
 4662 0026 1160     		str	r1, [r2]
2782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4663              		.loc 1 2782 21 view .LVU1507
 4664 0028 4FF00075 		mov	r5, #33554432
 4665              	.LVL375:
 4666              	.L401:
2808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4667              		.loc 1 2808 5 is_stmt 1 view .LVU1508
2808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4668              		.loc 1 2808 23 view .LVU1509
2797:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive ring mode and set buffer1 size */
 4669              		.loc 1 2797 21 is_stmt 0 view .LVU1510
 4670 002c 0A46     		mov	r2, r1
2808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4671              		.loc 1 2808 13 view .LVU1511
 4672 002e 0026     		movs	r6, #0
 4673 0030 40F2F45E 		movw	lr, #1524
 4674              	.LVL376:
 4675              	.L403:
2810:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4676              		.loc 1 2810 9 is_stmt 1 view .LVU1512
2813:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 4677              		.loc 1 2813 9 view .LVU1513
 4678 0034 0EFB06C7 		mla	r7, lr, r6, ip
2818:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 4679              		.loc 1 2818 11 is_stmt 0 view .LVU1514
 4680 0038 042E     		cmp	r6, #4
ARM GAS  /tmp/ccCfbOL5.s 			page 169


2814:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 4681              		.loc 1 2814 35 view .LVU1515
 4682 003a C3E90054 		strd	r5, r4, [r3]
2815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4683              		.loc 1 2815 9 is_stmt 1 view .LVU1516
2815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4684              		.loc 1 2815 28 is_stmt 0 view .LVU1517
 4685 003e 9F60     		str	r7, [r3, #8]
2818:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 4686              		.loc 1 2818 9 is_stmt 1 view .LVU1518
2818:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 4687              		.loc 1 2818 11 is_stmt 0 view .LVU1519
 4688 0040 13D0     		beq	.L402
2828:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 4689              		.loc 1 2828 9 is_stmt 1 view .LVU1520
2828:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 4690              		.loc 1 2828 43 is_stmt 0 view .LVU1521
 4691 0042 9760     		str	r7, [r2, #8]
2829:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4692              		.loc 1 2829 9 is_stmt 1 view .LVU1522
2829:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4693              		.loc 1 2829 59 is_stmt 0 view .LVU1523
 4694 0044 DF68     		ldr	r7, [r3, #12]
2829:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4695              		.loc 1 2829 53 view .LVU1524
 4696 0046 D760     		str	r7, [r2, #12]
2808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4697              		.loc 1 2808 35 is_stmt 1 view .LVU1525
 4698 0048 0136     		adds	r6, r6, #1
 4699              	.LVL377:
2808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4700              		.loc 1 2808 23 view .LVU1526
 4701 004a 1033     		adds	r3, r3, #16
 4702              	.LVL378:
2808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4703              		.loc 1 2808 23 is_stmt 0 view .LVU1527
 4704 004c 1032     		adds	r2, r2, #16
 4705 004e F1E7     		b	.L403
 4706              	.LVL379:
 4707              	.L400:
2791:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 4708              		.loc 1 2791 9 is_stmt 1 view .LVU1528
2792:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 4709              		.loc 1 2792 9 view .LVU1529
2793:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 4710              		.loc 1 2793 9 view .LVU1530
2794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4711              		.loc 1 2794 9 view .LVU1531
2797:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive ring mode and set buffer1 size */
 4712              		.loc 1 2797 9 view .LVU1532
2799:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4713              		.loc 1 2799 9 view .LVU1533
2802:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 4714              		.loc 1 2802 9 view .LVU1534
2802:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 4715              		.loc 1 2802 28 is_stmt 0 view .LVU1535
 4716 0050 124B     		ldr	r3, .L407+20
ARM GAS  /tmp/ccCfbOL5.s 			page 170


2802:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 4717              		.loc 1 2802 26 view .LVU1536
 4718 0052 D360     		str	r3, [r2, #12]
2803:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
 4719              		.loc 1 2803 9 is_stmt 1 view .LVU1537
2803:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
 4720              		.loc 1 2803 28 is_stmt 0 view .LVU1538
 4721 0054 124A     		ldr	r2, .L407+24
2792:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 4722              		.loc 1 2792 13 view .LVU1539
 4723 0056 DFF84CC0 		ldr	ip, .L407+28
2803:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
 4724              		.loc 1 2803 28 view .LVU1540
 4725 005a 1360     		str	r3, [r2]
2804:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4726              		.loc 1 2804 9 is_stmt 1 view .LVU1541
2804:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4727              		.loc 1 2804 32 is_stmt 0 view .LVU1542
 4728 005c 124A     		ldr	r2, .L407+32
2799:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4729              		.loc 1 2799 22 view .LVU1543
 4730 005e 40F2F454 		movw	r4, #1524
2804:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4731              		.loc 1 2804 32 view .LVU1544
 4732 0062 1160     		str	r1, [r2]
2797:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive ring mode and set buffer1 size */
 4733              		.loc 1 2797 21 view .LVU1545
 4734 0064 4FF00045 		mov	r5, #-2147483648
 4735 0068 E0E7     		b	.L401
 4736              	.LVL380:
 4737              	.L402:
2819:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 4738              		.loc 1 2819 13 is_stmt 1 view .LVU1546
2819:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 4739              		.loc 1 2819 15 is_stmt 0 view .LVU1547
 4740 006a B0F5E00F 		cmp	r0, #7340032
2821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
 4741              		.loc 1 2821 17 is_stmt 1 view .LVU1548
2821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
 4742              		.loc 1 2821 30 is_stmt 0 view .LVU1549
 4743 006e 0BBF     		itete	eq
 4744 0070 45F40015 		orreq	r5, r5, #2097152
 4745              	.LVL381:
2824:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4746              		.loc 1 2824 43 view .LVU1550
 4747 0074 44F40044 		orrne	r4, r4, #32768
 4748              	.LVL382:
2821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
 4749              		.loc 1 2821 30 view .LVU1551
 4750 0078 1D60     		streq	r5, [r3]
 4751              	.LVL383:
2824:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4752              		.loc 1 2824 17 is_stmt 1 view .LVU1552
2824:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4753              		.loc 1 2824 43 is_stmt 0 view .LVU1553
 4754 007a 5C60     		strne	r4, [r3, #4]
 4755              	.LVL384:
ARM GAS  /tmp/ccCfbOL5.s 			page 171


2828:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 4756              		.loc 1 2828 9 is_stmt 1 view .LVU1554
2828:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 4757              		.loc 1 2828 43 is_stmt 0 view .LVU1555
 4758 007c 9760     		str	r7, [r2, #8]
2829:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4759              		.loc 1 2829 9 is_stmt 1 view .LVU1556
2829:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4760              		.loc 1 2829 59 is_stmt 0 view .LVU1557
 4761 007e DB68     		ldr	r3, [r3, #12]
 4762              	.LVL385:
2829:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4763              		.loc 1 2829 53 view .LVU1558
 4764 0080 D360     		str	r3, [r2, #12]
2808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4765              		.loc 1 2808 35 is_stmt 1 view .LVU1559
 4766              	.LVL386:
2808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4767              		.loc 1 2808 23 view .LVU1560
2833:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4768              		.loc 1 2833 5 view .LVU1561
2833:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4769              		.loc 1 2833 38 is_stmt 0 view .LVU1562
 4770 0082 0964     		str	r1, [r1, #64]
2834:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4771              		.loc 1 2834 1 view .LVU1563
 4772 0084 F0BD     		pop	{r4, r5, r6, r7, pc}
 4773              	.L408:
 4774 0086 00BF     		.align	2
 4775              	.L407:
 4776 0088 00900240 		.word	1073909760
 4777 008c 00000000 		.word	txdesc_tab
 4778 0090 00000000 		.word	dma_current_txdesc
 4779 0094 00000000 		.word	tx_buff
 4780 0098 00000000 		.word	dma_current_ptp_txdesc
 4781 009c 00000000 		.word	rxdesc_tab
 4782 00a0 00000000 		.word	dma_current_rxdesc
 4783 00a4 00000000 		.word	rx_buff
 4784 00a8 00000000 		.word	dma_current_ptp_rxdesc
 4785              		.cfi_endproc
 4786              	.LFE176:
 4788              		.section	.text.enet_ptpframe_receive_normal_mode,"ax",%progbits
 4789              		.align	1
 4790              		.global	enet_ptpframe_receive_normal_mode
 4791              		.syntax unified
 4792              		.thumb
 4793              		.thumb_func
 4795              	enet_ptpframe_receive_normal_mode:
 4796              	.LVL387:
 4797              	.LFB177:
2845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 4798              		.loc 1 2845 1 is_stmt 1 view -0
 4799              		.cfi_startproc
 4800              		@ args = 0, pretend = 0, frame = 0
 4801              		@ frame_needed = 0, uses_anonymous_args = 0
2846:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4802              		.loc 1 2846 5 view .LVU1565
ARM GAS  /tmp/ccCfbOL5.s 			page 172


2849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 4803              		.loc 1 2849 5 view .LVU1566
2845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 4804              		.loc 1 2845 1 is_stmt 0 view .LVU1567
 4805 0000 70B5     		push	{r4, r5, r6, lr}
 4806              	.LCFI30:
 4807              		.cfi_def_cfa_offset 16
 4808              		.cfi_offset 4, -16
 4809              		.cfi_offset 5, -12
 4810              		.cfi_offset 6, -8
 4811              		.cfi_offset 14, -4
2849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 4812              		.loc 1 2849 46 view .LVU1568
 4813 0002 2A4C     		ldr	r4, .L430
 4814 0004 2368     		ldr	r3, [r4]
 4815 0006 1B68     		ldr	r3, [r3]
2849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 4816              		.loc 1 2849 7 view .LVU1569
 4817 0008 002B     		cmp	r3, #0
 4818 000a 4CDB     		blt	.L425
2854:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 4819              		.loc 1 2854 5 is_stmt 1 view .LVU1570
2854:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 4820              		.loc 1 2854 7 is_stmt 0 view .LVU1571
 4821 000c D8B9     		cbnz	r0, .L411
 4822              	.LVL388:
 4823              	.L418:
2882:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     timestamp[1] = dma_current_rxdesc->buffer2_next_desc_addr;
 4824              		.loc 1 2882 5 is_stmt 1 view .LVU1572
2882:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     timestamp[1] = dma_current_rxdesc->buffer2_next_desc_addr;
 4825              		.loc 1 2882 38 is_stmt 0 view .LVU1573
 4826 000e 2368     		ldr	r3, [r4]
2885:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
 4827              		.loc 1 2885 63 view .LVU1574
 4828 0010 2748     		ldr	r0, .L430+4
 4829              	.LVL389:
2882:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     timestamp[1] = dma_current_rxdesc->buffer2_next_desc_addr;
 4830              		.loc 1 2882 38 view .LVU1575
 4831 0012 9968     		ldr	r1, [r3, #8]
2882:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     timestamp[1] = dma_current_rxdesc->buffer2_next_desc_addr;
 4832              		.loc 1 2882 18 view .LVU1576
 4833 0014 1160     		str	r1, [r2]
2883:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4834              		.loc 1 2883 5 is_stmt 1 view .LVU1577
2883:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4835              		.loc 1 2883 38 is_stmt 0 view .LVU1578
 4836 0016 D968     		ldr	r1, [r3, #12]
2883:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4837              		.loc 1 2883 18 view .LVU1579
 4838 0018 5160     		str	r1, [r2, #4]
2885:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
 4839              		.loc 1 2885 5 is_stmt 1 view .LVU1580
2885:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
 4840              		.loc 1 2885 63 is_stmt 0 view .LVU1581
 4841 001a 0268     		ldr	r2, [r0]
 4842              	.LVL390:
2885:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
ARM GAS  /tmp/ccCfbOL5.s 			page 173


 4843              		.loc 1 2885 63 view .LVU1582
 4844 001c 9168     		ldr	r1, [r2, #8]
2885:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
 4845              		.loc 1 2885 38 view .LVU1583
 4846 001e 9960     		str	r1, [r3, #8]
2886:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4847              		.loc 1 2886 5 is_stmt 1 view .LVU1584
2886:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4848              		.loc 1 2886 73 is_stmt 0 view .LVU1585
 4849 0020 D168     		ldr	r1, [r2, #12]
2886:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4850              		.loc 1 2886 48 view .LVU1586
 4851 0022 D960     		str	r1, [r3, #12]
2889:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4852              		.loc 1 2889 5 is_stmt 1 view .LVU1587
2889:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4853              		.loc 1 2889 32 is_stmt 0 view .LVU1588
 4854 0024 4FF00041 		mov	r1, #-2147483648
 4855 0028 1960     		str	r1, [r3]
2892:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 4856              		.loc 1 2892 5 is_stmt 1 view .LVU1589
2892:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 4857              		.loc 1 2892 28 is_stmt 0 view .LVU1590
 4858 002a 2249     		ldr	r1, .L430+8
 4859 002c 4D69     		ldr	r5, [r1, #20]
2892:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 4860              		.loc 1 2892 7 view .LVU1591
 4861 002e 2D06     		lsls	r5, r5, #24
 4862 0030 23D4     		bmi	.L412
 4863              	.L413:
2902:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_desc_
 4864              		.loc 1 2902 5 is_stmt 1 view .LVU1592
2902:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_desc_
 4865              		.loc 1 2902 46 is_stmt 0 view .LVU1593
 4866 0032 5968     		ldr	r1, [r3, #4]
2902:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_desc_
 4867              		.loc 1 2902 7 view .LVU1594
 4868 0034 4D04     		lsls	r5, r1, #17
 4869 0036 25D5     		bpl	.L419
2903:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
 4870              		.loc 1 2903 9 is_stmt 1 view .LVU1595
2903:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
 4871              		.loc 1 2903 28 is_stmt 0 view .LVU1596
 4872 0038 D368     		ldr	r3, [r2, #12]
 4873 003a 2360     		str	r3, [r4]
2905:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 4874              		.loc 1 2905 9 is_stmt 1 view .LVU1597
2905:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 4875              		.loc 1 2905 40 is_stmt 0 view .LVU1598
 4876 003c 1368     		ldr	r3, [r2]
2905:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 4877              		.loc 1 2905 11 view .LVU1599
 4878 003e 43BB     		cbnz	r3, .L421
 4879              	.L429:
2923:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 4880              		.loc 1 2923 13 is_stmt 1 view .LVU1600
2923:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
ARM GAS  /tmp/ccCfbOL5.s 			page 174


 4881              		.loc 1 2923 36 is_stmt 0 view .LVU1601
 4882 0040 02F11003 		add	r3, r2, #16
 4883 0044 25E0     		b	.L421
 4884              	.LVL391:
 4885              	.L411:
2856:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 4886              		.loc 1 2856 9 is_stmt 1 view .LVU1602
2857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
 4887              		.loc 1 2857 85 is_stmt 0 view .LVU1603
 4888 0046 03F40345 		and	r5, r3, #33536
2856:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 4889              		.loc 1 2856 11 view .LVU1604
 4890 004a B5F5407F 		cmp	r5, #768
 4891 004e 2AD1     		bne	.L425
2861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
 4892              		.loc 1 2861 13 is_stmt 1 view .LVU1605
2863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 4893              		.loc 1 2863 27 is_stmt 0 view .LVU1606
 4894 0050 194E     		ldr	r6, .L430+12
 4895 0052 3668     		ldr	r6, [r6]
2863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 4896              		.loc 1 2863 15 view .LVU1607
 4897 0054 B601     		lsls	r6, r6, #6
2861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
 4898              		.loc 1 2861 20 view .LVU1608
 4899 0056 C3F30D45 		ubfx	r5, r3, #16, #14
 4900              	.LVL392:
2863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 4901              		.loc 1 2863 13 is_stmt 1 view .LVU1609
2863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 4902              		.loc 1 2863 15 is_stmt 0 view .LVU1610
 4903 005a 01D5     		bpl	.L414
2863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 4904              		.loc 1 2863 62 discriminator 1 view .LVU1611
 4905 005c 9E06     		lsls	r6, r3, #26
 4906 005e 00D4     		bmi	.L415
 4907              	.L414:
2861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
 4908              		.loc 1 2861 18 view .LVU1612
 4909 0060 043D     		subs	r5, r5, #4
 4910              	.LVL393:
 4911              	.L415:
2868:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 return ERROR;
 4912              		.loc 1 2868 13 is_stmt 1 view .LVU1613
2868:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 return ERROR;
 4913              		.loc 1 2868 15 is_stmt 0 view .LVU1614
 4914 0062 8D42     		cmp	r5, r1
 4915 0064 1FD8     		bhi	.L425
2874:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4916              		.loc 1 2874 92 view .LVU1615
 4917 0066 124E     		ldr	r6, .L430+4
2873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
 4918              		.loc 1 2873 24 view .LVU1616
 4919 0068 0023     		movs	r3, #0
 4920              	.LVL394:
 4921              	.L416:
2873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
ARM GAS  /tmp/ccCfbOL5.s 			page 175


 4922              		.loc 1 2873 37 is_stmt 1 discriminator 1 view .LVU1617
 4923 006a AB42     		cmp	r3, r5
2874:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4924              		.loc 1 2874 92 is_stmt 0 discriminator 1 view .LVU1618
 4925 006c 3168     		ldr	r1, [r6]
2873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
 4926              		.loc 1 2873 37 discriminator 1 view .LVU1619
 4927 006e CED0     		beq	.L418
2874:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4928              		.loc 1 2874 17 is_stmt 1 discriminator 3 view .LVU1620
2874:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4929              		.loc 1 2874 108 is_stmt 0 discriminator 3 view .LVU1621
 4930 0070 8968     		ldr	r1, [r1, #8]
2874:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4931              		.loc 1 2874 41 discriminator 3 view .LVU1622
 4932 0072 595C     		ldrb	r1, [r3, r1]	@ zero_extendqisi2
2874:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4933              		.loc 1 2874 38 discriminator 3 view .LVU1623
 4934 0074 C154     		strb	r1, [r0, r3]
2873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
 4935              		.loc 1 2873 51 is_stmt 1 discriminator 3 view .LVU1624
 4936 0076 0133     		adds	r3, r3, #1
 4937              	.LVL395:
2873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
 4938              		.loc 1 2873 51 is_stmt 0 discriminator 3 view .LVU1625
 4939 0078 F7E7     		b	.L416
 4940              	.LVL396:
 4941              	.L412:
2894:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 4942              		.loc 1 2894 9 is_stmt 1 view .LVU1626
2894:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 4943              		.loc 1 2894 23 is_stmt 0 view .LVU1627
 4944 007a 8025     		movs	r5, #128
 4945 007c 4D61     		str	r5, [r1, #20]
2896:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4946              		.loc 1 2896 9 is_stmt 1 view .LVU1628
2896:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4947              		.loc 1 2896 23 is_stmt 0 view .LVU1629
 4948 007e 0025     		movs	r5, #0
 4949 0080 8D60     		str	r5, [r1, #8]
 4950 0082 D6E7     		b	.L413
 4951              	.L419:
2914:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 4952              		.loc 1 2914 9 is_stmt 1 view .LVU1630
2914:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 4953              		.loc 1 2914 11 is_stmt 0 view .LVU1631
 4954 0084 11F4004F 		tst	r1, #32768
 4955 0088 0A49     		ldr	r1, .L430+8
 4956 008a 05D0     		beq	.L422
2916:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* RDES2 and RDES3 will not be covered by buffer address, so do not need to preserve a 
 4957              		.loc 1 2916 13 is_stmt 1 view .LVU1632
2916:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* RDES2 and RDES3 will not be covered by buffer address, so do not need to preserve a 
 4958              		.loc 1 2916 62 is_stmt 0 view .LVU1633
 4959 008c CB68     		ldr	r3, [r1, #12]
2916:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* RDES2 and RDES3 will not be covered by buffer address, so do not need to preserve a 
 4960              		.loc 1 2916 32 view .LVU1634
 4961 008e 2360     		str	r3, [r4]
ARM GAS  /tmp/ccCfbOL5.s 			page 176


2919:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 4962              		.loc 1 2919 13 is_stmt 1 view .LVU1635
2919:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 4963              		.loc 1 2919 38 is_stmt 0 view .LVU1636
 4964 0090 1368     		ldr	r3, [r2]
 4965              	.L421:
2923:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 4966              		.loc 1 2923 36 view .LVU1637
 4967 0092 0360     		str	r3, [r0]
2927:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4968              		.loc 1 2927 12 view .LVU1638
 4969 0094 0120     		movs	r0, #1
 4970              	.L410:
2928:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4971              		.loc 1 2928 1 view .LVU1639
 4972 0096 70BD     		pop	{r4, r5, r6, pc}
 4973              	.L422:
2922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
 4974              		.loc 1 2922 13 is_stmt 1 view .LVU1640
2922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
 4975              		.loc 1 2922 124 is_stmt 0 view .LVU1641
 4976 0098 0968     		ldr	r1, [r1]
2922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
 4977              		.loc 1 2922 61 view .LVU1642
 4978 009a 1033     		adds	r3, r3, #16
2922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
 4979              		.loc 1 2922 124 view .LVU1643
 4980 009c C1F38401 		ubfx	r1, r1, #2, #5
2922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
 4981              		.loc 1 2922 61 view .LVU1644
 4982 00a0 0B44     		add	r3, r3, r1
2922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
 4983              		.loc 1 2922 32 view .LVU1645
 4984 00a2 2360     		str	r3, [r4]
 4985 00a4 CCE7     		b	.L429
 4986              	.LVL397:
 4987              	.L425:
2850:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4988              		.loc 1 2850 16 view .LVU1646
 4989 00a6 0020     		movs	r0, #0
 4990              	.LVL398:
2850:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4991              		.loc 1 2850 16 view .LVU1647
 4992 00a8 F5E7     		b	.L410
 4993              	.L431:
 4994 00aa 00BF     		.align	2
 4995              	.L430:
 4996 00ac 00000000 		.word	dma_current_rxdesc
 4997 00b0 00000000 		.word	dma_current_ptp_rxdesc
 4998 00b4 00900240 		.word	1073909760
 4999 00b8 00800240 		.word	1073905664
 5000              		.cfi_endproc
 5001              	.LFE177:
 5003              		.section	.text.enet_ptpframe_transmit_normal_mode,"ax",%progbits
 5004              		.align	1
 5005              		.global	enet_ptpframe_transmit_normal_mode
 5006              		.syntax unified
ARM GAS  /tmp/ccCfbOL5.s 			page 177


 5007              		.thumb
 5008              		.thumb_func
 5010              	enet_ptpframe_transmit_normal_mode:
 5011              	.LVL399:
 5012              	.LFB178:
2940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, timeout = 0U;
 5013              		.loc 1 2940 1 is_stmt 1 view -0
 5014              		.cfi_startproc
 5015              		@ args = 0, pretend = 0, frame = 0
 5016              		@ frame_needed = 0, uses_anonymous_args = 0
2941:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag, tdes0_ttmss_flag;
 5017              		.loc 1 2941 5 view .LVU1649
2942:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5018              		.loc 1 2942 5 view .LVU1650
2945:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 5019              		.loc 1 2945 5 view .LVU1651
2940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, timeout = 0U;
 5020              		.loc 1 2940 1 is_stmt 0 view .LVU1652
 5021 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 5022              	.LCFI31:
 5023              		.cfi_def_cfa_offset 20
 5024              		.cfi_offset 4, -20
 5025              		.cfi_offset 5, -16
 5026              		.cfi_offset 6, -12
 5027              		.cfi_offset 7, -8
 5028              		.cfi_offset 14, -4
2945:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 5029              		.loc 1 2945 46 view .LVU1653
 5030 0002 2B4C     		ldr	r4, .L454
 5031 0004 2368     		ldr	r3, [r4]
2945:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 5032              		.loc 1 2945 7 view .LVU1654
 5033 0006 1B68     		ldr	r3, [r3]
 5034 0008 002B     		cmp	r3, #0
 5035 000a 01DA     		bge	.L433
 5036              	.LVL400:
 5037              	.L435:
2946:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5038              		.loc 1 2946 16 view .LVU1655
 5039 000c 0020     		movs	r0, #0
 5040              	.LVL401:
 5041              	.L434:
3028:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5042              		.loc 1 3028 1 view .LVU1656
 5043 000e F0BD     		pop	{r4, r5, r6, r7, pc}
 5044              	.LVL402:
 5045              	.L433:
2950:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 5046              		.loc 1 2950 5 is_stmt 1 view .LVU1657
2950:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 5047              		.loc 1 2950 7 is_stmt 0 view .LVU1658
 5048 0010 40F2F453 		movw	r3, #1524
 5049 0014 9942     		cmp	r1, r3
 5050 0016 F9D8     		bhi	.L435
2955:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
 5051              		.loc 1 2955 5 is_stmt 1 view .LVU1659
2955:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
ARM GAS  /tmp/ccCfbOL5.s 			page 178


 5052              		.loc 1 2955 7 is_stmt 0 view .LVU1660
 5053 0018 0028     		cmp	r0, #0
 5054 001a 32D1     		bne	.L446
 5055              	.LVL403:
 5056              	.L440:
2962:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 5057              		.loc 1 2962 5 is_stmt 1 view .LVU1661
2962:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 5058              		.loc 1 2962 23 is_stmt 0 view .LVU1662
 5059 001c 2368     		ldr	r3, [r4]
2969:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 5060              		.loc 1 2969 21 view .LVU1663
 5061 001e 2548     		ldr	r0, .L454+4
 5062              	.LVL404:
2962:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 5063              		.loc 1 2962 45 view .LVU1664
 5064 0020 5960     		str	r1, [r3, #4]
2964:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
 5065              		.loc 1 2964 5 is_stmt 1 view .LVU1665
2966:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5066              		.loc 1 2966 5 view .LVU1666
2966:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5067              		.loc 1 2966 32 is_stmt 0 view .LVU1667
 5068 0022 1968     		ldr	r1, [r3]
 5069              	.LVL405:
2966:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5070              		.loc 1 2966 32 view .LVU1668
 5071 0024 41F03041 		orr	r1, r1, #-1342177280
 5072 0028 1960     		str	r1, [r3]
2969:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 5073              		.loc 1 2969 5 is_stmt 1 view .LVU1669
2969:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 5074              		.loc 1 2969 21 is_stmt 0 view .LVU1670
 5075 002a 4169     		ldr	r1, [r0, #20]
 5076              	.LVL406:
2970:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5077              		.loc 1 2970 5 is_stmt 1 view .LVU1671
2970:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5078              		.loc 1 2970 20 is_stmt 0 view .LVU1672
 5079 002c 4569     		ldr	r5, [r0, #20]
 5080              	.LVL407:
2972:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 5081              		.loc 1 2972 5 is_stmt 1 view .LVU1673
2969:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 5082              		.loc 1 2969 18 is_stmt 0 view .LVU1674
 5083 002e 01F00401 		and	r1, r1, #4
 5084              	.LVL408:
2970:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5085              		.loc 1 2970 17 view .LVU1675
 5086 0032 05F02005 		and	r5, r5, #32
 5087              	.LVL409:
2972:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 5088              		.loc 1 2972 32 view .LVU1676
 5089 0036 2943     		orrs	r1, r1, r5
 5090              	.LVL410:
2972:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 5091              		.loc 1 2972 32 view .LVU1677
ARM GAS  /tmp/ccCfbOL5.s 			page 179


 5092 0038 26D1     		bne	.L437
 5093              	.LVL411:
 5094              	.L438:
2980:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* wait for ENET_TDES0_TTMSS flag to be set, a timestamp was captured */
 5095              		.loc 1 2980 5 is_stmt 1 view .LVU1678
2983:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 5096              		.loc 1 2983 51 is_stmt 0 view .LVU1679
 5097 003a 1968     		ldr	r1, [r3]
2980:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* wait for ENET_TDES0_TTMSS flag to be set, a timestamp was captured */
 5098              		.loc 1 2980 7 view .LVU1680
 5099 003c 42B1     		cbz	r2, .L441
2982:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             tdes0_ttmss_flag = (dma_current_txdesc->status & ENET_TDES0_TTMSS);
 5100              		.loc 1 2982 9 is_stmt 1 view .LVU1681
2983:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 5101              		.loc 1 2983 13 view .LVU1682
 5102              	.LVL412:
2984:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == tdes0_ttmss_flag) && (timeout < ENET_DELAY_TO));
 5103              		.loc 1 2984 13 view .LVU1683
2985:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5104              		.loc 1 2985 45 view .LVU1684
 5105 003e 8F03     		lsls	r7, r1, #14
 5106 0040 E4D5     		bpl	.L435
2988:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return ERROR;
 5107              		.loc 1 2988 9 view .LVU1685
2993:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the transmit frame */
 5108              		.loc 1 2993 9 view .LVU1686
2993:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the transmit frame */
 5109              		.loc 1 2993 36 is_stmt 0 view .LVU1687
 5110 0042 21F40031 		bic	r1, r1, #131072
 5111              	.LVL413:
2993:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the transmit frame */
 5112              		.loc 1 2993 36 view .LVU1688
 5113 0046 1960     		str	r1, [r3]
 5114              	.LVL414:
2995:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->buffer2_next_desc_addr;
 5115              		.loc 1 2995 9 is_stmt 1 view .LVU1689
2995:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->buffer2_next_desc_addr;
 5116              		.loc 1 2995 42 is_stmt 0 view .LVU1690
 5117 0048 9968     		ldr	r1, [r3, #8]
2995:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->buffer2_next_desc_addr;
 5118              		.loc 1 2995 22 view .LVU1691
 5119 004a 1160     		str	r1, [r2]
2996:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5120              		.loc 1 2996 9 is_stmt 1 view .LVU1692
2996:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5121              		.loc 1 2996 42 is_stmt 0 view .LVU1693
 5122 004c D968     		ldr	r1, [r3, #12]
2996:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5123              		.loc 1 2996 22 view .LVU1694
 5124 004e 5160     		str	r1, [r2, #4]
 5125              	.LVL415:
 5126              	.L441:
2998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
 5127              		.loc 1 2998 5 is_stmt 1 view .LVU1695
2998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
 5128              		.loc 1 2998 63 is_stmt 0 view .LVU1696
 5129 0050 1948     		ldr	r0, .L454+8
ARM GAS  /tmp/ccCfbOL5.s 			page 180


 5130 0052 0268     		ldr	r2, [r0]
 5131              	.LVL416:
2998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
 5132              		.loc 1 2998 63 view .LVU1697
 5133 0054 9168     		ldr	r1, [r2, #8]
2998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
 5134              		.loc 1 2998 38 view .LVU1698
 5135 0056 9960     		str	r1, [r3, #8]
2999:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5136              		.loc 1 2999 5 is_stmt 1 view .LVU1699
3003:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->buffer2_next_desc_
 5137              		.loc 1 3003 46 is_stmt 0 view .LVU1700
 5138 0058 1968     		ldr	r1, [r3]
2999:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5139              		.loc 1 2999 73 view .LVU1701
 5140 005a D568     		ldr	r5, [r2, #12]
 5141              	.LVL417:
2999:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5142              		.loc 1 2999 48 view .LVU1702
 5143 005c DD60     		str	r5, [r3, #12]
3003:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->buffer2_next_desc_
 5144              		.loc 1 3003 5 is_stmt 1 view .LVU1703
3003:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->buffer2_next_desc_
 5145              		.loc 1 3003 7 is_stmt 0 view .LVU1704
 5146 005e CE02     		lsls	r6, r1, #11
 5147 0060 16D5     		bpl	.L442
3004:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
 5148              		.loc 1 3004 9 is_stmt 1 view .LVU1705
3006:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 5149              		.loc 1 3006 40 is_stmt 0 view .LVU1706
 5150 0062 1368     		ldr	r3, [r2]
3004:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
 5151              		.loc 1 3004 28 view .LVU1707
 5152 0064 2560     		str	r5, [r4]
3006:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 5153              		.loc 1 3006 9 is_stmt 1 view .LVU1708
3006:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 5154              		.loc 1 3006 11 is_stmt 0 view .LVU1709
 5155 0066 0BB9     		cbnz	r3, .L444
 5156              	.L453:
3011:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5157              		.loc 1 3011 13 is_stmt 1 view .LVU1710
3011:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5158              		.loc 1 3011 35 is_stmt 0 view .LVU1711
 5159 0068 02F11003 		add	r3, r2, #16
 5160              	.L444:
 5161 006c 0360     		str	r3, [r0]
3027:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5162              		.loc 1 3027 12 view .LVU1712
 5163 006e 0120     		movs	r0, #1
 5164 0070 CDE7     		b	.L434
 5165              	.LVL418:
 5166              	.L439:
2958:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5167              		.loc 1 2958 13 is_stmt 1 discriminator 3 view .LVU1713
2958:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5168              		.loc 1 2958 65 is_stmt 0 discriminator 3 view .LVU1714
ARM GAS  /tmp/ccCfbOL5.s 			page 181


 5169 0072 2E68     		ldr	r6, [r5]
2958:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5170              		.loc 1 2958 95 discriminator 3 view .LVU1715
 5171 0074 C75C     		ldrb	r7, [r0, r3]	@ zero_extendqisi2
2958:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5172              		.loc 1 2958 81 discriminator 3 view .LVU1716
 5173 0076 B668     		ldr	r6, [r6, #8]
2958:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5174              		.loc 1 2958 92 discriminator 3 view .LVU1717
 5175 0078 9F55     		strb	r7, [r3, r6]
2957:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
 5176              		.loc 1 2957 49 is_stmt 1 discriminator 3 view .LVU1718
 5177 007a 0133     		adds	r3, r3, #1
 5178              	.LVL419:
 5179              	.L436:
2957:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
 5180              		.loc 1 2957 33 discriminator 1 view .LVU1719
 5181 007c 8B42     		cmp	r3, r1
 5182 007e F8D1     		bne	.L439
 5183 0080 CCE7     		b	.L440
 5184              	.LVL420:
 5185              	.L446:
2958:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5186              		.loc 1 2958 65 is_stmt 0 view .LVU1720
 5187 0082 0D4D     		ldr	r5, .L454+8
2957:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
 5188              		.loc 1 2957 20 view .LVU1721
 5189 0084 0023     		movs	r3, #0
 5190 0086 F9E7     		b	.L436
 5191              	.LVL421:
 5192              	.L437:
2974:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 5193              		.loc 1 2974 9 is_stmt 1 view .LVU1722
2974:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 5194              		.loc 1 2974 23 is_stmt 0 view .LVU1723
 5195 0088 4161     		str	r1, [r0, #20]
 5196              	.LVL422:
2976:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5197              		.loc 1 2976 9 is_stmt 1 view .LVU1724
2976:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5198              		.loc 1 2976 23 is_stmt 0 view .LVU1725
 5199 008a 0021     		movs	r1, #0
 5200 008c 4160     		str	r1, [r0, #4]
 5201 008e D4E7     		b	.L438
 5202              	.LVL423:
 5203              	.L442:
3015:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 5204              		.loc 1 3015 9 is_stmt 1 view .LVU1726
3015:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 5205              		.loc 1 3015 11 is_stmt 0 view .LVU1727
 5206 0090 11F4001F 		tst	r1, #2097152
 5207 0094 0749     		ldr	r1, .L454+4
 5208 0096 03D0     		beq	.L445
3017:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* TDES2 and TDES3 will not be covered by buffer address, so do not need to preserve a 
 5209              		.loc 1 3017 13 is_stmt 1 view .LVU1728
3017:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* TDES2 and TDES3 will not be covered by buffer address, so do not need to preserve a 
 5210              		.loc 1 3017 62 is_stmt 0 view .LVU1729
ARM GAS  /tmp/ccCfbOL5.s 			page 182


 5211 0098 0B69     		ldr	r3, [r1, #16]
3017:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* TDES2 and TDES3 will not be covered by buffer address, so do not need to preserve a 
 5212              		.loc 1 3017 32 view .LVU1730
 5213 009a 2360     		str	r3, [r4]
3020:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 5214              		.loc 1 3020 13 is_stmt 1 view .LVU1731
3020:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 5215              		.loc 1 3020 38 is_stmt 0 view .LVU1732
 5216 009c 1368     		ldr	r3, [r2]
 5217 009e E5E7     		b	.L444
 5218              	.L445:
3023:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
 5219              		.loc 1 3023 13 is_stmt 1 view .LVU1733
3023:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
 5220              		.loc 1 3023 124 is_stmt 0 view .LVU1734
 5221 00a0 0968     		ldr	r1, [r1]
3023:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
 5222              		.loc 1 3023 61 view .LVU1735
 5223 00a2 1033     		adds	r3, r3, #16
3023:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
 5224              		.loc 1 3023 124 view .LVU1736
 5225 00a4 C1F38401 		ubfx	r1, r1, #2, #5
3023:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
 5226              		.loc 1 3023 61 view .LVU1737
 5227 00a8 0B44     		add	r3, r3, r1
3023:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
 5228              		.loc 1 3023 32 view .LVU1738
 5229 00aa 2360     		str	r3, [r4]
3024:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5230              		.loc 1 3024 13 is_stmt 1 view .LVU1739
 5231 00ac DCE7     		b	.L453
 5232              	.L455:
 5233 00ae 00BF     		.align	2
 5234              	.L454:
 5235 00b0 00000000 		.word	dma_current_txdesc
 5236 00b4 00900240 		.word	1073909760
 5237 00b8 00000000 		.word	dma_current_ptp_txdesc
 5238              		.cfi_endproc
 5239              	.LFE178:
 5241              		.section	.text.enet_wum_filter_register_pointer_reset,"ax",%progbits
 5242              		.align	1
 5243              		.global	enet_wum_filter_register_pointer_reset
 5244              		.syntax unified
 5245              		.thumb
 5246              		.thumb_func
 5248              	enet_wum_filter_register_pointer_reset:
 5249              	.LFB179:
3039:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM |= ENET_MAC_WUM_WUFFRPR;
 5250              		.loc 1 3039 1 view -0
 5251              		.cfi_startproc
 5252              		@ args = 0, pretend = 0, frame = 0
 5253              		@ frame_needed = 0, uses_anonymous_args = 0
 5254              		@ link register save eliminated.
3040:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5255              		.loc 1 3040 5 view .LVU1741
 5256 0000 024A     		ldr	r2, .L457
 5257 0002 D36A     		ldr	r3, [r2, #44]
ARM GAS  /tmp/ccCfbOL5.s 			page 183


3040:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5258              		.loc 1 3040 18 is_stmt 0 view .LVU1742
 5259 0004 43F00043 		orr	r3, r3, #-2147483648
 5260 0008 D362     		str	r3, [r2, #44]
3041:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5261              		.loc 1 3041 1 view .LVU1743
 5262 000a 7047     		bx	lr
 5263              	.L458:
 5264              		.align	2
 5265              	.L457:
 5266 000c 00800240 		.word	1073905664
 5267              		.cfi_endproc
 5268              	.LFE179:
 5270              		.section	.text.enet_wum_filter_config,"ax",%progbits
 5271              		.align	1
 5272              		.global	enet_wum_filter_config
 5273              		.syntax unified
 5274              		.thumb
 5275              		.thumb_func
 5277              	enet_wum_filter_config:
 5278              	.LVL424:
 5279              	.LFB180:
3050:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U;
 5280              		.loc 1 3050 1 is_stmt 1 view -0
 5281              		.cfi_startproc
 5282              		@ args = 0, pretend = 0, frame = 0
 5283              		@ frame_needed = 0, uses_anonymous_args = 0
 5284              		@ link register save eliminated.
3051:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5285              		.loc 1 3051 5 view .LVU1745
3054:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 5286              		.loc 1 3054 5 view .LVU1746
3054:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 5287              		.loc 1 3054 23 view .LVU1747
3055:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5288              		.loc 1 3055 23 is_stmt 0 view .LVU1748
 5289 0000 044A     		ldr	r2, .L462
 5290 0002 031F     		subs	r3, r0, #4
 5291 0004 1C30     		adds	r0, r0, #28
 5292              	.LVL425:
 5293              	.L460:
3055:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5294              		.loc 1 3055 9 is_stmt 1 discriminator 3 view .LVU1749
3055:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5295              		.loc 1 3055 30 is_stmt 0 discriminator 3 view .LVU1750
 5296 0006 53F8041F 		ldr	r1, [r3, #4]!
3055:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5297              		.loc 1 3055 23 discriminator 3 view .LVU1751
 5298 000a 9162     		str	r1, [r2, #40]
3054:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 5299              		.loc 1 3054 56 is_stmt 1 discriminator 3 view .LVU1752
3054:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 5300              		.loc 1 3054 23 discriminator 3 view .LVU1753
 5301 000c 8342     		cmp	r3, r0
 5302 000e FAD1     		bne	.L460
3057:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5303              		.loc 1 3057 1 is_stmt 0 view .LVU1754
ARM GAS  /tmp/ccCfbOL5.s 			page 184


 5304 0010 7047     		bx	lr
 5305              	.L463:
 5306 0012 00BF     		.align	2
 5307              	.L462:
 5308 0014 00800240 		.word	1073905664
 5309              		.cfi_endproc
 5310              	.LFE180:
 5312              		.section	.text.enet_wum_feature_enable,"ax",%progbits
 5313              		.align	1
 5314              		.global	enet_wum_feature_enable
 5315              		.syntax unified
 5316              		.thumb
 5317              		.thumb_func
 5319              	enet_wum_feature_enable:
 5320              	.LVL426:
 5321              	.LFB181:
3071:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM |= feature;
 5322              		.loc 1 3071 1 is_stmt 1 view -0
 5323              		.cfi_startproc
 5324              		@ args = 0, pretend = 0, frame = 0
 5325              		@ frame_needed = 0, uses_anonymous_args = 0
 5326              		@ link register save eliminated.
3072:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5327              		.loc 1 3072 5 view .LVU1756
 5328 0000 024A     		ldr	r2, .L465
 5329 0002 D36A     		ldr	r3, [r2, #44]
3072:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5330              		.loc 1 3072 18 is_stmt 0 view .LVU1757
 5331 0004 0343     		orrs	r3, r3, r0
 5332 0006 D362     		str	r3, [r2, #44]
3073:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5333              		.loc 1 3073 1 view .LVU1758
 5334 0008 7047     		bx	lr
 5335              	.L466:
 5336 000a 00BF     		.align	2
 5337              	.L465:
 5338 000c 00800240 		.word	1073905664
 5339              		.cfi_endproc
 5340              	.LFE181:
 5342              		.section	.text.enet_wum_feature_disable,"ax",%progbits
 5343              		.align	1
 5344              		.global	enet_wum_feature_disable
 5345              		.syntax unified
 5346              		.thumb
 5347              		.thumb_func
 5349              	enet_wum_feature_disable:
 5350              	.LVL427:
 5351              	.LFB182:
3086:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM &= (~feature);
 5352              		.loc 1 3086 1 is_stmt 1 view -0
 5353              		.cfi_startproc
 5354              		@ args = 0, pretend = 0, frame = 0
 5355              		@ frame_needed = 0, uses_anonymous_args = 0
 5356              		@ link register save eliminated.
3087:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5357              		.loc 1 3087 5 view .LVU1760
 5358 0000 024A     		ldr	r2, .L468
ARM GAS  /tmp/ccCfbOL5.s 			page 185


 5359 0002 D36A     		ldr	r3, [r2, #44]
3087:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5360              		.loc 1 3087 18 is_stmt 0 view .LVU1761
 5361 0004 23EA0003 		bic	r3, r3, r0
 5362 0008 D362     		str	r3, [r2, #44]
3088:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5363              		.loc 1 3088 1 view .LVU1762
 5364 000a 7047     		bx	lr
 5365              	.L469:
 5366              		.align	2
 5367              	.L468:
 5368 000c 00800240 		.word	1073905664
 5369              		.cfi_endproc
 5370              	.LFE182:
 5372              		.section	.text.enet_msc_counters_reset,"ax",%progbits
 5373              		.align	1
 5374              		.global	enet_msc_counters_reset
 5375              		.syntax unified
 5376              		.thumb
 5377              		.thumb_func
 5379              	enet_msc_counters_reset:
 5380              	.LFB183:
3097:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* reset all counters */
 5381              		.loc 1 3097 1 is_stmt 1 view -0
 5382              		.cfi_startproc
 5383              		@ args = 0, pretend = 0, frame = 0
 5384              		@ frame_needed = 0, uses_anonymous_args = 0
 5385              		@ link register save eliminated.
3099:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5386              		.loc 1 3099 5 view .LVU1764
 5387 0000 034A     		ldr	r2, .L471
 5388 0002 D2F80031 		ldr	r3, [r2, #256]
3099:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5389              		.loc 1 3099 18 is_stmt 0 view .LVU1765
 5390 0006 43F00103 		orr	r3, r3, #1
 5391 000a C2F80031 		str	r3, [r2, #256]
3100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5392              		.loc 1 3100 1 view .LVU1766
 5393 000e 7047     		bx	lr
 5394              	.L472:
 5395              		.align	2
 5396              	.L471:
 5397 0010 00800240 		.word	1073905664
 5398              		.cfi_endproc
 5399              	.LFE183:
 5401              		.section	.text.enet_msc_feature_enable,"ax",%progbits
 5402              		.align	1
 5403              		.global	enet_msc_feature_enable
 5404              		.syntax unified
 5405              		.thumb
 5406              		.thumb_func
 5408              	enet_msc_feature_enable:
 5409              	.LVL428:
 5410              	.LFB184:
3113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= feature;
 5411              		.loc 1 3113 1 is_stmt 1 view -0
 5412              		.cfi_startproc
ARM GAS  /tmp/ccCfbOL5.s 			page 186


 5413              		@ args = 0, pretend = 0, frame = 0
 5414              		@ frame_needed = 0, uses_anonymous_args = 0
 5415              		@ link register save eliminated.
3114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5416              		.loc 1 3114 5 view .LVU1768
 5417 0000 034A     		ldr	r2, .L474
 5418 0002 D2F80031 		ldr	r3, [r2, #256]
3114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5419              		.loc 1 3114 18 is_stmt 0 view .LVU1769
 5420 0006 0343     		orrs	r3, r3, r0
 5421 0008 C2F80031 		str	r3, [r2, #256]
3115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5422              		.loc 1 3115 1 view .LVU1770
 5423 000c 7047     		bx	lr
 5424              	.L475:
 5425 000e 00BF     		.align	2
 5426              	.L474:
 5427 0010 00800240 		.word	1073905664
 5428              		.cfi_endproc
 5429              	.LFE184:
 5431              		.section	.text.enet_msc_feature_disable,"ax",%progbits
 5432              		.align	1
 5433              		.global	enet_msc_feature_disable
 5434              		.syntax unified
 5435              		.thumb
 5436              		.thumb_func
 5438              	enet_msc_feature_disable:
 5439              	.LVL429:
 5440              	.LFB185:
3128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL &= (~feature);
 5441              		.loc 1 3128 1 is_stmt 1 view -0
 5442              		.cfi_startproc
 5443              		@ args = 0, pretend = 0, frame = 0
 5444              		@ frame_needed = 0, uses_anonymous_args = 0
 5445              		@ link register save eliminated.
3129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5446              		.loc 1 3129 5 view .LVU1772
 5447 0000 034A     		ldr	r2, .L477
 5448 0002 D2F80031 		ldr	r3, [r2, #256]
3129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5449              		.loc 1 3129 18 is_stmt 0 view .LVU1773
 5450 0006 23EA0003 		bic	r3, r3, r0
 5451 000a C2F80031 		str	r3, [r2, #256]
3130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5452              		.loc 1 3130 1 view .LVU1774
 5453 000e 7047     		bx	lr
 5454              	.L478:
 5455              		.align	2
 5456              	.L477:
 5457 0010 00800240 		.word	1073905664
 5458              		.cfi_endproc
 5459              	.LFE185:
 5461              		.section	.text.enet_msc_counters_preset_config,"ax",%progbits
 5462              		.align	1
 5463              		.global	enet_msc_counters_preset_config
 5464              		.syntax unified
 5465              		.thumb
ARM GAS  /tmp/ccCfbOL5.s 			page 187


 5466              		.thumb_func
 5468              	enet_msc_counters_preset_config:
 5469              	.LVL430:
 5470              	.LFB186:
3143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL &= ENET_MSC_PRESET_MASK;
 5471              		.loc 1 3143 1 is_stmt 1 view -0
 5472              		.cfi_startproc
 5473              		@ args = 0, pretend = 0, frame = 0
 5474              		@ frame_needed = 0, uses_anonymous_args = 0
 5475              		@ link register save eliminated.
3144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= (uint32_t)mode;
 5476              		.loc 1 3144 5 view .LVU1776
 5477 0000 064B     		ldr	r3, .L480
 5478 0002 D3F80021 		ldr	r2, [r3, #256]
3144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= (uint32_t)mode;
 5479              		.loc 1 3144 18 is_stmt 0 view .LVU1777
 5480 0006 22F03002 		bic	r2, r2, #48
 5481 000a C3F80021 		str	r2, [r3, #256]
3145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5482              		.loc 1 3145 5 is_stmt 1 view .LVU1778
 5483 000e D3F80021 		ldr	r2, [r3, #256]
3145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5484              		.loc 1 3145 18 is_stmt 0 view .LVU1779
 5485 0012 1043     		orrs	r0, r0, r2
 5486              	.LVL431:
3145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5487              		.loc 1 3145 18 view .LVU1780
 5488 0014 C3F80001 		str	r0, [r3, #256]
3146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5489              		.loc 1 3146 1 view .LVU1781
 5490 0018 7047     		bx	lr
 5491              	.L481:
 5492 001a 00BF     		.align	2
 5493              	.L480:
 5494 001c 00800240 		.word	1073905664
 5495              		.cfi_endproc
 5496              	.LFE186:
 5498              		.section	.text.enet_msc_counters_get,"ax",%progbits
 5499              		.align	1
 5500              		.global	enet_msc_counters_get
 5501              		.syntax unified
 5502              		.thumb
 5503              		.thumb_func
 5505              	enet_msc_counters_get:
 5506              	.LFB205:
 5507              		.cfi_startproc
3161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 5508              		.loc 1 3161 10 is_stmt 1 view -0
 5509              		@ args = 0, pretend = 0, frame = 0
 5510              		@ frame_needed = 0, uses_anonymous_args = 0
 5511              		@ link register save eliminated.
 5512 0000 00F18040 		add	r0, r0, #1073741824
 5513 0004 00F52030 		add	r0, r0, #163840
 5514 0008 0068     		ldr	r0, [r0]
 5515 000a 7047     		bx	lr
 5516              		.cfi_endproc
 5517              	.LFE205:
ARM GAS  /tmp/ccCfbOL5.s 			page 188


 5519              		.section	.text.enet_ptp_feature_enable,"ax",%progbits
 5520              		.align	1
 5521              		.global	enet_ptp_feature_enable
 5522              		.syntax unified
 5523              		.thumb
 5524              		.thumb_func
 5526              	enet_ptp_feature_enable:
 5527              	.LVL432:
 5528              	.LFB188:
3185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSCTL |= feature;
 5529              		.loc 1 3185 1 view -0
 5530              		.cfi_startproc
 5531              		@ args = 0, pretend = 0, frame = 0
 5532              		@ frame_needed = 0, uses_anonymous_args = 0
 5533              		@ link register save eliminated.
3186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5534              		.loc 1 3186 5 view .LVU1784
 5535 0000 034A     		ldr	r2, .L484
 5536 0002 D2F80037 		ldr	r3, [r2, #1792]
3186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5537              		.loc 1 3186 20 is_stmt 0 view .LVU1785
 5538 0006 0343     		orrs	r3, r3, r0
 5539 0008 C2F80037 		str	r3, [r2, #1792]
3187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5540              		.loc 1 3187 1 view .LVU1786
 5541 000c 7047     		bx	lr
 5542              	.L485:
 5543 000e 00BF     		.align	2
 5544              	.L484:
 5545 0010 00800240 		.word	1073905664
 5546              		.cfi_endproc
 5547              	.LFE188:
 5549              		.section	.text.enet_ptp_feature_disable,"ax",%progbits
 5550              		.align	1
 5551              		.global	enet_ptp_feature_disable
 5552              		.syntax unified
 5553              		.thumb
 5554              		.thumb_func
 5556              	enet_ptp_feature_disable:
 5557              	.LVL433:
 5558              	.LFB189:
3204:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSCTL &= ~feature;
 5559              		.loc 1 3204 1 is_stmt 1 view -0
 5560              		.cfi_startproc
 5561              		@ args = 0, pretend = 0, frame = 0
 5562              		@ frame_needed = 0, uses_anonymous_args = 0
 5563              		@ link register save eliminated.
3205:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5564              		.loc 1 3205 5 view .LVU1788
 5565 0000 034A     		ldr	r2, .L487
 5566 0002 D2F80037 		ldr	r3, [r2, #1792]
3205:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5567              		.loc 1 3205 20 is_stmt 0 view .LVU1789
 5568 0006 23EA0003 		bic	r3, r3, r0
 5569 000a C2F80037 		str	r3, [r2, #1792]
3206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5570              		.loc 1 3206 1 view .LVU1790
ARM GAS  /tmp/ccCfbOL5.s 			page 189


 5571 000e 7047     		bx	lr
 5572              	.L488:
 5573              		.align	2
 5574              	.L487:
 5575 0010 00800240 		.word	1073905664
 5576              		.cfi_endproc
 5577              	.LFE189:
 5579              		.section	.text.enet_ptp_timestamp_function_config,"ax",%progbits
 5580              		.align	1
 5581              		.global	enet_ptp_timestamp_function_config
 5582              		.syntax unified
 5583              		.thumb
 5584              		.thumb_func
 5586              	enet_ptp_timestamp_function_config:
 5587              	.LVL434:
 5588              	.LFB190:
3234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp_config = 0U, temp_state = 0U;
 5589              		.loc 1 3234 1 is_stmt 1 view -0
 5590              		.cfi_startproc
 5591              		@ args = 0, pretend = 0, frame = 0
 5592              		@ frame_needed = 0, uses_anonymous_args = 0
 5593              		@ link register save eliminated.
3235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 5594              		.loc 1 3235 5 view .LVU1792
3236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = SUCCESS;
 5595              		.loc 1 3236 5 view .LVU1793
3237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5596              		.loc 1 3237 5 view .LVU1794
3239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 5597              		.loc 1 3239 5 view .LVU1795
 5598 0000 0828     		cmp	r0, #8
 5599 0002 44D0     		beq	.L503
 5600 0004 374B     		ldr	r3, .L526
 5601 0006 0ADC     		bgt	.L491
 5602 0008 F0B1     		cbz	r0, .L492
 5603 000a 0428     		cmp	r0, #4
 5604 000c 55D0     		beq	.L504
3287:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(RESET != ((uint32_t)func & BIT(31))) {
 5605              		.loc 1 3287 9 view .LVU1796
3288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= temp_config;
 5606              		.loc 1 3288 11 is_stmt 0 view .LVU1797
 5607 000e 0028     		cmp	r0, #0
3287:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(RESET != ((uint32_t)func & BIT(31))) {
 5608              		.loc 1 3287 21 view .LVU1798
 5609 0010 20F00042 		bic	r2, r0, #-2147483648
 5610              	.LVL435:
3288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= temp_config;
 5611              		.loc 1 3288 9 is_stmt 1 view .LVU1799
3288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= temp_config;
 5612              		.loc 1 3288 11 is_stmt 0 view .LVU1800
 5613 0014 08DA     		bge	.L497
3289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 5614              		.loc 1 3289 13 is_stmt 1 view .LVU1801
 5615 0016 D3F80017 		ldr	r1, [r3, #1792]
3289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 5616              		.loc 1 3289 28 is_stmt 0 view .LVU1802
 5617 001a 0A43     		orrs	r2, r2, r1
ARM GAS  /tmp/ccCfbOL5.s 			page 190


 5618              	.LVL436:
3289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 5619              		.loc 1 3289 28 view .LVU1803
 5620 001c 34E0     		b	.L522
 5621              	.LVL437:
 5622              	.L491:
3239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 5623              		.loc 1 3239 5 view .LVU1804
 5624 001e 2028     		cmp	r0, #32
 5625 0020 1FD0     		beq	.L505
 5626 0022 1F28     		cmp	r0, #31
 5627 0024 08DC     		bgt	.L496
 5628              	.L523:
3287:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(RESET != ((uint32_t)func & BIT(31))) {
 5629              		.loc 1 3287 9 is_stmt 1 view .LVU1805
3287:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(RESET != ((uint32_t)func & BIT(31))) {
 5630              		.loc 1 3287 21 is_stmt 0 view .LVU1806
 5631 0026 0246     		mov	r2, r0
 5632              	.LVL438:
3288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= temp_config;
 5633              		.loc 1 3288 9 is_stmt 1 view .LVU1807
 5634              	.L497:
3291:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5635              		.loc 1 3291 13 view .LVU1808
 5636 0028 2E49     		ldr	r1, .L526
 5637 002a D1F80037 		ldr	r3, [r1, #1792]
3291:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5638              		.loc 1 3291 28 is_stmt 0 view .LVU1809
 5639 002e 23EA0203 		bic	r3, r3, r2
 5640 0032 C1F80037 		str	r3, [r1, #1792]
 5641 0036 12E0     		b	.L498
 5642              	.LVL439:
 5643              	.L496:
3239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 5644              		.loc 1 3239 5 view .LVU1810
 5645 0038 B0F5003F 		cmp	r0, #131072
 5646 003c 04D0     		beq	.L492
 5647 003e 20F40032 		bic	r2, r0, #131072
 5648 0042 B2F5803F 		cmp	r2, #65536
 5649 0046 EED1     		bne	.L523
 5650              	.L492:
3244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_PTP_TSCTL |= (uint32_t)func;
 5651              		.loc 1 3244 9 is_stmt 1 view .LVU1811
 5652 0048 D3F80027 		ldr	r2, [r3, #1792]
3244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_PTP_TSCTL |= (uint32_t)func;
 5653              		.loc 1 3244 24 is_stmt 0 view .LVU1812
 5654 004c 22F44032 		bic	r2, r2, #196608
 5655 0050 C3F80027 		str	r2, [r3, #1792]
3245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 5656              		.loc 1 3245 9 is_stmt 1 view .LVU1813
 5657 0054 D3F80027 		ldr	r2, [r3, #1792]
3245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 5658              		.loc 1 3245 24 is_stmt 0 view .LVU1814
 5659 0058 1043     		orrs	r0, r0, r2
 5660              	.LVL440:
3245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 5661              		.loc 1 3245 24 view .LVU1815
ARM GAS  /tmp/ccCfbOL5.s 			page 191


 5662 005a C3F80007 		str	r0, [r3, #1792]
3246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_PTP_ADDEND_UPDATE:
 5663              		.loc 1 3246 9 is_stmt 1 view .LVU1816
 5664              	.LVL441:
 5665              	.L498:
3237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5666              		.loc 1 3237 15 is_stmt 0 view .LVU1817
 5667 005e 0120     		movs	r0, #1
 5668 0060 7047     		bx	lr
 5669              	.LVL442:
 5670              	.L505:
3237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5671              		.loc 1 3237 15 view .LVU1818
 5672 0062 2149     		ldr	r1, .L526+4
3239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 5673              		.loc 1 3239 5 view .LVU1819
 5674 0064 0022     		movs	r2, #0
 5675              	.LVL443:
 5676              	.L495:
3249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & ENET_PTP_TSCTL_TMSARU;
 5677              		.loc 1 3249 9 is_stmt 1 discriminator 2 view .LVU1820
3250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 5678              		.loc 1 3250 13 discriminator 2 view .LVU1821
3250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 5679              		.loc 1 3250 26 is_stmt 0 discriminator 2 view .LVU1822
 5680 0066 D3F80007 		ldr	r0, [r3, #1792]
 5681              	.LVL444:
3251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 5682              		.loc 1 3251 13 is_stmt 1 discriminator 2 view .LVU1823
3252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 5683              		.loc 1 3252 39 is_stmt 0 discriminator 2 view .LVU1824
 5684 006a 10F02000 		ands	r0, r0, #32
 5685              	.LVL445:
3251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 5686              		.loc 1 3251 20 discriminator 2 view .LVU1825
 5687 006e 02F10102 		add	r2, r2, #1
 5688              	.LVL446:
3252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 5689              		.loc 1 3252 39 is_stmt 1 discriminator 2 view .LVU1826
 5690 0072 03D0     		beq	.L499
3252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 5691              		.loc 1 3252 39 is_stmt 0 discriminator 1 view .LVU1827
 5692 0074 8A42     		cmp	r2, r1
 5693 0076 F6D1     		bne	.L495
 5694              	.LVL447:
 5695              	.L525:
3255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 5696              		.loc 1 3255 24 view .LVU1828
 5697 0078 0020     		movs	r0, #0
 5698              	.LVL448:
3255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 5699              		.loc 1 3255 24 view .LVU1829
 5700 007a 7047     		bx	lr
 5701              	.LVL449:
 5702              	.L499:
3254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 5703              		.loc 1 3254 9 is_stmt 1 view .LVU1830
ARM GAS  /tmp/ccCfbOL5.s 			page 192


3254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 5704              		.loc 1 3254 11 is_stmt 0 view .LVU1831
 5705 007c 8A42     		cmp	r2, r1
 5706 007e 2FD0     		beq	.L500
3257:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5707              		.loc 1 3257 13 is_stmt 1 view .LVU1832
 5708 0080 D3F80027 		ldr	r2, [r3, #1792]
 5709              	.LVL450:
3257:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5710              		.loc 1 3257 28 is_stmt 0 view .LVU1833
 5711 0084 42F02002 		orr	r2, r2, #32
 5712              	.LVL451:
 5713              	.L522:
3257:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5714              		.loc 1 3257 28 view .LVU1834
 5715 0088 C3F80027 		str	r2, [r3, #1792]
 5716 008c E7E7     		b	.L498
 5717              	.LVL452:
 5718              	.L503:
3263:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 5719              		.loc 1 3263 26 view .LVU1835
 5720 008e 154A     		ldr	r2, .L526
 5721 0090 1549     		ldr	r1, .L526+4
3239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 5722              		.loc 1 3239 5 view .LVU1836
 5723 0092 0023     		movs	r3, #0
 5724              	.LVL453:
 5725              	.L490:
3262:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & (ENET_PTP_TSCTL_TMSSTU | ENET_PTP_TSCTL_TMSSTI);
 5726              		.loc 1 3262 9 is_stmt 1 discriminator 2 view .LVU1837
3263:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 5727              		.loc 1 3263 13 discriminator 2 view .LVU1838
3263:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 5728              		.loc 1 3263 26 is_stmt 0 discriminator 2 view .LVU1839
 5729 0094 D2F80007 		ldr	r0, [r2, #1792]
 5730              	.LVL454:
3264:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 5731              		.loc 1 3264 13 is_stmt 1 discriminator 2 view .LVU1840
3265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 5732              		.loc 1 3265 39 is_stmt 0 discriminator 2 view .LVU1841
 5733 0098 10F00C00 		ands	r0, r0, #12
 5734              	.LVL455:
3264:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 5735              		.loc 1 3264 20 discriminator 2 view .LVU1842
 5736 009c 03F10103 		add	r3, r3, #1
 5737              	.LVL456:
3265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 5738              		.loc 1 3265 39 is_stmt 1 discriminator 2 view .LVU1843
 5739 00a0 02D0     		beq	.L501
3265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 5740              		.loc 1 3265 39 is_stmt 0 discriminator 1 view .LVU1844
 5741 00a2 8B42     		cmp	r3, r1
 5742 00a4 F6D1     		bne	.L490
 5743 00a6 E7E7     		b	.L525
 5744              	.L501:
3267:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 5745              		.loc 1 3267 9 is_stmt 1 view .LVU1845
ARM GAS  /tmp/ccCfbOL5.s 			page 193


3267:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 5746              		.loc 1 3267 11 is_stmt 0 view .LVU1846
 5747 00a8 8B42     		cmp	r3, r1
 5748 00aa 19D0     		beq	.L500
3270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5749              		.loc 1 3270 13 is_stmt 1 view .LVU1847
 5750 00ac D2F80037 		ldr	r3, [r2, #1792]
 5751              	.LVL457:
3270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5752              		.loc 1 3270 28 is_stmt 0 view .LVU1848
 5753 00b0 43F00803 		orr	r3, r3, #8
 5754 00b4 C2F80037 		str	r3, [r2, #1792]
 5755 00b8 D1E7     		b	.L498
 5756              	.LVL458:
 5757              	.L504:
3270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5758              		.loc 1 3270 28 view .LVU1849
 5759 00ba 0B49     		ldr	r1, .L526+4
3239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 5760              		.loc 1 3239 5 view .LVU1850
 5761 00bc 0022     		movs	r2, #0
 5762              	.LVL459:
 5763              	.L493:
3275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & ENET_PTP_TSCTL_TMSSTI;
 5764              		.loc 1 3275 9 is_stmt 1 discriminator 2 view .LVU1851
3276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 5765              		.loc 1 3276 13 discriminator 2 view .LVU1852
3276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 5766              		.loc 1 3276 26 is_stmt 0 discriminator 2 view .LVU1853
 5767 00be D3F80007 		ldr	r0, [r3, #1792]
 5768              	.LVL460:
3277:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 5769              		.loc 1 3277 13 is_stmt 1 discriminator 2 view .LVU1854
3278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 5770              		.loc 1 3278 39 is_stmt 0 discriminator 2 view .LVU1855
 5771 00c2 10F00400 		ands	r0, r0, #4
 5772              	.LVL461:
3277:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 5773              		.loc 1 3277 20 discriminator 2 view .LVU1856
 5774 00c6 02F10102 		add	r2, r2, #1
 5775              	.LVL462:
3278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 5776              		.loc 1 3278 39 is_stmt 1 discriminator 2 view .LVU1857
 5777 00ca 02D0     		beq	.L502
3278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 5778              		.loc 1 3278 39 is_stmt 0 discriminator 1 view .LVU1858
 5779 00cc 8A42     		cmp	r2, r1
 5780 00ce F6D1     		bne	.L493
 5781 00d0 D2E7     		b	.L525
 5782              	.L502:
3280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 5783              		.loc 1 3280 9 is_stmt 1 view .LVU1859
3280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 5784              		.loc 1 3280 11 is_stmt 0 view .LVU1860
 5785 00d2 8A42     		cmp	r2, r1
 5786 00d4 04D0     		beq	.L500
3283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
ARM GAS  /tmp/ccCfbOL5.s 			page 194


 5787              		.loc 1 3283 13 is_stmt 1 view .LVU1861
 5788 00d6 D3F80027 		ldr	r2, [r3, #1792]
 5789              	.LVL463:
3283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5790              		.loc 1 3283 28 is_stmt 0 view .LVU1862
 5791 00da 42F00402 		orr	r2, r2, #4
 5792 00de D3E7     		b	.L522
 5793              	.LVL464:
 5794              	.L500:
3296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5795              		.loc 1 3296 5 is_stmt 1 view .LVU1863
3297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5796              		.loc 1 3297 1 is_stmt 0 view .LVU1864
 5797 00e0 7047     		bx	lr
 5798              	.L527:
 5799 00e2 00BF     		.align	2
 5800              	.L526:
 5801 00e4 00800240 		.word	1073905664
 5802 00e8 FFFF0400 		.word	327679
 5803              		.cfi_endproc
 5804              	.LFE190:
 5806              		.section	.text.enet_ptp_subsecond_increment_config,"ax",%progbits
 5807              		.align	1
 5808              		.global	enet_ptp_subsecond_increment_config
 5809              		.syntax unified
 5810              		.thumb
 5811              		.thumb_func
 5813              	enet_ptp_subsecond_increment_config:
 5814              	.LVL465:
 5815              	.LFB191:
3306:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_SSINC = PTP_SSINC_STMSSI(subsecond);
 5816              		.loc 1 3306 1 is_stmt 1 view -0
 5817              		.cfi_startproc
 5818              		@ args = 0, pretend = 0, frame = 0
 5819              		@ frame_needed = 0, uses_anonymous_args = 0
 5820              		@ link register save eliminated.
3307:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5821              		.loc 1 3307 5 view .LVU1866
3307:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5822              		.loc 1 3307 20 is_stmt 0 view .LVU1867
 5823 0000 024B     		ldr	r3, .L529
3307:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5824              		.loc 1 3307 22 view .LVU1868
 5825 0002 C0B2     		uxtb	r0, r0
 5826              	.LVL466:
3307:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5827              		.loc 1 3307 20 view .LVU1869
 5828 0004 C3F80407 		str	r0, [r3, #1796]
3308:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5829              		.loc 1 3308 1 view .LVU1870
 5830 0008 7047     		bx	lr
 5831              	.L530:
 5832 000a 00BF     		.align	2
 5833              	.L529:
 5834 000c 00800240 		.word	1073905664
 5835              		.cfi_endproc
 5836              	.LFE191:
ARM GAS  /tmp/ccCfbOL5.s 			page 195


 5838              		.section	.text.enet_ptp_timestamp_addend_config,"ax",%progbits
 5839              		.align	1
 5840              		.global	enet_ptp_timestamp_addend_config
 5841              		.syntax unified
 5842              		.thumb
 5843              		.thumb_func
 5845              	enet_ptp_timestamp_addend_config:
 5846              	.LVL467:
 5847              	.LFB192:
3317:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSADDEND = add;
 5848              		.loc 1 3317 1 is_stmt 1 view -0
 5849              		.cfi_startproc
 5850              		@ args = 0, pretend = 0, frame = 0
 5851              		@ frame_needed = 0, uses_anonymous_args = 0
 5852              		@ link register save eliminated.
3318:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5853              		.loc 1 3318 5 view .LVU1872
3318:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5854              		.loc 1 3318 23 is_stmt 0 view .LVU1873
 5855 0000 014B     		ldr	r3, .L532
 5856 0002 C3F81807 		str	r0, [r3, #1816]
3319:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5857              		.loc 1 3319 1 view .LVU1874
 5858 0006 7047     		bx	lr
 5859              	.L533:
 5860              		.align	2
 5861              	.L532:
 5862 0008 00800240 		.word	1073905664
 5863              		.cfi_endproc
 5864              	.LFE192:
 5866              		.section	.text.enet_ptp_timestamp_update_config,"ax",%progbits
 5867              		.align	1
 5868              		.global	enet_ptp_timestamp_update_config
 5869              		.syntax unified
 5870              		.thumb
 5871              		.thumb_func
 5873              	enet_ptp_timestamp_update_config:
 5874              	.LVL468:
 5875              	.LFB193:
3334:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUH = second;
 5876              		.loc 1 3334 1 is_stmt 1 view -0
 5877              		.cfi_startproc
 5878              		@ args = 0, pretend = 0, frame = 0
 5879              		@ frame_needed = 0, uses_anonymous_args = 0
 5880              		@ link register save eliminated.
3335:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUL = sign | PTP_TSUL_TMSUSS(subsecond);
 5881              		.loc 1 3335 5 view .LVU1876
3335:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUL = sign | PTP_TSUL_TMSUSS(subsecond);
 5882              		.loc 1 3335 19 is_stmt 0 view .LVU1877
 5883 0000 044B     		ldr	r3, .L535
3336:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5884              		.loc 1 3336 28 view .LVU1878
 5885 0002 22F00042 		bic	r2, r2, #-2147483648
 5886              	.LVL469:
3336:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5887              		.loc 1 3336 26 view .LVU1879
 5888 0006 0243     		orrs	r2, r2, r0
ARM GAS  /tmp/ccCfbOL5.s 			page 196


3335:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUL = sign | PTP_TSUL_TMSUSS(subsecond);
 5889              		.loc 1 3335 19 view .LVU1880
 5890 0008 C3F81017 		str	r1, [r3, #1808]
3336:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5891              		.loc 1 3336 5 is_stmt 1 view .LVU1881
3336:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5892              		.loc 1 3336 19 is_stmt 0 view .LVU1882
 5893 000c C3F81427 		str	r2, [r3, #1812]
3337:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5894              		.loc 1 3337 1 view .LVU1883
 5895 0010 7047     		bx	lr
 5896              	.L536:
 5897 0012 00BF     		.align	2
 5898              	.L535:
 5899 0014 00800240 		.word	1073905664
 5900              		.cfi_endproc
 5901              	.LFE193:
 5903              		.section	.text.enet_ptp_expected_time_config,"ax",%progbits
 5904              		.align	1
 5905              		.global	enet_ptp_expected_time_config
 5906              		.syntax unified
 5907              		.thumb
 5908              		.thumb_func
 5910              	enet_ptp_expected_time_config:
 5911              	.LVL470:
 5912              	.LFB194:
3347:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_ETH = second;
 5913              		.loc 1 3347 1 is_stmt 1 view -0
 5914              		.cfi_startproc
 5915              		@ args = 0, pretend = 0, frame = 0
 5916              		@ frame_needed = 0, uses_anonymous_args = 0
 5917              		@ link register save eliminated.
3348:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_ETL = nanosecond;
 5918              		.loc 1 3348 5 view .LVU1885
3348:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_ETL = nanosecond;
 5919              		.loc 1 3348 18 is_stmt 0 view .LVU1886
 5920 0000 024B     		ldr	r3, .L538
 5921 0002 C3F81C07 		str	r0, [r3, #1820]
3349:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5922              		.loc 1 3349 5 is_stmt 1 view .LVU1887
3349:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5923              		.loc 1 3349 18 is_stmt 0 view .LVU1888
 5924 0006 C3F82017 		str	r1, [r3, #1824]
3350:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5925              		.loc 1 3350 1 view .LVU1889
 5926 000a 7047     		bx	lr
 5927              	.L539:
 5928              		.align	2
 5929              	.L538:
 5930 000c 00800240 		.word	1073905664
 5931              		.cfi_endproc
 5932              	.LFE194:
 5934              		.section	.text.enet_ptp_system_time_get,"ax",%progbits
 5935              		.align	1
 5936              		.global	enet_ptp_system_time_get
 5937              		.syntax unified
 5938              		.thumb
ARM GAS  /tmp/ccCfbOL5.s 			page 197


 5939              		.thumb_func
 5941              	enet_ptp_system_time_get:
 5942              	.LVL471:
 5943              	.LFB195:
3364:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp_sec = 0U, temp_subs = 0U;
 5944              		.loc 1 3364 1 is_stmt 1 view -0
 5945              		.cfi_startproc
 5946              		@ args = 0, pretend = 0, frame = 0
 5947              		@ frame_needed = 0, uses_anonymous_args = 0
 5948              		@ link register save eliminated.
3365:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5949              		.loc 1 3365 5 view .LVU1891
3368:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     temp_subs = (uint32_t)ENET_PTP_TSL;
 5950              		.loc 1 3368 5 view .LVU1892
3368:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     temp_subs = (uint32_t)ENET_PTP_TSL;
 5951              		.loc 1 3368 14 is_stmt 0 view .LVU1893
 5952 0000 054B     		ldr	r3, .L541
 5953 0002 D3F80827 		ldr	r2, [r3, #1800]
 5954              	.LVL472:
3369:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5955              		.loc 1 3369 5 is_stmt 1 view .LVU1894
3369:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5956              		.loc 1 3369 15 is_stmt 0 view .LVU1895
 5957 0006 D3F80C37 		ldr	r3, [r3, #1804]
 5958              	.LVL473:
3372:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     systime_struct->subsecond = GET_PTP_TSL_STMSS(temp_subs);
 5959              		.loc 1 3372 5 is_stmt 1 view .LVU1896
3372:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     systime_struct->subsecond = GET_PTP_TSL_STMSS(temp_subs);
 5960              		.loc 1 3372 28 is_stmt 0 view .LVU1897
 5961 000a 0260     		str	r2, [r0]
3373:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     systime_struct->sign = GET_PTP_TSL_STS(temp_subs);
 5962              		.loc 1 3373 5 is_stmt 1 view .LVU1898
3373:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     systime_struct->sign = GET_PTP_TSL_STS(temp_subs);
 5963              		.loc 1 3373 33 is_stmt 0 view .LVU1899
 5964 000c 23F00042 		bic	r2, r3, #-2147483648
 5965              	.LVL474:
3374:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5966              		.loc 1 3374 28 view .LVU1900
 5967 0010 DB0F     		lsrs	r3, r3, #31
 5968              	.LVL475:
3373:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     systime_struct->sign = GET_PTP_TSL_STS(temp_subs);
 5969              		.loc 1 3373 31 view .LVU1901
 5970 0012 4260     		str	r2, [r0, #4]
3374:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5971              		.loc 1 3374 5 is_stmt 1 view .LVU1902
3374:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5972              		.loc 1 3374 26 is_stmt 0 view .LVU1903
 5973 0014 8360     		str	r3, [r0, #8]
3375:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5974              		.loc 1 3375 1 view .LVU1904
 5975 0016 7047     		bx	lr
 5976              	.L542:
 5977              		.align	2
 5978              	.L541:
 5979 0018 00800240 		.word	1073905664
 5980              		.cfi_endproc
 5981              	.LFE195:
ARM GAS  /tmp/ccCfbOL5.s 			page 198


 5983              		.section	.text.enet_ptp_pps_output_frequency_config,"ax",%progbits
 5984              		.align	1
 5985              		.global	enet_ptp_pps_output_frequency_config
 5986              		.syntax unified
 5987              		.thumb
 5988              		.thumb_func
 5990              	enet_ptp_pps_output_frequency_config:
 5991              	.LVL476:
 5992              	.LFB196:
3401:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_PPSCTL = freq;
 5993              		.loc 1 3401 1 is_stmt 1 view -0
 5994              		.cfi_startproc
 5995              		@ args = 0, pretend = 0, frame = 0
 5996              		@ frame_needed = 0, uses_anonymous_args = 0
 5997              		@ link register save eliminated.
3402:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5998              		.loc 1 3402 5 view .LVU1906
3402:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5999              		.loc 1 3402 21 is_stmt 0 view .LVU1907
 6000 0000 014B     		ldr	r3, .L544
 6001 0002 C3F82C07 		str	r0, [r3, #1836]
3403:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6002              		.loc 1 3403 1 view .LVU1908
 6003 0006 7047     		bx	lr
 6004              	.L545:
 6005              		.align	2
 6006              	.L544:
 6007 0008 00800240 		.word	1073905664
 6008              		.cfi_endproc
 6009              	.LFE196:
 6011              		.section	.text.enet_initpara_reset,"ax",%progbits
 6012              		.align	1
 6013              		.global	enet_initpara_reset
 6014              		.syntax unified
 6015              		.thumb
 6016              		.thumb_func
 6018              	enet_initpara_reset:
 6019              	.LFB197:
3412:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.option_enable = 0U;
 6020              		.loc 1 3412 1 is_stmt 1 view -0
 6021              		.cfi_startproc
 6022              		@ args = 0, pretend = 0, frame = 0
 6023              		@ frame_needed = 0, uses_anonymous_args = 0
 6024              		@ link register save eliminated.
3413:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.forward_frame = 0U;
 6025              		.loc 1 3413 5 view .LVU1910
3413:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.forward_frame = 0U;
 6026              		.loc 1 3413 33 is_stmt 0 view .LVU1911
 6027 0000 084B     		ldr	r3, .L547
 6028 0002 0022     		movs	r2, #0
3414:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dmabus_mode = 0U;
 6029              		.loc 1 3414 33 view .LVU1912
 6030 0004 C3E90022 		strd	r2, r2, [r3]
3415:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dma_maxburst = 0U;
 6031              		.loc 1 3415 5 is_stmt 1 view .LVU1913
3416:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dma_arbitration = 0U;
 6032              		.loc 1 3416 32 is_stmt 0 view .LVU1914
ARM GAS  /tmp/ccCfbOL5.s 			page 199


 6033 0008 C3E90222 		strd	r2, r2, [r3, #8]
3417:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.store_forward_mode = 0U;
 6034              		.loc 1 3417 5 is_stmt 1 view .LVU1915
3418:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dma_function = 0U;
 6035              		.loc 1 3418 38 is_stmt 0 view .LVU1916
 6036 000c C3E90422 		strd	r2, r2, [r3, #16]
3419:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.vlan_config = 0U;
 6037              		.loc 1 3419 5 is_stmt 1 view .LVU1917
3420:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.flow_control = 0U;
 6038              		.loc 1 3420 31 is_stmt 0 view .LVU1918
 6039 0010 C3E90622 		strd	r2, r2, [r3, #24]
3421:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_high = 0U;
 6040              		.loc 1 3421 5 is_stmt 1 view .LVU1919
3422:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_low = 0U;
 6041              		.loc 1 3422 34 is_stmt 0 view .LVU1920
 6042 0014 C3E90822 		strd	r2, r2, [r3, #32]
3423:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.framesfilter_mode = 0U;
 6043              		.loc 1 3423 5 is_stmt 1 view .LVU1921
3424:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.halfduplex_param = 0U;
 6044              		.loc 1 3424 37 is_stmt 0 view .LVU1922
 6045 0018 C3E90A22 		strd	r2, r2, [r3, #40]
3425:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.timer_config = 0U;
 6046              		.loc 1 3425 5 is_stmt 1 view .LVU1923
3426:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.interframegap = 0U;
 6047              		.loc 1 3426 32 is_stmt 0 view .LVU1924
 6048 001c C3E90C22 		strd	r2, r2, [r3, #48]
3427:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6049              		.loc 1 3427 5 is_stmt 1 view .LVU1925
3427:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6050              		.loc 1 3427 33 is_stmt 0 view .LVU1926
 6051 0020 9A63     		str	r2, [r3, #56]
3428:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6052              		.loc 1 3428 1 view .LVU1927
 6053 0022 7047     		bx	lr
 6054              	.L548:
 6055              		.align	2
 6056              	.L547:
 6057 0024 00000000 		.word	enet_initpara
 6058              		.cfi_endproc
 6059              	.LFE197:
 6061              		.section	.text.enet_deinit,"ax",%progbits
 6062              		.align	1
 6063              		.global	enet_deinit
 6064              		.syntax unified
 6065              		.thumb
 6066              		.thumb_func
 6068              	enet_deinit:
 6069              	.LFB116:
 111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     rcu_periph_reset_enable(RCU_ENETRST);
 6070              		.loc 1 111 1 is_stmt 1 view -0
 6071              		.cfi_startproc
 6072              		@ args = 0, pretend = 0, frame = 0
 6073              		@ frame_needed = 0, uses_anonymous_args = 0
 112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     rcu_periph_reset_disable(RCU_ENETRST);
 6074              		.loc 1 112 5 view .LVU1929
 111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     rcu_periph_reset_enable(RCU_ENETRST);
 6075              		.loc 1 111 1 is_stmt 0 view .LVU1930
ARM GAS  /tmp/ccCfbOL5.s 			page 200


 6076 0000 08B5     		push	{r3, lr}
 6077              	.LCFI32:
 6078              		.cfi_def_cfa_offset 8
 6079              		.cfi_offset 3, -8
 6080              		.cfi_offset 14, -4
 112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     rcu_periph_reset_disable(RCU_ENETRST);
 6081              		.loc 1 112 5 view .LVU1931
 6082 0002 40F21940 		movw	r0, #1049
 6083 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
 6084              	.LVL477:
 113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara_reset();
 6085              		.loc 1 113 5 is_stmt 1 view .LVU1932
 6086 000a 40F21940 		movw	r0, #1049
 6087 000e FFF7FEFF 		bl	rcu_periph_reset_disable
 6088              	.LVL478:
 114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6089              		.loc 1 114 5 view .LVU1933
 115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6090              		.loc 1 115 1 is_stmt 0 view .LVU1934
 6091 0012 BDE80840 		pop	{r3, lr}
 6092              	.LCFI33:
 6093              		.cfi_restore 14
 6094              		.cfi_restore 3
 6095              		.cfi_def_cfa_offset 0
 114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6096              		.loc 1 114 5 view .LVU1935
 6097 0016 FFF7FEBF 		b	enet_initpara_reset
 6098              	.LVL479:
 6099              		.cfi_endproc
 6100              	.LFE116:
 6102              		.section	.rodata.enet_reg_tab,"a"
 6103              		.align	1
 6106              	enet_reg_tab:
 6107 0000 0000     		.short	0
 6108 0002 0400     		.short	4
 6109 0004 0800     		.short	8
 6110 0006 0C00     		.short	12
 6111 0008 1000     		.short	16
 6112 000a 1400     		.short	20
 6113 000c 1800     		.short	24
 6114 000e 1C00     		.short	28
 6115 0010 2800     		.short	40
 6116 0012 2C00     		.short	44
 6117 0014 3400     		.short	52
 6118 0016 3800     		.short	56
 6119 0018 3C00     		.short	60
 6120 001a 4000     		.short	64
 6121 001c 4400     		.short	68
 6122 001e 4800     		.short	72
 6123 0020 4C00     		.short	76
 6124 0022 5000     		.short	80
 6125 0024 5400     		.short	84
 6126 0026 5800     		.short	88
 6127 0028 5C00     		.short	92
 6128 002a 8010     		.short	4224
 6129 002c 0001     		.short	256
 6130 002e 0401     		.short	260
ARM GAS  /tmp/ccCfbOL5.s 			page 201


 6131 0030 0801     		.short	264
 6132 0032 0C01     		.short	268
 6133 0034 1001     		.short	272
 6134 0036 4C01     		.short	332
 6135 0038 5001     		.short	336
 6136 003a 6801     		.short	360
 6137 003c 9401     		.short	404
 6138 003e 9801     		.short	408
 6139 0040 C401     		.short	452
 6140 0042 0007     		.short	1792
 6141 0044 0407     		.short	1796
 6142 0046 0807     		.short	1800
 6143 0048 0C07     		.short	1804
 6144 004a 1007     		.short	1808
 6145 004c 1407     		.short	1812
 6146 004e 1807     		.short	1816
 6147 0050 1C07     		.short	1820
 6148 0052 2007     		.short	1824
 6149 0054 2807     		.short	1832
 6150 0056 2C07     		.short	1836
 6151 0058 0010     		.short	4096
 6152 005a 0410     		.short	4100
 6153 005c 0810     		.short	4104
 6154 005e 0C10     		.short	4108
 6155 0060 1010     		.short	4112
 6156 0062 1410     		.short	4116
 6157 0064 1810     		.short	4120
 6158 0066 1C10     		.short	4124
 6159 0068 2010     		.short	4128
 6160 006a 2410     		.short	4132
 6161 006c 4810     		.short	4168
 6162 006e 4C10     		.short	4172
 6163 0070 5010     		.short	4176
 6164 0072 5410     		.short	4180
 6165              		.section	.bss.enet_initpara,"aw",%nobits
 6166              		.align	2
 6169              	enet_initpara:
 6170 0000 00000000 		.space	60
 6170      00000000 
 6170      00000000 
 6170      00000000 
 6170      00000000 
 6171              		.global	dma_current_ptp_rxdesc
 6172              		.section	.bss.dma_current_ptp_rxdesc,"aw",%nobits
 6173              		.align	2
 6176              	dma_current_ptp_rxdesc:
 6177 0000 00000000 		.space	4
 6178              		.global	dma_current_ptp_txdesc
 6179              		.section	.bss.dma_current_ptp_txdesc,"aw",%nobits
 6180              		.align	2
 6183              	dma_current_ptp_txdesc:
 6184 0000 00000000 		.space	4
 6185              		.global	dma_current_rxdesc
 6186              		.section	.bss.dma_current_rxdesc,"aw",%nobits
 6187              		.align	2
 6190              	dma_current_rxdesc:
 6191 0000 00000000 		.space	4
ARM GAS  /tmp/ccCfbOL5.s 			page 202


 6192              		.global	dma_current_txdesc
 6193              		.section	.bss.dma_current_txdesc,"aw",%nobits
 6194              		.align	2
 6197              	dma_current_txdesc:
 6198 0000 00000000 		.space	4
 6199              		.global	tx_buff
 6200              		.section	.bss.tx_buff,"aw",%nobits
 6201              		.align	2
 6204              	tx_buff:
 6205 0000 00000000 		.space	7620
 6205      00000000 
 6205      00000000 
 6205      00000000 
 6205      00000000 
 6206              		.global	rx_buff
 6207              		.section	.bss.rx_buff,"aw",%nobits
 6208              		.align	2
 6211              	rx_buff:
 6212 0000 00000000 		.space	7620
 6212      00000000 
 6212      00000000 
 6212      00000000 
 6212      00000000 
 6213              		.global	txdesc_tab
 6214              		.section	.bss.txdesc_tab,"aw",%nobits
 6215              		.align	2
 6218              	txdesc_tab:
 6219 0000 00000000 		.space	80
 6219      00000000 
 6219      00000000 
 6219      00000000 
 6219      00000000 
 6220              		.global	rxdesc_tab
 6221              		.section	.bss.rxdesc_tab,"aw",%nobits
 6222              		.align	2
 6225              	rxdesc_tab:
 6226 0000 00000000 		.space	80
 6226      00000000 
 6226      00000000 
 6226      00000000 
 6226      00000000 
 6227              		.text
 6228              	.Letext0:
 6229              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 6230              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 6231              		.file 4 "Drivers/CMSIS/Include/gd32f4xx.h"
 6232              		.file 5 "Drivers/GD32F4xx_standard_peripheral/Include/gd32f4xx_rcu.h"
 6233              		.file 6 "Drivers/GD32F4xx_standard_peripheral/Include/gd32f4xx_enet.h"
 6234              		.file 7 "Drivers/GD32F4xx_standard_peripheral/Include/gd32f4xx_dbg.h"
ARM GAS  /tmp/ccCfbOL5.s 			page 203


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_enet.c
     /tmp/ccCfbOL5.s:19     .text.enet_delay:0000000000000000 $t
     /tmp/ccCfbOL5.s:24     .text.enet_delay:0000000000000000 enet_delay
     /tmp/ccCfbOL5.s:67     .text.enet_initpara_config:0000000000000000 $t
     /tmp/ccCfbOL5.s:73     .text.enet_initpara_config:0000000000000000 enet_initpara_config
     /tmp/ccCfbOL5.s:96     .text.enet_initpara_config:000000000000001c $d
     /tmp/ccCfbOL5.s:105    .text.enet_initpara_config:0000000000000024 $t
     /tmp/ccCfbOL5.s:325    .text.enet_initpara_config:0000000000000124 $d
     /tmp/ccCfbOL5.s:6169   .bss.enet_initpara:0000000000000000 enet_initpara
     /tmp/ccCfbOL5.s:330    .text.enet_software_reset:0000000000000000 $t
     /tmp/ccCfbOL5.s:336    .text.enet_software_reset:0000000000000000 enet_software_reset
     /tmp/ccCfbOL5.s:390    .text.enet_software_reset:0000000000000020 $d
     /tmp/ccCfbOL5.s:396    .text.enet_descriptors_chain_init:0000000000000000 $t
     /tmp/ccCfbOL5.s:402    .text.enet_descriptors_chain_init:0000000000000000 enet_descriptors_chain_init
     /tmp/ccCfbOL5.s:527    .text.enet_descriptors_chain_init:000000000000005c $d
     /tmp/ccCfbOL5.s:6218   .bss.txdesc_tab:0000000000000000 txdesc_tab
     /tmp/ccCfbOL5.s:6197   .bss.dma_current_txdesc:0000000000000000 dma_current_txdesc
     /tmp/ccCfbOL5.s:6204   .bss.tx_buff:0000000000000000 tx_buff
     /tmp/ccCfbOL5.s:6176   .bss.dma_current_ptp_rxdesc:0000000000000000 dma_current_ptp_rxdesc
     /tmp/ccCfbOL5.s:6183   .bss.dma_current_ptp_txdesc:0000000000000000 dma_current_ptp_txdesc
     /tmp/ccCfbOL5.s:6225   .bss.rxdesc_tab:0000000000000000 rxdesc_tab
     /tmp/ccCfbOL5.s:6190   .bss.dma_current_rxdesc:0000000000000000 dma_current_rxdesc
     /tmp/ccCfbOL5.s:6211   .bss.rx_buff:0000000000000000 rx_buff
     /tmp/ccCfbOL5.s:540    .text.enet_descriptors_ring_init:0000000000000000 $t
     /tmp/ccCfbOL5.s:546    .text.enet_descriptors_ring_init:0000000000000000 enet_descriptors_ring_init
     /tmp/ccCfbOL5.s:696    .text.enet_descriptors_ring_init:0000000000000070 $d
     /tmp/ccCfbOL5.s:709    .text.enet_frame_receive:0000000000000000 $t
     /tmp/ccCfbOL5.s:715    .text.enet_frame_receive:0000000000000000 enet_frame_receive
     /tmp/ccCfbOL5.s:872    .text.enet_frame_receive:0000000000000084 $d
     /tmp/ccCfbOL5.s:879    .text.enet_frame_transmit:0000000000000000 $t
     /tmp/ccCfbOL5.s:885    .text.enet_frame_transmit:0000000000000000 enet_frame_transmit
     /tmp/ccCfbOL5.s:1040   .text.enet_frame_transmit:000000000000007c $d
     /tmp/ccCfbOL5.s:1046   .text.enet_transmit_checksum_config:0000000000000000 $t
     /tmp/ccCfbOL5.s:1052   .text.enet_transmit_checksum_config:0000000000000000 enet_transmit_checksum_config
     /tmp/ccCfbOL5.s:1074   .text.enet_mac_address_set:0000000000000000 $t
     /tmp/ccCfbOL5.s:1080   .text.enet_mac_address_set:0000000000000000 enet_mac_address_set
     /tmp/ccCfbOL5.s:1105   .text.enet_mac_address_set:0000000000000010 $d
     /tmp/ccCfbOL5.s:1110   .text.enet_mac_address_get:0000000000000000 $t
     /tmp/ccCfbOL5.s:1116   .text.enet_mac_address_get:0000000000000000 enet_mac_address_get
     /tmp/ccCfbOL5.s:1159   .text.enet_mac_address_get:0000000000000028 $d
     /tmp/ccCfbOL5.s:1165   .text.enet_flag_get:0000000000000000 $t
     /tmp/ccCfbOL5.s:1171   .text.enet_flag_get:0000000000000000 enet_flag_get
     /tmp/ccCfbOL5.s:1198   .text.enet_flag_clear:0000000000000000 $t
     /tmp/ccCfbOL5.s:1204   .text.enet_flag_clear:0000000000000000 enet_flag_clear
     /tmp/ccCfbOL5.s:1230   .text.enet_interrupt_enable:0000000000000000 $t
     /tmp/ccCfbOL5.s:1236   .text.enet_interrupt_enable:0000000000000000 enet_interrupt_enable
     /tmp/ccCfbOL5.s:1276   .text.enet_interrupt_enable:0000000000000034 $d
     /tmp/ccCfbOL5.s:1281   .text.enet_interrupt_disable:0000000000000000 $t
     /tmp/ccCfbOL5.s:1287   .text.enet_interrupt_disable:0000000000000000 enet_interrupt_disable
     /tmp/ccCfbOL5.s:1327   .text.enet_interrupt_disable:0000000000000034 $d
     /tmp/ccCfbOL5.s:1332   .text.enet_interrupt_flag_get:0000000000000000 $t
     /tmp/ccCfbOL5.s:1338   .text.enet_interrupt_flag_get:0000000000000000 enet_interrupt_flag_get
     /tmp/ccCfbOL5.s:1350   .text.enet_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccCfbOL5.s:1356   .text.enet_interrupt_flag_clear:0000000000000000 enet_interrupt_flag_clear
     /tmp/ccCfbOL5.s:1368   .text.enet_rx_enable:0000000000000000 $t
     /tmp/ccCfbOL5.s:1374   .text.enet_rx_enable:0000000000000000 enet_rx_enable
ARM GAS  /tmp/ccCfbOL5.s 			page 204


     /tmp/ccCfbOL5.s:1398   .text.enet_rx_enable:0000000000000018 $d
     /tmp/ccCfbOL5.s:1403   .text.enet_rx_disable:0000000000000000 $t
     /tmp/ccCfbOL5.s:1409   .text.enet_rx_disable:0000000000000000 enet_rx_disable
     /tmp/ccCfbOL5.s:1433   .text.enet_rx_disable:0000000000000018 $d
     /tmp/ccCfbOL5.s:1438   .text.enet_registers_get:0000000000000000 $t
     /tmp/ccCfbOL5.s:1444   .text.enet_registers_get:0000000000000000 enet_registers_get
     /tmp/ccCfbOL5.s:1500   .text.enet_registers_get:0000000000000028 $d
     /tmp/ccCfbOL5.s:6106   .rodata.enet_reg_tab:0000000000000000 enet_reg_tab
     /tmp/ccCfbOL5.s:1505   .text.enet_debug_status_get:0000000000000000 $t
     /tmp/ccCfbOL5.s:1511   .text.enet_debug_status_get:0000000000000000 enet_debug_status_get
     /tmp/ccCfbOL5.s:1607   .text.enet_debug_status_get:0000000000000054 $d
     /tmp/ccCfbOL5.s:1612   .text.enet_address_filter_enable:0000000000000000 $t
     /tmp/ccCfbOL5.s:1618   .text.enet_address_filter_enable:0000000000000000 enet_address_filter_enable
     /tmp/ccCfbOL5.s:1637   .text.enet_address_filter_enable:000000000000000c $d
     /tmp/ccCfbOL5.s:1642   .text.enet_address_filter_disable:0000000000000000 $t
     /tmp/ccCfbOL5.s:1648   .text.enet_address_filter_disable:0000000000000000 enet_address_filter_disable
     /tmp/ccCfbOL5.s:1667   .text.enet_address_filter_disable:000000000000000c $d
     /tmp/ccCfbOL5.s:1672   .text.enet_address_filter_config:0000000000000000 $t
     /tmp/ccCfbOL5.s:1678   .text.enet_address_filter_config:0000000000000000 enet_address_filter_config
     /tmp/ccCfbOL5.s:1717   .text.enet_address_filter_config:0000000000000014 $d
     /tmp/ccCfbOL5.s:1722   .text.enet_phy_write_read:0000000000000000 $t
     /tmp/ccCfbOL5.s:1728   .text.enet_phy_write_read:0000000000000000 enet_phy_write_read
     /tmp/ccCfbOL5.s:1835   .text.enet_phy_write_read:000000000000004c $d
     /tmp/ccCfbOL5.s:1841   .text.enet_phy_config:0000000000000000 $t
     /tmp/ccCfbOL5.s:1847   .text.enet_phy_config:0000000000000000 enet_phy_config
     /tmp/ccCfbOL5.s:2022   .text.enet_phy_config:000000000000009c $d
     /tmp/ccCfbOL5.s:2038   .text.enet_init:0000000000000000 $t
     /tmp/ccCfbOL5.s:2044   .text.enet_init:0000000000000000 enet_init
     /tmp/ccCfbOL5.s:2321   .text.enet_init:00000000000000fc $d
     /tmp/ccCfbOL5.s:2331   .text.enet_init:0000000000000118 $t
     /tmp/ccCfbOL5.s:2909   .text.enet_init:00000000000002e0 $d
     /tmp/ccCfbOL5.s:2919   .text.enet_phyloopback_enable:0000000000000000 $t
     /tmp/ccCfbOL5.s:2925   .text.enet_phyloopback_enable:0000000000000000 enet_phyloopback_enable
     /tmp/ccCfbOL5.s:2975   .text.enet_phyloopback_disable:0000000000000000 $t
     /tmp/ccCfbOL5.s:2981   .text.enet_phyloopback_disable:0000000000000000 enet_phyloopback_disable
     /tmp/ccCfbOL5.s:3031   .text.enet_forward_feature_enable:0000000000000000 $t
     /tmp/ccCfbOL5.s:3037   .text.enet_forward_feature_enable:0000000000000000 enet_forward_feature_enable
     /tmp/ccCfbOL5.s:3077   .text.enet_forward_feature_enable:0000000000000020 $d
     /tmp/ccCfbOL5.s:3083   .text.enet_forward_feature_disable:0000000000000000 $t
     /tmp/ccCfbOL5.s:3089   .text.enet_forward_feature_disable:0000000000000000 enet_forward_feature_disable
     /tmp/ccCfbOL5.s:3129   .text.enet_forward_feature_disable:0000000000000020 $d
     /tmp/ccCfbOL5.s:3136   .text.enet_fliter_feature_enable:0000000000000000 $t
     /tmp/ccCfbOL5.s:3142   .text.enet_fliter_feature_enable:0000000000000000 enet_fliter_feature_enable
     /tmp/ccCfbOL5.s:3161   .text.enet_fliter_feature_enable:000000000000000c $d
     /tmp/ccCfbOL5.s:3166   .text.enet_fliter_feature_disable:0000000000000000 $t
     /tmp/ccCfbOL5.s:3172   .text.enet_fliter_feature_disable:0000000000000000 enet_fliter_feature_disable
     /tmp/ccCfbOL5.s:3191   .text.enet_fliter_feature_disable:000000000000000c $d
     /tmp/ccCfbOL5.s:3196   .text.enet_pauseframe_generate:0000000000000000 $t
     /tmp/ccCfbOL5.s:3202   .text.enet_pauseframe_generate:0000000000000000 enet_pauseframe_generate
     /tmp/ccCfbOL5.s:3242   .text.enet_pauseframe_generate:0000000000000018 $d
     /tmp/ccCfbOL5.s:3247   .text.enet_pauseframe_detect_config:0000000000000000 $t
     /tmp/ccCfbOL5.s:3253   .text.enet_pauseframe_detect_config:0000000000000000 enet_pauseframe_detect_config
     /tmp/ccCfbOL5.s:3277   .text.enet_pauseframe_detect_config:0000000000000014 $d
     /tmp/ccCfbOL5.s:3282   .text.enet_pauseframe_config:0000000000000000 $t
     /tmp/ccCfbOL5.s:3288   .text.enet_pauseframe_config:0000000000000000 enet_pauseframe_config
     /tmp/ccCfbOL5.s:3315   .text.enet_pauseframe_config:000000000000001c $d
     /tmp/ccCfbOL5.s:3320   .text.enet_flowcontrol_threshold_config:0000000000000000 $t
ARM GAS  /tmp/ccCfbOL5.s 			page 205


     /tmp/ccCfbOL5.s:3326   .text.enet_flowcontrol_threshold_config:0000000000000000 enet_flowcontrol_threshold_config
     /tmp/ccCfbOL5.s:3349   .text.enet_flowcontrol_threshold_config:000000000000000c $d
     /tmp/ccCfbOL5.s:3354   .text.enet_flowcontrol_feature_enable:0000000000000000 $t
     /tmp/ccCfbOL5.s:3360   .text.enet_flowcontrol_feature_enable:0000000000000000 enet_flowcontrol_feature_enable
     /tmp/ccCfbOL5.s:3396   .text.enet_flowcontrol_feature_enable:000000000000001c $d
     /tmp/ccCfbOL5.s:3401   .text.enet_flowcontrol_feature_disable:0000000000000000 $t
     /tmp/ccCfbOL5.s:3407   .text.enet_flowcontrol_feature_disable:0000000000000000 enet_flowcontrol_feature_disable
     /tmp/ccCfbOL5.s:3441   .text.enet_flowcontrol_feature_disable:0000000000000020 $d
     /tmp/ccCfbOL5.s:3446   .text.enet_dmaprocess_state_get:0000000000000000 $t
     /tmp/ccCfbOL5.s:3452   .text.enet_dmaprocess_state_get:0000000000000000 enet_dmaprocess_state_get
     /tmp/ccCfbOL5.s:3475   .text.enet_dmaprocess_state_get:0000000000000008 $d
     /tmp/ccCfbOL5.s:3480   .text.enet_dmaprocess_resume:0000000000000000 $t
     /tmp/ccCfbOL5.s:3486   .text.enet_dmaprocess_resume:0000000000000000 enet_dmaprocess_resume
     /tmp/ccCfbOL5.s:3511   .text.enet_dmaprocess_resume:0000000000000014 $d
     /tmp/ccCfbOL5.s:3516   .text.enet_rxprocess_check_recovery:0000000000000000 $t
     /tmp/ccCfbOL5.s:3522   .text.enet_rxprocess_check_recovery:0000000000000000 enet_rxprocess_check_recovery
     /tmp/ccCfbOL5.s:3563   .text.enet_rxprocess_check_recovery:0000000000000018 $d
     /tmp/ccCfbOL5.s:3569   .text.enet_txfifo_flush:0000000000000000 $t
     /tmp/ccCfbOL5.s:3575   .text.enet_txfifo_flush:0000000000000000 enet_txfifo_flush
     /tmp/ccCfbOL5.s:3624   .text.enet_txfifo_flush:0000000000000020 $d
     /tmp/ccCfbOL5.s:3630   .text.enet_tx_enable:0000000000000000 $t
     /tmp/ccCfbOL5.s:3636   .text.enet_tx_enable:0000000000000000 enet_tx_enable
     /tmp/ccCfbOL5.s:3669   .text.enet_tx_enable:000000000000001c $d
     /tmp/ccCfbOL5.s:3675   .text.enet_enable:0000000000000000 $t
     /tmp/ccCfbOL5.s:3681   .text.enet_enable:0000000000000000 enet_enable
     /tmp/ccCfbOL5.s:3711   .text.enet_tx_disable:0000000000000000 $t
     /tmp/ccCfbOL5.s:3717   .text.enet_tx_disable:0000000000000000 enet_tx_disable
     /tmp/ccCfbOL5.s:3750   .text.enet_tx_disable:000000000000001c $d
     /tmp/ccCfbOL5.s:3756   .text.enet_disable:0000000000000000 $t
     /tmp/ccCfbOL5.s:3762   .text.enet_disable:0000000000000000 enet_disable
     /tmp/ccCfbOL5.s:3792   .text.enet_current_desc_address_get:0000000000000000 $t
     /tmp/ccCfbOL5.s:3798   .text.enet_current_desc_address_get:0000000000000000 enet_current_desc_address_get
     /tmp/ccCfbOL5.s:3823   .text.enet_desc_information_get:0000000000000000 $t
     /tmp/ccCfbOL5.s:3829   .text.enet_desc_information_get:0000000000000000 enet_desc_information_get
     /tmp/ccCfbOL5.s:3843   .text.enet_desc_information_get:0000000000000008 $d
     /tmp/ccCfbOL5.s:3849   .text.enet_desc_information_get:000000000000000e $t
     /tmp/ccCfbOL5.s:3937   .text.enet_desc_information_get:000000000000004c $d
     /tmp/ccCfbOL5.s:3942   .text.enet_missed_frame_counter_get:0000000000000000 $t
     /tmp/ccCfbOL5.s:3948   .text.enet_missed_frame_counter_get:0000000000000000 enet_missed_frame_counter_get
     /tmp/ccCfbOL5.s:3978   .text.enet_missed_frame_counter_get:0000000000000010 $d
     /tmp/ccCfbOL5.s:3983   .text.enet_desc_flag_get:0000000000000000 $t
     /tmp/ccCfbOL5.s:3989   .text.enet_desc_flag_get:0000000000000000 enet_desc_flag_get
     /tmp/ccCfbOL5.s:4015   .text.enet_desc_flag_set:0000000000000000 $t
     /tmp/ccCfbOL5.s:4021   .text.enet_desc_flag_set:0000000000000000 enet_desc_flag_set
     /tmp/ccCfbOL5.s:4040   .text.enet_desc_flag_clear:0000000000000000 $t
     /tmp/ccCfbOL5.s:4046   .text.enet_desc_flag_clear:0000000000000000 enet_desc_flag_clear
     /tmp/ccCfbOL5.s:4065   .text.enet_rx_desc_immediate_receive_complete_interrupt:0000000000000000 $t
     /tmp/ccCfbOL5.s:4071   .text.enet_rx_desc_immediate_receive_complete_interrupt:0000000000000000 enet_rx_desc_immediate_receive_complete_interrupt
     /tmp/ccCfbOL5.s:4090   .text.enet_rx_desc_delay_receive_complete_interrupt:0000000000000000 $t
     /tmp/ccCfbOL5.s:4096   .text.enet_rx_desc_delay_receive_complete_interrupt:0000000000000000 enet_rx_desc_delay_receive_complete_interrupt
     /tmp/ccCfbOL5.s:4122   .text.enet_rx_desc_delay_receive_complete_interrupt:0000000000000010 $d
     /tmp/ccCfbOL5.s:4127   .text.enet_rxframe_drop:0000000000000000 $t
     /tmp/ccCfbOL5.s:4133   .text.enet_rxframe_drop:0000000000000000 enet_rxframe_drop
     /tmp/ccCfbOL5.s:4236   .text.enet_rxframe_drop:0000000000000058 $d
     /tmp/ccCfbOL5.s:4243   .text.enet_rxframe_size_get:0000000000000000 $t
     /tmp/ccCfbOL5.s:4249   .text.enet_rxframe_size_get:0000000000000000 enet_rxframe_size_get
     /tmp/ccCfbOL5.s:4334   .text.enet_rxframe_size_get:0000000000000040 $d
ARM GAS  /tmp/ccCfbOL5.s 			page 206


     /tmp/ccCfbOL5.s:4340   .text.enet_dma_feature_enable:0000000000000000 $t
     /tmp/ccCfbOL5.s:4346   .text.enet_dma_feature_enable:0000000000000000 enet_dma_feature_enable
     /tmp/ccCfbOL5.s:4365   .text.enet_dma_feature_enable:000000000000000c $d
     /tmp/ccCfbOL5.s:4370   .text.enet_dma_feature_disable:0000000000000000 $t
     /tmp/ccCfbOL5.s:4376   .text.enet_dma_feature_disable:0000000000000000 enet_dma_feature_disable
     /tmp/ccCfbOL5.s:4395   .text.enet_dma_feature_disable:000000000000000c $d
     /tmp/ccCfbOL5.s:4400   .text.enet_desc_select_normal_mode:0000000000000000 $t
     /tmp/ccCfbOL5.s:4406   .text.enet_desc_select_normal_mode:0000000000000000 enet_desc_select_normal_mode
     /tmp/ccCfbOL5.s:4424   .text.enet_desc_select_normal_mode:000000000000000c $d
     /tmp/ccCfbOL5.s:4429   .text.enet_ptp_normal_descriptors_chain_init:0000000000000000 $t
     /tmp/ccCfbOL5.s:4435   .text.enet_ptp_normal_descriptors_chain_init:0000000000000000 enet_ptp_normal_descriptors_chain_init
     /tmp/ccCfbOL5.s:4584   .text.enet_ptp_normal_descriptors_chain_init:0000000000000078 $d
     /tmp/ccCfbOL5.s:4597   .text.enet_ptp_normal_descriptors_ring_init:0000000000000000 $t
     /tmp/ccCfbOL5.s:4603   .text.enet_ptp_normal_descriptors_ring_init:0000000000000000 enet_ptp_normal_descriptors_ring_init
     /tmp/ccCfbOL5.s:4776   .text.enet_ptp_normal_descriptors_ring_init:0000000000000088 $d
     /tmp/ccCfbOL5.s:4789   .text.enet_ptpframe_receive_normal_mode:0000000000000000 $t
     /tmp/ccCfbOL5.s:4795   .text.enet_ptpframe_receive_normal_mode:0000000000000000 enet_ptpframe_receive_normal_mode
     /tmp/ccCfbOL5.s:4996   .text.enet_ptpframe_receive_normal_mode:00000000000000ac $d
     /tmp/ccCfbOL5.s:5004   .text.enet_ptpframe_transmit_normal_mode:0000000000000000 $t
     /tmp/ccCfbOL5.s:5010   .text.enet_ptpframe_transmit_normal_mode:0000000000000000 enet_ptpframe_transmit_normal_mode
     /tmp/ccCfbOL5.s:5235   .text.enet_ptpframe_transmit_normal_mode:00000000000000b0 $d
     /tmp/ccCfbOL5.s:5242   .text.enet_wum_filter_register_pointer_reset:0000000000000000 $t
     /tmp/ccCfbOL5.s:5248   .text.enet_wum_filter_register_pointer_reset:0000000000000000 enet_wum_filter_register_pointer_reset
     /tmp/ccCfbOL5.s:5266   .text.enet_wum_filter_register_pointer_reset:000000000000000c $d
     /tmp/ccCfbOL5.s:5271   .text.enet_wum_filter_config:0000000000000000 $t
     /tmp/ccCfbOL5.s:5277   .text.enet_wum_filter_config:0000000000000000 enet_wum_filter_config
     /tmp/ccCfbOL5.s:5308   .text.enet_wum_filter_config:0000000000000014 $d
     /tmp/ccCfbOL5.s:5313   .text.enet_wum_feature_enable:0000000000000000 $t
     /tmp/ccCfbOL5.s:5319   .text.enet_wum_feature_enable:0000000000000000 enet_wum_feature_enable
     /tmp/ccCfbOL5.s:5338   .text.enet_wum_feature_enable:000000000000000c $d
     /tmp/ccCfbOL5.s:5343   .text.enet_wum_feature_disable:0000000000000000 $t
     /tmp/ccCfbOL5.s:5349   .text.enet_wum_feature_disable:0000000000000000 enet_wum_feature_disable
     /tmp/ccCfbOL5.s:5368   .text.enet_wum_feature_disable:000000000000000c $d
     /tmp/ccCfbOL5.s:5373   .text.enet_msc_counters_reset:0000000000000000 $t
     /tmp/ccCfbOL5.s:5379   .text.enet_msc_counters_reset:0000000000000000 enet_msc_counters_reset
     /tmp/ccCfbOL5.s:5397   .text.enet_msc_counters_reset:0000000000000010 $d
     /tmp/ccCfbOL5.s:5402   .text.enet_msc_feature_enable:0000000000000000 $t
     /tmp/ccCfbOL5.s:5408   .text.enet_msc_feature_enable:0000000000000000 enet_msc_feature_enable
     /tmp/ccCfbOL5.s:5427   .text.enet_msc_feature_enable:0000000000000010 $d
     /tmp/ccCfbOL5.s:5432   .text.enet_msc_feature_disable:0000000000000000 $t
     /tmp/ccCfbOL5.s:5438   .text.enet_msc_feature_disable:0000000000000000 enet_msc_feature_disable
     /tmp/ccCfbOL5.s:5457   .text.enet_msc_feature_disable:0000000000000010 $d
     /tmp/ccCfbOL5.s:5462   .text.enet_msc_counters_preset_config:0000000000000000 $t
     /tmp/ccCfbOL5.s:5468   .text.enet_msc_counters_preset_config:0000000000000000 enet_msc_counters_preset_config
     /tmp/ccCfbOL5.s:5494   .text.enet_msc_counters_preset_config:000000000000001c $d
     /tmp/ccCfbOL5.s:5499   .text.enet_msc_counters_get:0000000000000000 $t
     /tmp/ccCfbOL5.s:5505   .text.enet_msc_counters_get:0000000000000000 enet_msc_counters_get
     /tmp/ccCfbOL5.s:5520   .text.enet_ptp_feature_enable:0000000000000000 $t
     /tmp/ccCfbOL5.s:5526   .text.enet_ptp_feature_enable:0000000000000000 enet_ptp_feature_enable
     /tmp/ccCfbOL5.s:5545   .text.enet_ptp_feature_enable:0000000000000010 $d
     /tmp/ccCfbOL5.s:5550   .text.enet_ptp_feature_disable:0000000000000000 $t
     /tmp/ccCfbOL5.s:5556   .text.enet_ptp_feature_disable:0000000000000000 enet_ptp_feature_disable
     /tmp/ccCfbOL5.s:5575   .text.enet_ptp_feature_disable:0000000000000010 $d
     /tmp/ccCfbOL5.s:5580   .text.enet_ptp_timestamp_function_config:0000000000000000 $t
     /tmp/ccCfbOL5.s:5586   .text.enet_ptp_timestamp_function_config:0000000000000000 enet_ptp_timestamp_function_config
     /tmp/ccCfbOL5.s:5801   .text.enet_ptp_timestamp_function_config:00000000000000e4 $d
     /tmp/ccCfbOL5.s:5807   .text.enet_ptp_subsecond_increment_config:0000000000000000 $t
ARM GAS  /tmp/ccCfbOL5.s 			page 207


     /tmp/ccCfbOL5.s:5813   .text.enet_ptp_subsecond_increment_config:0000000000000000 enet_ptp_subsecond_increment_config
     /tmp/ccCfbOL5.s:5834   .text.enet_ptp_subsecond_increment_config:000000000000000c $d
     /tmp/ccCfbOL5.s:5839   .text.enet_ptp_timestamp_addend_config:0000000000000000 $t
     /tmp/ccCfbOL5.s:5845   .text.enet_ptp_timestamp_addend_config:0000000000000000 enet_ptp_timestamp_addend_config
     /tmp/ccCfbOL5.s:5862   .text.enet_ptp_timestamp_addend_config:0000000000000008 $d
     /tmp/ccCfbOL5.s:5867   .text.enet_ptp_timestamp_update_config:0000000000000000 $t
     /tmp/ccCfbOL5.s:5873   .text.enet_ptp_timestamp_update_config:0000000000000000 enet_ptp_timestamp_update_config
     /tmp/ccCfbOL5.s:5899   .text.enet_ptp_timestamp_update_config:0000000000000014 $d
     /tmp/ccCfbOL5.s:5904   .text.enet_ptp_expected_time_config:0000000000000000 $t
     /tmp/ccCfbOL5.s:5910   .text.enet_ptp_expected_time_config:0000000000000000 enet_ptp_expected_time_config
     /tmp/ccCfbOL5.s:5930   .text.enet_ptp_expected_time_config:000000000000000c $d
     /tmp/ccCfbOL5.s:5935   .text.enet_ptp_system_time_get:0000000000000000 $t
     /tmp/ccCfbOL5.s:5941   .text.enet_ptp_system_time_get:0000000000000000 enet_ptp_system_time_get
     /tmp/ccCfbOL5.s:5979   .text.enet_ptp_system_time_get:0000000000000018 $d
     /tmp/ccCfbOL5.s:5984   .text.enet_ptp_pps_output_frequency_config:0000000000000000 $t
     /tmp/ccCfbOL5.s:5990   .text.enet_ptp_pps_output_frequency_config:0000000000000000 enet_ptp_pps_output_frequency_config
     /tmp/ccCfbOL5.s:6007   .text.enet_ptp_pps_output_frequency_config:0000000000000008 $d
     /tmp/ccCfbOL5.s:6012   .text.enet_initpara_reset:0000000000000000 $t
     /tmp/ccCfbOL5.s:6018   .text.enet_initpara_reset:0000000000000000 enet_initpara_reset
     /tmp/ccCfbOL5.s:6057   .text.enet_initpara_reset:0000000000000024 $d
     /tmp/ccCfbOL5.s:6062   .text.enet_deinit:0000000000000000 $t
     /tmp/ccCfbOL5.s:6068   .text.enet_deinit:0000000000000000 enet_deinit
     /tmp/ccCfbOL5.s:6103   .rodata.enet_reg_tab:0000000000000000 $d
     /tmp/ccCfbOL5.s:6166   .bss.enet_initpara:0000000000000000 $d
     /tmp/ccCfbOL5.s:6173   .bss.dma_current_ptp_rxdesc:0000000000000000 $d
     /tmp/ccCfbOL5.s:6180   .bss.dma_current_ptp_txdesc:0000000000000000 $d
     /tmp/ccCfbOL5.s:6187   .bss.dma_current_rxdesc:0000000000000000 $d
     /tmp/ccCfbOL5.s:6194   .bss.dma_current_txdesc:0000000000000000 $d
     /tmp/ccCfbOL5.s:6201   .bss.tx_buff:0000000000000000 $d
     /tmp/ccCfbOL5.s:6208   .bss.rx_buff:0000000000000000 $d
     /tmp/ccCfbOL5.s:6215   .bss.txdesc_tab:0000000000000000 $d
     /tmp/ccCfbOL5.s:6222   .bss.rxdesc_tab:0000000000000000 $d

UNDEFINED SYMBOLS
rcu_clock_freq_get
rcu_periph_reset_enable
rcu_periph_reset_disable
