# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name bestDistances_0_82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_82 \
    op interface \
    ports { bestDistances_0_82 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name bestDistances_0_83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_83 \
    op interface \
    ports { bestDistances_0_83 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name bestDistances_0_84 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_84 \
    op interface \
    ports { bestDistances_0_84 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name bestDistances_0_85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_85 \
    op interface \
    ports { bestDistances_0_85 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name bestDistances_0_86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_86 \
    op interface \
    ports { bestDistances_0_86 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name bestDistances_0_87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_87 \
    op interface \
    ports { bestDistances_0_87 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name bestDistances_0_88 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_88 \
    op interface \
    ports { bestDistances_0_88 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name bestDistances_0_89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_89 \
    op interface \
    ports { bestDistances_0_89 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name bestDistances_0_90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_90 \
    op interface \
    ports { bestDistances_0_90 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name bestDistances_0_91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_91 \
    op interface \
    ports { bestDistances_0_91 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name bestDistances_0_92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_92 \
    op interface \
    ports { bestDistances_0_92 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name bestDistances_0_93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_93 \
    op interface \
    ports { bestDistances_0_93 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name bestDistances_0_94 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_94 \
    op interface \
    ports { bestDistances_0_94 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name bestDistances_0_95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_95 \
    op interface \
    ports { bestDistances_0_95 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name bestDistances_0_96 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_96 \
    op interface \
    ports { bestDistances_0_96 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name bestDistances_0_97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_97 \
    op interface \
    ports { bestDistances_0_97 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name bestDistances_0_98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_98 \
    op interface \
    ports { bestDistances_0_98 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name bestDistances_0_99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_99 \
    op interface \
    ports { bestDistances_0_99 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name bestDistances_0_100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_100 \
    op interface \
    ports { bestDistances_0_100 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name bestDistances_0_101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_101 \
    op interface \
    ports { bestDistances_0_101 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name secondWorstOfBest_6_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_secondWorstOfBest_6_out \
    op interface \
    ports { secondWorstOfBest_6_out { O 64 vector } secondWorstOfBest_6_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name worstOfBestIdx_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_worstOfBestIdx_4_out \
    op interface \
    ports { worstOfBestIdx_4_out { O 5 vector } worstOfBestIdx_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name worstOfBest_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_worstOfBest_4_out \
    op interface \
    ports { worstOfBest_4_out { O 64 vector } worstOfBest_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName kNN_PredictAll_flow_control_loop_pipe_sequential_init_U
set CompName kNN_PredictAll_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix kNN_PredictAll_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


