#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Sep 11 21:30:08 2024
# Process ID: 1424924
# Current directory: /home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.runs/design_1_multi_core_multi_ram_0_1_synth_1
# Command line: vivado -log design_1_multi_core_multi_ram_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_multi_core_multi_ram_0_1.tcl
# Log file: /home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.runs/design_1_multi_core_multi_ram_0_1_synth_1/design_1_multi_core_multi_ram_0_1.vds
# Journal file: /home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.runs/design_1_multi_core_multi_ram_0_1_synth_1/vivado.jou
# Running On        :goossens-Precision-5530
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.4 LTS
# Processor Detail  :Intel(R) Xeon(R) E-2176M  CPU @ 2.70GHz
# CPU Frequency     :4190.346 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :33276 MB
# Swap memory       :2147 MB
# Total Virtual     :35424 MB
# Available Virtual :25556 MB
#-----------------------------------------------------------
source design_1_multi_core_multi_ram_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1476.652 ; gain = 50.836 ; free physical = 5784 ; free virtual = 21988
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/workspace/hls_component/multi_core_multi_ram_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_multi_core_multi_ram_0_1
Command: synth_design -top design_1_multi_core_multi_ram_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1425054
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2272.586 ; gain = 420.715 ; free physical = 239 ; free virtual = 15710
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_multi_core_multi_ram_0_1' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_multi_core_multi_ram_0_1/synth/design_1_multi_core_multi_ram_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip.v:9]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_control_s_axi' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_control_s_axi.v:214]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_control_s_axi' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:14]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_store' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:820]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_fifo' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_srl' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_srl' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_fifo' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_fifo__parameterized0' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_mem' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2814]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_mem' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2814]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_fifo__parameterized0' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_fifo__parameterized1' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_srl__parameterized0' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_srl__parameterized0' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_fifo__parameterized1' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_fifo__parameterized2' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_srl__parameterized1' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_srl__parameterized1' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_fifo__parameterized2' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2582]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_store' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:820]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_load' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:328]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_fifo__parameterized3' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_mem__parameterized0' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2814]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_mem__parameterized0' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2814]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_fifo__parameterized3' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2582]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_load' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:328]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_write' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:1628]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_burst_converter' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:1948]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_reg_slice' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2480]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_reg_slice' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2480]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_burst_converter' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:1948]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_fifo__parameterized4' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_srl__parameterized2' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_srl__parameterized2' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_fifo__parameterized4' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_throttle' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2254]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_reg_slice__parameterized0' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2480]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_reg_slice__parameterized0' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2480]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_fifo__parameterized5' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_srl__parameterized3' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_srl__parameterized3' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_fifo__parameterized5' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_fifo__parameterized6' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2582]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_srl__parameterized4' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_srl__parameterized4' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_fifo__parameterized6' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2582]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_throttle' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2254]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_reg_slice__parameterized1' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2480]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_reg_slice__parameterized1' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2480]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:1939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:1942]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_write' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:1628]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_read' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:1436]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_reg_slice__parameterized2' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2480]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_reg_slice__parameterized2' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:2480]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:1620]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi_read' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:1436]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_gmem_m_axi' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_gmem_m_axi.v:14]
INFO: [Synth 8-6157] synthesizing module 'multi_core_multi_ram_ip_flow_control_loop_pipe' [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip_flow_control_loop_pipe' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_core_multi_ram_ip' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_multi_core_multi_ram_0_1' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_multi_core_multi_ram_0_1/synth/design_1_multi_core_multi_ram_0_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ipshared/d4a4/hdl/verilog/multi_core_multi_ram_ip_control_s_axi.v:282]
WARNING: [Synth 8-7129] Port ap_done_int in module multi_core_multi_ram_ip_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module multi_core_multi_ram_ip_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module multi_core_multi_ram_ip_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module multi_core_multi_ram_ip_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module multi_core_multi_ram_ip_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module multi_core_multi_ram_ip_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module multi_core_multi_ram_ip_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module multi_core_multi_ram_ip_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module multi_core_multi_ram_ip_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module multi_core_multi_ram_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module multi_core_multi_ram_ip_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2369.555 ; gain = 517.684 ; free physical = 331 ; free virtual = 15101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2384.398 ; gain = 532.527 ; free physical = 331 ; free virtual = 15100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2384.398 ; gain = 532.527 ; free physical = 331 ; free virtual = 15100
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2384.398 ; gain = 0.000 ; free physical = 325 ; free virtual = 15095
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_multi_core_multi_ram_0_1/constraints/multi_core_multi_ram_ip_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_multi_core_multi_ram_0_1/constraints/multi_core_multi_ram_ip_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.runs/design_1_multi_core_multi_ram_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.runs/design_1_multi_core_multi_ram_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2529.148 ; gain = 0.000 ; free physical = 243 ; free virtual = 14858
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2529.148 ; gain = 0.000 ; free physical = 374 ; free virtual = 14853
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2529.148 ; gain = 677.277 ; free physical = 330 ; free virtual = 14643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2537.152 ; gain = 685.281 ; free physical = 330 ; free virtual = 14643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.runs/design_1_multi_core_multi_ram_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2537.152 ; gain = 685.281 ; free physical = 330 ; free virtual = 14643
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'multi_core_multi_ram_ip_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'multi_core_multi_ram_ip_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'multi_core_multi_ram_ip_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'multi_core_multi_ram_ip_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'multi_core_multi_ram_ip_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'multi_core_multi_ram_ip_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'multi_core_multi_ram_ip_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'multi_core_multi_ram_ip_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'multi_core_multi_ram_ip_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'multi_core_multi_ram_ip_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'multi_core_multi_ram_ip_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'multi_core_multi_ram_ip_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2537.152 ; gain = 685.281 ; free physical = 290 ; free virtual = 14605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 19    
	   2 Input    4 Bit       Adders := 10    
	   2 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 6     
	               63 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               20 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 87    
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	              540 Bit	(15 X 36 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 6     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 7     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 16    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 12    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 65    
	   3 Input    2 Bit        Muxes := 16    
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 99    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module multi_core_multi_ram_ip_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module multi_core_multi_ram_ip_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module multi_core_multi_ram_ip_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module multi_core_multi_ram_ip_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module multi_core_multi_ram_ip_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module multi_core_multi_ram_ip_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module multi_core_multi_ram_ip_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module multi_core_multi_ram_ip_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[1] in module multi_core_multi_ram_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[0] in module multi_core_multi_ram_ip is either unconnected or has no load
INFO: [Synth 8-7082] The signal gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module multi_core_multi_ram_ip.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module multi_core_multi_ram_ip.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2537.152 ; gain = 685.281 ; free physical = 269 ; free virtual = 14586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg  | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2537.152 ; gain = 685.281 ; free physical = 1053 ; free virtual = 15267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2537.152 ; gain = 685.281 ; free physical = 5423 ; free virtual = 19633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg  | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2537.152 ; gain = 685.281 ; free physical = 5350 ; free virtual = 19560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2537.152 ; gain = 685.281 ; free physical = 4306 ; free virtual = 18518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2537.152 ; gain = 685.281 ; free physical = 4306 ; free virtual = 18518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2537.152 ; gain = 685.281 ; free physical = 4306 ; free virtual = 18518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2537.152 ; gain = 685.281 ; free physical = 4306 ; free virtual = 18518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2537.152 ; gain = 685.281 ; free physical = 4306 ; free virtual = 18518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 2537.152 ; gain = 685.281 ; free physical = 4306 ; free virtual = 18518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[2]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   108|
|2     |LUT1     |    41|
|3     |LUT2     |   106|
|4     |LUT3     |   514|
|5     |LUT4     |   373|
|6     |LUT5     |   170|
|7     |LUT6     |   173|
|8     |RAMB18E1 |     2|
|10    |SRL16E   |   236|
|11    |FDRE     |  1990|
|12    |FDSE     |    11|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 2537.152 ; gain = 685.281 ; free physical = 4306 ; free virtual = 18518
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2537.152 ; gain = 540.531 ; free physical = 4396 ; free virtual = 18608
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 2537.160 ; gain = 685.281 ; free physical = 4412 ; free virtual = 18624
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2537.160 ; gain = 0.000 ; free physical = 4827 ; free virtual = 19040
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.180 ; gain = 0.000 ; free physical = 4804 ; free virtual = 19023
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 26a4f5f7
INFO: [Common 17-83] Releasing license: Synthesis
99 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 2593.180 ; gain = 1098.715 ; free physical = 4771 ; free virtual = 18986
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1847.191; main = 1531.168; forked = 324.745
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3580.867; main = 2593.184; forked = 1043.711
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2617.191 ; gain = 0.000 ; free physical = 4775 ; free virtual = 18991
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.runs/design_1_multi_core_multi_ram_0_1_synth_1/design_1_multi_core_multi_ram_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_multi_core_multi_ram_0_1, cache-ID = 2ac8f25652bf97a4
INFO: [Coretcl 2-1174] Renamed 38 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2617.191 ; gain = 0.000 ; free physical = 4782 ; free virtual = 19001
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multi_core_multi_ram_ip/project_1.runs/design_1_multi_core_multi_ram_0_1_synth_1/design_1_multi_core_multi_ram_0_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_multi_core_multi_ram_0_1_utilization_synth.rpt -pb design_1_multi_core_multi_ram_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 11 21:31:15 2024...
