$date
  Tue Sep 19 13:44:49 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module multiplexer8 $end
$var reg 8 ! d[7:0] $end
$var reg 3 " sel[2:0] $end
$var reg 1 # y $end
$upscope $end
$enddefinitions $end
#0
bUUUUUUUU !
bUUU "
U#
