<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h' l='152' type='std::tuple&lt;const ArgDescriptor *, const TargetRegisterClass *, LLT&gt; llvm::AMDGPUFunctionArgInfo::getPreloadedValue(llvm::AMDGPUFunctionArgInfo::PreloadedValue Value) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='88' ll='147' type='std::tuple&lt;const ArgDescriptor *, const TargetRegisterClass *, LLT&gt; llvm::AMDGPUFunctionArgInfo::getPreloadedValue(AMDGPUFunctionArgInfo::PreloadedValue Value) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='685' u='c' c='_ZNK4llvm21SIMachineFunctionInfo17getPreloadedValueENS_21AMDGPUFunctionArgInfo14PreloadedValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='689' u='c' c='_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1069' u='c' c='_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1076' u='c' c='_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1105' u='c' c='_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1108' u='c' c='_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1111' u='c' c='_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1116' u='c' c='_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1118' u='c' c='_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1120' u='c' c='_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2657' u='c' c='_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2665' u='c' c='_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2701' u='c' c='_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2704' u='c' c='_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2707' u='c' c='_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2712' u='c' c='_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2714' u='c' c='_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2716' u='c' c='_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745'/>
