INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aarusso/systolic_array/systolic_array.srcs/sources_1/bd/zynq/hdl/zynq_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zynq_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aarusso/systolic_array/systolic_array.srcs/sources_1/new/mac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aarusso/systolic_array/systolic_array.srcs/sim_1/new/nonsynth_clock_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nonsynth_clock_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aarusso/systolic_array/systolic_array.srcs/sim_1/new/nonsynth_reset_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nonsynth_reset_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aarusso/systolic_array/systolic_array.srcs/sources_1/new/systolic_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aarusso/systolic_array/systolic_array.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aarusso/systolic_array/systolic_array.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
