Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/ASUS.PIESC/Desktop/Logic Circuit Final Project Section-01/module_5/test_isim_beh.exe -prj C:/Users/ASUS.PIESC/Desktop/Logic Circuit Final Project Section-01/module_5/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/ASUS.PIESC/Desktop/Logic Circuit Final Project Section-01/module_5/fullAdder.v" into library work
Analyzing Verilog file "C:/Users/ASUS.PIESC/Desktop/Logic Circuit Final Project Section-01/module_5/wireOfSum.v" into library work
Analyzing Verilog file "C:/Users/ASUS.PIESC/Desktop/Logic Circuit Final Project Section-01/module_5/parking_capacity_counter.v" into library work
Analyzing Verilog file "C:/Users/ASUS.PIESC/Desktop/Logic Circuit Final Project Section-01/module_5/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module fullAdder
Compiling module wireOfSum
Compiling module parking_capacity_counter
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/ASUS.PIESC/Desktop/Logic Circuit Final Project Section-01/module_5/test_isim_beh.exe
Fuse Memory Usage: 27912 KB
Fuse CPU Usage: 406 ms
