
synthesis -f "fsm_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Fri May 30 20:31:37 2025


Command Line:  synthesis -f fsm_impl1_lattice.synproj -gui 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = detector_sequencia_110.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p D:/RTL_FPGA/SD2/VERILOG/aula9-fsm/impl1 (searchpath added)
-p D:/RTL_FPGA/SD2/VERILOG/aula9-fsm (searchpath added)
VHDL library = work
VHDL design file = D:/RTL_FPGA/SD2/VERILOG/aula9-fsm/detector_seq.vhd
NGD file = fsm_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="D:/RTL_FPGA/SD2/VERILOG/aula9-fsm/impl1"  />
Analyzing VHDL file d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd(4): " arg1="detector_sequencia_110" arg2="d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd(11): " arg1="behavioral" arg2="d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd" arg3="11"  />
unit detector_sequencia_110 is not yet analyzed. VHDL-1485
unit detector_sequencia_110 is not yet analyzed. VHDL-1485
d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd(4): executing detector_sequencia_110(behavioral)

    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd(32): " arg1="car" arg2="d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd" arg3="32"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd(44): " arg1="cnt" arg2="d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd" arg3="44"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd(45): " arg1="cnt" arg2="d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd" arg3="45"  />
    <postMsg mid="35921172" type="Info"    dynamic="1" navigation="2" arg0="d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd(57): " arg1="d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd" arg2="57"  />
    <postMsg mid="35921613" type="Warning" dynamic="1" navigation="2" arg0="d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd(60): " arg1="d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd" arg2="60"  />
    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd(9): " arg1="detector_sequencia_110" arg2="behavioral" arg3="d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd" arg4="9"  />
Top module name (VHDL): detector_sequencia_110
Last elaborated design is detector_sequencia_110(behavioral)
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Top-level module name = detector_sequencia_110.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="next_state[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="next_state[0]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="S1"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="S0"  />



    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="S1"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="S0"  />
GSR instance connected to net n691.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i1"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i2"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i3"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i4"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i5"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i6"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i7"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i8"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i9"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i10"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i11"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i12"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i13"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i14"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i15"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i16"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i17"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i18"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i19"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i20"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i21"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i22"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i23"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i24"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i25"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i26"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i27"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i28"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i29"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i30"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i31"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="cnt_31__I_0_i32"  />
    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in detector_sequencia_110_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="S1" arg2="S1"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="S0" arg2="S0"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="S0"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="4"  />

Design Results:
     97 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file fsm_impl1.ngd.

################### Begin Area Report (detector_sequencia_110)######################
Number of register bits => 2 of 44439 (0 % )
CCU2C => 33
FD1S3AX => 1
FD1S3IX => 1
GSR => 1
IB => 3
LUT4 => 51
OB => 2
PFUMX => 2
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 2
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : next_state_1_N_1_0, loads : 35
  Net : Y_c_1, loads : 34
  Net : current_state_0, loads : 34
  Net : cnt_31__N_69, loads : 17
  Net : cnt_31, loads : 3
  Net : cnt_30, loads : 3
  Net : cnt_29, loads : 3
  Net : cnt_28, loads : 3
  Net : cnt_27, loads : 3
  Net : cnt_26, loads : 3
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|  108.519 MHz|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 108.195  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.906  secs
--------------------------------------------------------------
