// Seed: 2220972676
module module_0 (
    output wand id_0,
    input tri1 id_1,
    output supply1 id_2
);
  wire id_4;
  reg  id_5;
  wire id_6;
  logic id_7, id_8 = id_5;
  wire id_9;
  assign id_7 = id_6 ? id_8 : id_1;
  always_ff @(*) id_5 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_0 (
    input wor id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri1 id_5,
    output supply0 id_6,
    input wor id_7
);
  wire id_9;
  id_10 :
  assert property (@(posedge -1'h0 <= id_5) 1)
  else $signed(87);
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4
  );
  logic id_11 = module_1;
endmodule
