
ControllerModule.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b194  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  0800b394  0800b394  0001b394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b40c  0800b40c  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  0800b40c  0800b40c  0001b40c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b414  0800b414  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b414  0800b414  0001b414  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b418  0800b418  0001b418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  0800b41c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009944  20000010  0800b42c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20009954  0800b42c  00029954  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002fd5e  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fad  00000000  00000000  0004fd9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002178  00000000  00000000  00054d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001f80  00000000  00000000  00056ec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00037420  00000000  00000000  00058e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029ce8  00000000  00000000  00090268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0015394c  00000000  00000000  000b9f50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0020d89c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008e9c  00000000  00000000  0020d8f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000010 	.word	0x20000010
 800021c:	00000000 	.word	0x00000000
 8000220:	0800b37c 	.word	0x0800b37c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000014 	.word	0x20000014
 800023c:	0800b37c 	.word	0x0800b37c

08000240 <__aeabi_uldivmod>:
 8000240:	b953      	cbnz	r3, 8000258 <__aeabi_uldivmod+0x18>
 8000242:	b94a      	cbnz	r2, 8000258 <__aeabi_uldivmod+0x18>
 8000244:	2900      	cmp	r1, #0
 8000246:	bf08      	it	eq
 8000248:	2800      	cmpeq	r0, #0
 800024a:	bf1c      	itt	ne
 800024c:	f04f 31ff 	movne.w	r1, #4294967295
 8000250:	f04f 30ff 	movne.w	r0, #4294967295
 8000254:	f000 b96e 	b.w	8000534 <__aeabi_idiv0>
 8000258:	f1ad 0c08 	sub.w	ip, sp, #8
 800025c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800026c:	b004      	add	sp, #16
 800026e:	4770      	bx	lr

08000270 <__udivmoddi4>:
 8000270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000274:	9d08      	ldr	r5, [sp, #32]
 8000276:	4604      	mov	r4, r0
 8000278:	468c      	mov	ip, r1
 800027a:	2b00      	cmp	r3, #0
 800027c:	f040 8083 	bne.w	8000386 <__udivmoddi4+0x116>
 8000280:	428a      	cmp	r2, r1
 8000282:	4617      	mov	r7, r2
 8000284:	d947      	bls.n	8000316 <__udivmoddi4+0xa6>
 8000286:	fab2 f282 	clz	r2, r2
 800028a:	b142      	cbz	r2, 800029e <__udivmoddi4+0x2e>
 800028c:	f1c2 0020 	rsb	r0, r2, #32
 8000290:	fa24 f000 	lsr.w	r0, r4, r0
 8000294:	4091      	lsls	r1, r2
 8000296:	4097      	lsls	r7, r2
 8000298:	ea40 0c01 	orr.w	ip, r0, r1
 800029c:	4094      	lsls	r4, r2
 800029e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002a2:	0c23      	lsrs	r3, r4, #16
 80002a4:	fbbc f6f8 	udiv	r6, ip, r8
 80002a8:	fa1f fe87 	uxth.w	lr, r7
 80002ac:	fb08 c116 	mls	r1, r8, r6, ip
 80002b0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002b4:	fb06 f10e 	mul.w	r1, r6, lr
 80002b8:	4299      	cmp	r1, r3
 80002ba:	d909      	bls.n	80002d0 <__udivmoddi4+0x60>
 80002bc:	18fb      	adds	r3, r7, r3
 80002be:	f106 30ff 	add.w	r0, r6, #4294967295
 80002c2:	f080 8119 	bcs.w	80004f8 <__udivmoddi4+0x288>
 80002c6:	4299      	cmp	r1, r3
 80002c8:	f240 8116 	bls.w	80004f8 <__udivmoddi4+0x288>
 80002cc:	3e02      	subs	r6, #2
 80002ce:	443b      	add	r3, r7
 80002d0:	1a5b      	subs	r3, r3, r1
 80002d2:	b2a4      	uxth	r4, r4
 80002d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80002d8:	fb08 3310 	mls	r3, r8, r0, r3
 80002dc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002e0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002e4:	45a6      	cmp	lr, r4
 80002e6:	d909      	bls.n	80002fc <__udivmoddi4+0x8c>
 80002e8:	193c      	adds	r4, r7, r4
 80002ea:	f100 33ff 	add.w	r3, r0, #4294967295
 80002ee:	f080 8105 	bcs.w	80004fc <__udivmoddi4+0x28c>
 80002f2:	45a6      	cmp	lr, r4
 80002f4:	f240 8102 	bls.w	80004fc <__udivmoddi4+0x28c>
 80002f8:	3802      	subs	r0, #2
 80002fa:	443c      	add	r4, r7
 80002fc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000300:	eba4 040e 	sub.w	r4, r4, lr
 8000304:	2600      	movs	r6, #0
 8000306:	b11d      	cbz	r5, 8000310 <__udivmoddi4+0xa0>
 8000308:	40d4      	lsrs	r4, r2
 800030a:	2300      	movs	r3, #0
 800030c:	e9c5 4300 	strd	r4, r3, [r5]
 8000310:	4631      	mov	r1, r6
 8000312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000316:	b902      	cbnz	r2, 800031a <__udivmoddi4+0xaa>
 8000318:	deff      	udf	#255	; 0xff
 800031a:	fab2 f282 	clz	r2, r2
 800031e:	2a00      	cmp	r2, #0
 8000320:	d150      	bne.n	80003c4 <__udivmoddi4+0x154>
 8000322:	1bcb      	subs	r3, r1, r7
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	fa1f f887 	uxth.w	r8, r7
 800032c:	2601      	movs	r6, #1
 800032e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000332:	0c21      	lsrs	r1, r4, #16
 8000334:	fb0e 331c 	mls	r3, lr, ip, r3
 8000338:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800033c:	fb08 f30c 	mul.w	r3, r8, ip
 8000340:	428b      	cmp	r3, r1
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0xe4>
 8000344:	1879      	adds	r1, r7, r1
 8000346:	f10c 30ff 	add.w	r0, ip, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0xe2>
 800034c:	428b      	cmp	r3, r1
 800034e:	f200 80e9 	bhi.w	8000524 <__udivmoddi4+0x2b4>
 8000352:	4684      	mov	ip, r0
 8000354:	1ac9      	subs	r1, r1, r3
 8000356:	b2a3      	uxth	r3, r4
 8000358:	fbb1 f0fe 	udiv	r0, r1, lr
 800035c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000360:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000364:	fb08 f800 	mul.w	r8, r8, r0
 8000368:	45a0      	cmp	r8, r4
 800036a:	d907      	bls.n	800037c <__udivmoddi4+0x10c>
 800036c:	193c      	adds	r4, r7, r4
 800036e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x10a>
 8000374:	45a0      	cmp	r8, r4
 8000376:	f200 80d9 	bhi.w	800052c <__udivmoddi4+0x2bc>
 800037a:	4618      	mov	r0, r3
 800037c:	eba4 0408 	sub.w	r4, r4, r8
 8000380:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000384:	e7bf      	b.n	8000306 <__udivmoddi4+0x96>
 8000386:	428b      	cmp	r3, r1
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x12e>
 800038a:	2d00      	cmp	r5, #0
 800038c:	f000 80b1 	beq.w	80004f2 <__udivmoddi4+0x282>
 8000390:	2600      	movs	r6, #0
 8000392:	e9c5 0100 	strd	r0, r1, [r5]
 8000396:	4630      	mov	r0, r6
 8000398:	4631      	mov	r1, r6
 800039a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039e:	fab3 f683 	clz	r6, r3
 80003a2:	2e00      	cmp	r6, #0
 80003a4:	d14a      	bne.n	800043c <__udivmoddi4+0x1cc>
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d302      	bcc.n	80003b0 <__udivmoddi4+0x140>
 80003aa:	4282      	cmp	r2, r0
 80003ac:	f200 80b8 	bhi.w	8000520 <__udivmoddi4+0x2b0>
 80003b0:	1a84      	subs	r4, r0, r2
 80003b2:	eb61 0103 	sbc.w	r1, r1, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	468c      	mov	ip, r1
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	d0a8      	beq.n	8000310 <__udivmoddi4+0xa0>
 80003be:	e9c5 4c00 	strd	r4, ip, [r5]
 80003c2:	e7a5      	b.n	8000310 <__udivmoddi4+0xa0>
 80003c4:	f1c2 0320 	rsb	r3, r2, #32
 80003c8:	fa20 f603 	lsr.w	r6, r0, r3
 80003cc:	4097      	lsls	r7, r2
 80003ce:	fa01 f002 	lsl.w	r0, r1, r2
 80003d2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d6:	40d9      	lsrs	r1, r3
 80003d8:	4330      	orrs	r0, r6
 80003da:	0c03      	lsrs	r3, r0, #16
 80003dc:	fbb1 f6fe 	udiv	r6, r1, lr
 80003e0:	fa1f f887 	uxth.w	r8, r7
 80003e4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ec:	fb06 f108 	mul.w	r1, r6, r8
 80003f0:	4299      	cmp	r1, r3
 80003f2:	fa04 f402 	lsl.w	r4, r4, r2
 80003f6:	d909      	bls.n	800040c <__udivmoddi4+0x19c>
 80003f8:	18fb      	adds	r3, r7, r3
 80003fa:	f106 3cff 	add.w	ip, r6, #4294967295
 80003fe:	f080 808d 	bcs.w	800051c <__udivmoddi4+0x2ac>
 8000402:	4299      	cmp	r1, r3
 8000404:	f240 808a 	bls.w	800051c <__udivmoddi4+0x2ac>
 8000408:	3e02      	subs	r6, #2
 800040a:	443b      	add	r3, r7
 800040c:	1a5b      	subs	r3, r3, r1
 800040e:	b281      	uxth	r1, r0
 8000410:	fbb3 f0fe 	udiv	r0, r3, lr
 8000414:	fb0e 3310 	mls	r3, lr, r0, r3
 8000418:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800041c:	fb00 f308 	mul.w	r3, r0, r8
 8000420:	428b      	cmp	r3, r1
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x1c4>
 8000424:	1879      	adds	r1, r7, r1
 8000426:	f100 3cff 	add.w	ip, r0, #4294967295
 800042a:	d273      	bcs.n	8000514 <__udivmoddi4+0x2a4>
 800042c:	428b      	cmp	r3, r1
 800042e:	d971      	bls.n	8000514 <__udivmoddi4+0x2a4>
 8000430:	3802      	subs	r0, #2
 8000432:	4439      	add	r1, r7
 8000434:	1acb      	subs	r3, r1, r3
 8000436:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800043a:	e778      	b.n	800032e <__udivmoddi4+0xbe>
 800043c:	f1c6 0c20 	rsb	ip, r6, #32
 8000440:	fa03 f406 	lsl.w	r4, r3, r6
 8000444:	fa22 f30c 	lsr.w	r3, r2, ip
 8000448:	431c      	orrs	r4, r3
 800044a:	fa20 f70c 	lsr.w	r7, r0, ip
 800044e:	fa01 f306 	lsl.w	r3, r1, r6
 8000452:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000456:	fa21 f10c 	lsr.w	r1, r1, ip
 800045a:	431f      	orrs	r7, r3
 800045c:	0c3b      	lsrs	r3, r7, #16
 800045e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000462:	fa1f f884 	uxth.w	r8, r4
 8000466:	fb0e 1119 	mls	r1, lr, r9, r1
 800046a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800046e:	fb09 fa08 	mul.w	sl, r9, r8
 8000472:	458a      	cmp	sl, r1
 8000474:	fa02 f206 	lsl.w	r2, r2, r6
 8000478:	fa00 f306 	lsl.w	r3, r0, r6
 800047c:	d908      	bls.n	8000490 <__udivmoddi4+0x220>
 800047e:	1861      	adds	r1, r4, r1
 8000480:	f109 30ff 	add.w	r0, r9, #4294967295
 8000484:	d248      	bcs.n	8000518 <__udivmoddi4+0x2a8>
 8000486:	458a      	cmp	sl, r1
 8000488:	d946      	bls.n	8000518 <__udivmoddi4+0x2a8>
 800048a:	f1a9 0902 	sub.w	r9, r9, #2
 800048e:	4421      	add	r1, r4
 8000490:	eba1 010a 	sub.w	r1, r1, sl
 8000494:	b2bf      	uxth	r7, r7
 8000496:	fbb1 f0fe 	udiv	r0, r1, lr
 800049a:	fb0e 1110 	mls	r1, lr, r0, r1
 800049e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004a2:	fb00 f808 	mul.w	r8, r0, r8
 80004a6:	45b8      	cmp	r8, r7
 80004a8:	d907      	bls.n	80004ba <__udivmoddi4+0x24a>
 80004aa:	19e7      	adds	r7, r4, r7
 80004ac:	f100 31ff 	add.w	r1, r0, #4294967295
 80004b0:	d22e      	bcs.n	8000510 <__udivmoddi4+0x2a0>
 80004b2:	45b8      	cmp	r8, r7
 80004b4:	d92c      	bls.n	8000510 <__udivmoddi4+0x2a0>
 80004b6:	3802      	subs	r0, #2
 80004b8:	4427      	add	r7, r4
 80004ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004be:	eba7 0708 	sub.w	r7, r7, r8
 80004c2:	fba0 8902 	umull	r8, r9, r0, r2
 80004c6:	454f      	cmp	r7, r9
 80004c8:	46c6      	mov	lr, r8
 80004ca:	4649      	mov	r1, r9
 80004cc:	d31a      	bcc.n	8000504 <__udivmoddi4+0x294>
 80004ce:	d017      	beq.n	8000500 <__udivmoddi4+0x290>
 80004d0:	b15d      	cbz	r5, 80004ea <__udivmoddi4+0x27a>
 80004d2:	ebb3 020e 	subs.w	r2, r3, lr
 80004d6:	eb67 0701 	sbc.w	r7, r7, r1
 80004da:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004de:	40f2      	lsrs	r2, r6
 80004e0:	ea4c 0202 	orr.w	r2, ip, r2
 80004e4:	40f7      	lsrs	r7, r6
 80004e6:	e9c5 2700 	strd	r2, r7, [r5]
 80004ea:	2600      	movs	r6, #0
 80004ec:	4631      	mov	r1, r6
 80004ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f2:	462e      	mov	r6, r5
 80004f4:	4628      	mov	r0, r5
 80004f6:	e70b      	b.n	8000310 <__udivmoddi4+0xa0>
 80004f8:	4606      	mov	r6, r0
 80004fa:	e6e9      	b.n	80002d0 <__udivmoddi4+0x60>
 80004fc:	4618      	mov	r0, r3
 80004fe:	e6fd      	b.n	80002fc <__udivmoddi4+0x8c>
 8000500:	4543      	cmp	r3, r8
 8000502:	d2e5      	bcs.n	80004d0 <__udivmoddi4+0x260>
 8000504:	ebb8 0e02 	subs.w	lr, r8, r2
 8000508:	eb69 0104 	sbc.w	r1, r9, r4
 800050c:	3801      	subs	r0, #1
 800050e:	e7df      	b.n	80004d0 <__udivmoddi4+0x260>
 8000510:	4608      	mov	r0, r1
 8000512:	e7d2      	b.n	80004ba <__udivmoddi4+0x24a>
 8000514:	4660      	mov	r0, ip
 8000516:	e78d      	b.n	8000434 <__udivmoddi4+0x1c4>
 8000518:	4681      	mov	r9, r0
 800051a:	e7b9      	b.n	8000490 <__udivmoddi4+0x220>
 800051c:	4666      	mov	r6, ip
 800051e:	e775      	b.n	800040c <__udivmoddi4+0x19c>
 8000520:	4630      	mov	r0, r6
 8000522:	e74a      	b.n	80003ba <__udivmoddi4+0x14a>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	4439      	add	r1, r7
 800052a:	e713      	b.n	8000354 <__udivmoddi4+0xe4>
 800052c:	3802      	subs	r0, #2
 800052e:	443c      	add	r4, r7
 8000530:	e724      	b.n	800037c <__udivmoddi4+0x10c>
 8000532:	bf00      	nop

08000534 <__aeabi_idiv0>:
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop

08000538 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 800053c:	bf00      	nop
 800053e:	46bd      	mov	sp, r7
 8000540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000544:	4770      	bx	lr

08000546 <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000546:	b480      	push	{r7}
 8000548:	b083      	sub	sp, #12
 800054a:	af00      	add	r7, sp, #0
 800054c:	6078      	str	r0, [r7, #4]
 800054e:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000550:	bf00      	nop
 8000552:	370c      	adds	r7, #12
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr

0800055c <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000560:	bf00      	nop
 8000562:	46bd      	mov	sp, r7
 8000564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000568:	4770      	bx	lr
	...

0800056c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800056c:	b480      	push	{r7}
 800056e:	b085      	sub	sp, #20
 8000570:	af00      	add	r7, sp, #0
 8000572:	60f8      	str	r0, [r7, #12]
 8000574:	60b9      	str	r1, [r7, #8]
 8000576:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	4a07      	ldr	r2, [pc, #28]	; (8000598 <vApplicationGetIdleTaskMemory+0x2c>)
 800057c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800057e:	68bb      	ldr	r3, [r7, #8]
 8000580:	4a06      	ldr	r2, [pc, #24]	; (800059c <vApplicationGetIdleTaskMemory+0x30>)
 8000582:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	2280      	movs	r2, #128	; 0x80
 8000588:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800058a:	bf00      	nop
 800058c:	3714      	adds	r7, #20
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	2000002c 	.word	0x2000002c
 800059c:	20000084 	.word	0x20000084

080005a0 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 80005a0:	b480      	push	{r7}
 80005a2:	b085      	sub	sp, #20
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	60f8      	str	r0, [r7, #12]
 80005a8:	60b9      	str	r1, [r7, #8]
 80005aa:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	4a07      	ldr	r2, [pc, #28]	; (80005cc <vApplicationGetTimerTaskMemory+0x2c>)
 80005b0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80005b2:	68bb      	ldr	r3, [r7, #8]
 80005b4:	4a06      	ldr	r2, [pc, #24]	; (80005d0 <vApplicationGetTimerTaskMemory+0x30>)
 80005b6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80005be:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005c0:	bf00      	nop
 80005c2:	3714      	adds	r7, #20
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr
 80005cc:	20000284 	.word	0x20000284
 80005d0:	200002dc 	.word	0x200002dc

080005d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d4:	b5b0      	push	{r4, r5, r7, lr}
 80005d6:	b090      	sub	sp, #64	; 0x40
 80005d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005da:	f001 fcac 	bl	8001f36 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005de:	f000 f85f 	bl	80006a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e2:	f000 fdbb 	bl	800115c <MX_GPIO_Init>
  MX_ADC1_Init();
 80005e6:	f000 f92d 	bl	8000844 <MX_ADC1_Init>
  MX_ADC3_Init();
 80005ea:	f000 f97d 	bl	80008e8 <MX_ADC3_Init>
  MX_CRC_Init();
 80005ee:	f000 f9cd 	bl	800098c <MX_CRC_Init>
  MX_DMA2D_Init();
 80005f2:	f000 f9ed 	bl	80009d0 <MX_DMA2D_Init>
  MX_DSIHOST_DSI_Init();
 80005f6:	f000 fa23 	bl	8000a40 <MX_DSIHOST_DSI_Init>
//  MX_RTC_Init();
//  MX_SAI1_Init();
//  MX_SAI2_Init();
//  MX_SDMMC2_MMC_Init();
//  MX_SPDIFRX_Init();
  MX_SPI2_Init();
 80005fa:	f000 fb21 	bl	8000c40 <MX_SPI2_Init>
  MX_TIM1_Init();
 80005fe:	f000 fb5b 	bl	8000cb8 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000602:	f000 fbad 	bl	8000d60 <MX_TIM3_Init>
  MX_TIM10_Init();
 8000606:	f000 fc05 	bl	8000e14 <MX_TIM10_Init>
  MX_TIM11_Init();
 800060a:	f000 fc51 	bl	8000eb0 <MX_TIM11_Init>
  MX_TIM12_Init();
 800060e:	f000 fc9d 	bl	8000f4c <MX_TIM12_Init>
  MX_UART5_Init();
 8000612:	f000 fce1 	bl	8000fd8 <MX_UART5_Init>
  MX_USART1_UART_Init();
 8000616:	f000 fd0f 	bl	8001038 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800061a:	f000 fd3d 	bl	8001098 <MX_USART6_UART_Init>
  MX_USB_OTG_HS_PCD_Init();
 800061e:	f000 fd6b 	bl	80010f8 <MX_USB_OTG_HS_PCD_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of Binary_Sem */
  osSemaphoreDef(Binary_Sem);
 8000622:	2300      	movs	r3, #0
 8000624:	63bb      	str	r3, [r7, #56]	; 0x38
 8000626:	2300      	movs	r3, #0
 8000628:	63fb      	str	r3, [r7, #60]	; 0x3c
  Binary_SemHandle = osSemaphoreCreate(osSemaphore(Binary_Sem), 1);
 800062a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800062e:	2101      	movs	r1, #1
 8000630:	4618      	mov	r0, r3
 8000632:	f008 f8f6 	bl	8008822 <osSemaphoreCreate>
 8000636:	4603      	mov	r3, r0
 8000638:	4a14      	ldr	r2, [pc, #80]	; (800068c <main+0xb8>)
 800063a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task1 */
  osThreadDef(Task1, Task1_App, osPriorityNormal, 0, 4096);
 800063c:	4b14      	ldr	r3, [pc, #80]	; (8000690 <main+0xbc>)
 800063e:	f107 041c 	add.w	r4, r7, #28
 8000642:	461d      	mov	r5, r3
 8000644:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000646:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000648:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800064c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task1Handle = osThreadCreate(osThread(Task1), NULL);
 8000650:	f107 031c 	add.w	r3, r7, #28
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f008 f883 	bl	8008762 <osThreadCreate>
 800065c:	4603      	mov	r3, r0
 800065e:	4a0d      	ldr	r2, [pc, #52]	; (8000694 <main+0xc0>)
 8000660:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task2 */
  osThreadDef(Task2, Task2_App, osPriorityIdle, 0, 128);
 8000662:	4b0d      	ldr	r3, [pc, #52]	; (8000698 <main+0xc4>)
 8000664:	463c      	mov	r4, r7
 8000666:	461d      	mov	r5, r3
 8000668:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800066a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800066c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000670:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task2Handle = osThreadCreate(osThread(Task2), NULL);
 8000674:	463b      	mov	r3, r7
 8000676:	2100      	movs	r1, #0
 8000678:	4618      	mov	r0, r3
 800067a:	f008 f872 	bl	8008762 <osThreadCreate>
 800067e:	4603      	mov	r3, r0
 8000680:	4a06      	ldr	r2, [pc, #24]	; (800069c <main+0xc8>)
 8000682:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000684:	f008 f866 	bl	8008754 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000688:	e7fe      	b.n	8000688 <main+0xb4>
 800068a:	bf00      	nop
 800068c:	2000979c 	.word	0x2000979c
 8000690:	0800b3a4 	.word	0x0800b3a4
 8000694:	20009454 	.word	0x20009454
 8000698:	0800b3c0 	.word	0x0800b3c0
 800069c:	200096bc 	.word	0x200096bc

080006a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b0b8      	sub	sp, #224	; 0xe0
 80006a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80006aa:	2234      	movs	r2, #52	; 0x34
 80006ac:	2100      	movs	r1, #0
 80006ae:	4618      	mov	r0, r3
 80006b0:	f00a fe5c 	bl	800b36c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
 80006bc:	605a      	str	r2, [r3, #4]
 80006be:	609a      	str	r2, [r3, #8]
 80006c0:	60da      	str	r2, [r3, #12]
 80006c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80006c4:	f107 0308 	add.w	r3, r7, #8
 80006c8:	2290      	movs	r2, #144	; 0x90
 80006ca:	2100      	movs	r1, #0
 80006cc:	4618      	mov	r0, r3
 80006ce:	f00a fe4d 	bl	800b36c <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006d2:	f004 fb8b 	bl	8004dec <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d6:	4b58      	ldr	r3, [pc, #352]	; (8000838 <SystemClock_Config+0x198>)
 80006d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006da:	4a57      	ldr	r2, [pc, #348]	; (8000838 <SystemClock_Config+0x198>)
 80006dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006e0:	6413      	str	r3, [r2, #64]	; 0x40
 80006e2:	4b55      	ldr	r3, [pc, #340]	; (8000838 <SystemClock_Config+0x198>)
 80006e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006ea:	607b      	str	r3, [r7, #4]
 80006ec:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006ee:	4b53      	ldr	r3, [pc, #332]	; (800083c <SystemClock_Config+0x19c>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4a52      	ldr	r2, [pc, #328]	; (800083c <SystemClock_Config+0x19c>)
 80006f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006f8:	6013      	str	r3, [r2, #0]
 80006fa:	4b50      	ldr	r3, [pc, #320]	; (800083c <SystemClock_Config+0x19c>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000702:	603b      	str	r3, [r7, #0]
 8000704:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000706:	230b      	movs	r3, #11
 8000708:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800070c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000710:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000714:	2301      	movs	r3, #1
 8000716:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800071a:	2310      	movs	r3, #16
 800071c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000720:	2301      	movs	r3, #1
 8000722:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000726:	2302      	movs	r3, #2
 8000728:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800072c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000730:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000734:	2319      	movs	r3, #25
 8000736:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 432;
 800073a:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 800073e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000742:	2302      	movs	r3, #2
 8000744:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000748:	2304      	movs	r3, #4
 800074a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800074e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000752:	4618      	mov	r0, r3
 8000754:	f004 fbaa 	bl	8004eac <HAL_RCC_OscConfig>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800075e:	f000 fe7d 	bl	800145c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000762:	f004 fb53 	bl	8004e0c <HAL_PWREx_EnableOverDrive>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800076c:	f000 fe76 	bl	800145c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000770:	230f      	movs	r3, #15
 8000772:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000776:	2302      	movs	r3, #2
 8000778:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800077c:	2300      	movs	r3, #0
 800077e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000782:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000786:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800078a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800078e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000792:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000796:	2107      	movs	r1, #7
 8000798:	4618      	mov	r0, r3
 800079a:	f004 fe35 	bl	8005408 <HAL_RCC_ClockConfig>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <SystemClock_Config+0x108>
  {
    Error_Handler();
 80007a4:	f000 fe5a 	bl	800145c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX|RCC_PERIPHCLK_LTDC
 80007a8:	4b25      	ldr	r3, [pc, #148]	; (8000840 <SystemClock_Config+0x1a0>)
 80007aa:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_USART6|RCC_PERIPHCLK_UART5
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_SAI2
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C4
                              |RCC_PERIPHCLK_SDMMC2|RCC_PERIPHCLK_CLK48
                              |RCC_PERIPHCLK_CEC;
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80007ac:	23c0      	movs	r3, #192	; 0xc0
 80007ae:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 80007b0:	2302      	movs	r3, #2
 80007b2:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80007b4:	2302      	movs	r3, #2
 80007b6:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 80007b8:	2302      	movs	r3, #2
 80007ba:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80007bc:	23c0      	movs	r3, #192	; 0xc0
 80007be:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80007c0:	2302      	movs	r3, #2
 80007c2:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 3;
 80007c4:	2303      	movs	r3, #3
 80007c6:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 80007c8:	2301      	movs	r3, #1
 80007ca:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLI2SDivQ = 1;
 80007cc:	2301      	movs	r3, #1
 80007ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 80007d0:	2301      	movs	r3, #1
 80007d2:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80007d4:	2300      	movs	r3, #0
 80007d6:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80007d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007dc:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI;
 80007de:	2300      	movs	r3, #0
 80007e0:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 80007e2:	2300      	movs	r3, #0
 80007e4:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80007e6:	2300      	movs	r3, #0
 80007e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80007ea:	2300      	movs	r3, #0
 80007ec:	65fb      	str	r3, [r7, #92]	; 0x5c
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 80007ee:	2300      	movs	r3, #0
 80007f0:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80007f2:	2300      	movs	r3, #0
 80007f4:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 80007f6:	2300      	movs	r3, #0
 80007f8:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInitStruct.CecClockSelection = RCC_CECCLKSOURCE_HSI;
 80007fa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80007fe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8000802:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000806:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInitStruct.Sdmmc2ClockSelection = RCC_SDMMC2CLKSOURCE_CLK48;
 800080a:	2300      	movs	r3, #0
 800080c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000810:	f107 0308 	add.w	r3, r7, #8
 8000814:	4618      	mov	r0, r3
 8000816:	f005 f863 	bl	80058e0 <HAL_RCCEx_PeriphCLKConfig>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <SystemClock_Config+0x184>
  {
    Error_Handler();
 8000820:	f000 fe1c 	bl	800145c <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8000824:	2200      	movs	r2, #0
 8000826:	2100      	movs	r1, #0
 8000828:	2000      	movs	r0, #0
 800082a:	f004 fed9 	bl	80055e0 <HAL_RCC_MCOConfig>
}
 800082e:	bf00      	nop
 8000830:	37e0      	adds	r7, #224	; 0xe0
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	40023800 	.word	0x40023800
 800083c:	40007000 	.word	0x40007000
 8000840:	057a4c68 	.word	0x057a4c68

08000844 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b084      	sub	sp, #16
 8000848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800084a:	463b      	mov	r3, r7
 800084c:	2200      	movs	r2, #0
 800084e:	601a      	str	r2, [r3, #0]
 8000850:	605a      	str	r2, [r3, #4]
 8000852:	609a      	str	r2, [r3, #8]
 8000854:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000856:	4b21      	ldr	r3, [pc, #132]	; (80008dc <MX_ADC1_Init+0x98>)
 8000858:	4a21      	ldr	r2, [pc, #132]	; (80008e0 <MX_ADC1_Init+0x9c>)
 800085a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800085c:	4b1f      	ldr	r3, [pc, #124]	; (80008dc <MX_ADC1_Init+0x98>)
 800085e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000862:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000864:	4b1d      	ldr	r3, [pc, #116]	; (80008dc <MX_ADC1_Init+0x98>)
 8000866:	2200      	movs	r2, #0
 8000868:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800086a:	4b1c      	ldr	r3, [pc, #112]	; (80008dc <MX_ADC1_Init+0x98>)
 800086c:	2200      	movs	r2, #0
 800086e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000870:	4b1a      	ldr	r3, [pc, #104]	; (80008dc <MX_ADC1_Init+0x98>)
 8000872:	2200      	movs	r2, #0
 8000874:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000876:	4b19      	ldr	r3, [pc, #100]	; (80008dc <MX_ADC1_Init+0x98>)
 8000878:	2200      	movs	r2, #0
 800087a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800087e:	4b17      	ldr	r3, [pc, #92]	; (80008dc <MX_ADC1_Init+0x98>)
 8000880:	2200      	movs	r2, #0
 8000882:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000884:	4b15      	ldr	r3, [pc, #84]	; (80008dc <MX_ADC1_Init+0x98>)
 8000886:	4a17      	ldr	r2, [pc, #92]	; (80008e4 <MX_ADC1_Init+0xa0>)
 8000888:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800088a:	4b14      	ldr	r3, [pc, #80]	; (80008dc <MX_ADC1_Init+0x98>)
 800088c:	2200      	movs	r2, #0
 800088e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000890:	4b12      	ldr	r3, [pc, #72]	; (80008dc <MX_ADC1_Init+0x98>)
 8000892:	2201      	movs	r2, #1
 8000894:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000896:	4b11      	ldr	r3, [pc, #68]	; (80008dc <MX_ADC1_Init+0x98>)
 8000898:	2200      	movs	r2, #0
 800089a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800089e:	4b0f      	ldr	r3, [pc, #60]	; (80008dc <MX_ADC1_Init+0x98>)
 80008a0:	2201      	movs	r2, #1
 80008a2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008a4:	480d      	ldr	r0, [pc, #52]	; (80008dc <MX_ADC1_Init+0x98>)
 80008a6:	f001 fb97 	bl	8001fd8 <HAL_ADC_Init>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80008b0:	f000 fdd4 	bl	800145c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80008b4:	230c      	movs	r3, #12
 80008b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008b8:	2301      	movs	r3, #1
 80008ba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80008bc:	2300      	movs	r3, #0
 80008be:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008c0:	463b      	mov	r3, r7
 80008c2:	4619      	mov	r1, r3
 80008c4:	4805      	ldr	r0, [pc, #20]	; (80008dc <MX_ADC1_Init+0x98>)
 80008c6:	f001 fbcb 	bl	8002060 <HAL_ADC_ConfigChannel>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80008d0:	f000 fdc4 	bl	800145c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008d4:	bf00      	nop
 80008d6:	3710      	adds	r7, #16
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	20009458 	.word	0x20009458
 80008e0:	40012000 	.word	0x40012000
 80008e4:	0f000001 	.word	0x0f000001

080008e8 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008ee:	463b      	mov	r3, r7
 80008f0:	2200      	movs	r2, #0
 80008f2:	601a      	str	r2, [r3, #0]
 80008f4:	605a      	str	r2, [r3, #4]
 80008f6:	609a      	str	r2, [r3, #8]
 80008f8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80008fa:	4b21      	ldr	r3, [pc, #132]	; (8000980 <MX_ADC3_Init+0x98>)
 80008fc:	4a21      	ldr	r2, [pc, #132]	; (8000984 <MX_ADC3_Init+0x9c>)
 80008fe:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000900:	4b1f      	ldr	r3, [pc, #124]	; (8000980 <MX_ADC3_Init+0x98>)
 8000902:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000906:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000908:	4b1d      	ldr	r3, [pc, #116]	; (8000980 <MX_ADC3_Init+0x98>)
 800090a:	2200      	movs	r2, #0
 800090c:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800090e:	4b1c      	ldr	r3, [pc, #112]	; (8000980 <MX_ADC3_Init+0x98>)
 8000910:	2200      	movs	r2, #0
 8000912:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000914:	4b1a      	ldr	r3, [pc, #104]	; (8000980 <MX_ADC3_Init+0x98>)
 8000916:	2200      	movs	r2, #0
 8000918:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800091a:	4b19      	ldr	r3, [pc, #100]	; (8000980 <MX_ADC3_Init+0x98>)
 800091c:	2200      	movs	r2, #0
 800091e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000922:	4b17      	ldr	r3, [pc, #92]	; (8000980 <MX_ADC3_Init+0x98>)
 8000924:	2200      	movs	r2, #0
 8000926:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000928:	4b15      	ldr	r3, [pc, #84]	; (8000980 <MX_ADC3_Init+0x98>)
 800092a:	4a17      	ldr	r2, [pc, #92]	; (8000988 <MX_ADC3_Init+0xa0>)
 800092c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800092e:	4b14      	ldr	r3, [pc, #80]	; (8000980 <MX_ADC3_Init+0x98>)
 8000930:	2200      	movs	r2, #0
 8000932:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000934:	4b12      	ldr	r3, [pc, #72]	; (8000980 <MX_ADC3_Init+0x98>)
 8000936:	2201      	movs	r2, #1
 8000938:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800093a:	4b11      	ldr	r3, [pc, #68]	; (8000980 <MX_ADC3_Init+0x98>)
 800093c:	2200      	movs	r2, #0
 800093e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000942:	4b0f      	ldr	r3, [pc, #60]	; (8000980 <MX_ADC3_Init+0x98>)
 8000944:	2201      	movs	r2, #1
 8000946:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000948:	480d      	ldr	r0, [pc, #52]	; (8000980 <MX_ADC3_Init+0x98>)
 800094a:	f001 fb45 	bl	8001fd8 <HAL_ADC_Init>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000954:	f000 fd82 	bl	800145c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000958:	2306      	movs	r3, #6
 800095a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800095c:	2301      	movs	r3, #1
 800095e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000960:	2300      	movs	r3, #0
 8000962:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000964:	463b      	mov	r3, r7
 8000966:	4619      	mov	r1, r3
 8000968:	4805      	ldr	r0, [pc, #20]	; (8000980 <MX_ADC3_Init+0x98>)
 800096a:	f001 fb79 	bl	8002060 <HAL_ADC_ConfigChannel>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000974:	f000 fd72 	bl	800145c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000978:	bf00      	nop
 800097a:	3710      	adds	r7, #16
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	200094a0 	.word	0x200094a0
 8000984:	40012200 	.word	0x40012200
 8000988:	0f000001 	.word	0x0f000001

0800098c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000990:	4b0d      	ldr	r3, [pc, #52]	; (80009c8 <MX_CRC_Init+0x3c>)
 8000992:	4a0e      	ldr	r2, [pc, #56]	; (80009cc <MX_CRC_Init+0x40>)
 8000994:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000996:	4b0c      	ldr	r3, [pc, #48]	; (80009c8 <MX_CRC_Init+0x3c>)
 8000998:	2200      	movs	r2, #0
 800099a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800099c:	4b0a      	ldr	r3, [pc, #40]	; (80009c8 <MX_CRC_Init+0x3c>)
 800099e:	2200      	movs	r2, #0
 80009a0:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80009a2:	4b09      	ldr	r3, [pc, #36]	; (80009c8 <MX_CRC_Init+0x3c>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80009a8:	4b07      	ldr	r3, [pc, #28]	; (80009c8 <MX_CRC_Init+0x3c>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80009ae:	4b06      	ldr	r3, [pc, #24]	; (80009c8 <MX_CRC_Init+0x3c>)
 80009b0:	2201      	movs	r2, #1
 80009b2:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80009b4:	4804      	ldr	r0, [pc, #16]	; (80009c8 <MX_CRC_Init+0x3c>)
 80009b6:	f001 ff81 	bl	80028bc <HAL_CRC_Init>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80009c0:	f000 fd4c 	bl	800145c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80009c4:	bf00      	nop
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	200091d4 	.word	0x200091d4
 80009cc:	40023000 	.word	0x40023000

080009d0 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80009d4:	4b18      	ldr	r3, [pc, #96]	; (8000a38 <MX_DMA2D_Init+0x68>)
 80009d6:	4a19      	ldr	r2, [pc, #100]	; (8000a3c <MX_DMA2D_Init+0x6c>)
 80009d8:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80009da:	4b17      	ldr	r3, [pc, #92]	; (8000a38 <MX_DMA2D_Init+0x68>)
 80009dc:	2200      	movs	r2, #0
 80009de:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80009e0:	4b15      	ldr	r3, [pc, #84]	; (8000a38 <MX_DMA2D_Init+0x68>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80009e6:	4b14      	ldr	r3, [pc, #80]	; (8000a38 <MX_DMA2D_Init+0x68>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80009ec:	4b12      	ldr	r3, [pc, #72]	; (8000a38 <MX_DMA2D_Init+0x68>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	639a      	str	r2, [r3, #56]	; 0x38
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80009f2:	4b11      	ldr	r3, [pc, #68]	; (8000a38 <MX_DMA2D_Init+0x68>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80009f8:	4b0f      	ldr	r3, [pc, #60]	; (8000a38 <MX_DMA2D_Init+0x68>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	641a      	str	r2, [r3, #64]	; 0x40
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80009fe:	4b0e      	ldr	r3, [pc, #56]	; (8000a38 <MX_DMA2D_Init+0x68>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	645a      	str	r2, [r3, #68]	; 0x44
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA;
 8000a04:	4b0c      	ldr	r3, [pc, #48]	; (8000a38 <MX_DMA2D_Init+0x68>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	649a      	str	r2, [r3, #72]	; 0x48
  hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR;
 8000a0a:	4b0b      	ldr	r3, [pc, #44]	; (8000a38 <MX_DMA2D_Init+0x68>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000a10:	4809      	ldr	r0, [pc, #36]	; (8000a38 <MX_DMA2D_Init+0x68>)
 8000a12:	f002 f83d 	bl	8002a90 <HAL_DMA2D_Init>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <MX_DMA2D_Init+0x50>
  {
    Error_Handler();
 8000a1c:	f000 fd1e 	bl	800145c <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000a20:	2101      	movs	r1, #1
 8000a22:	4805      	ldr	r0, [pc, #20]	; (8000a38 <MX_DMA2D_Init+0x68>)
 8000a24:	f002 f99e 	bl	8002d64 <HAL_DMA2D_ConfigLayer>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <MX_DMA2D_Init+0x62>
  {
    Error_Handler();
 8000a2e:	f000 fd15 	bl	800145c <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000a32:	bf00      	nop
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	200096c0 	.word	0x200096c0
 8000a3c:	4002b000 	.word	0x4002b000

08000a40 <MX_DSIHOST_DSI_Init>:
  * @brief DSIHOST Initialization Function
  * @param None
  * @retval None
  */
static void MX_DSIHOST_DSI_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b0aa      	sub	sp, #168	; 0xa8
 8000a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DSIHOST_Init 0 */

  /* USER CODE END DSIHOST_Init 0 */

  DSI_PLLInitTypeDef PLLInit = {0};
 8000a46:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]
 8000a4e:	605a      	str	r2, [r3, #4]
 8000a50:	609a      	str	r2, [r3, #8]
  DSI_HOST_TimeoutTypeDef HostTimeouts = {0};
 8000a52:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000a56:	2224      	movs	r2, #36	; 0x24
 8000a58:	2100      	movs	r1, #0
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f00a fc86 	bl	800b36c <memset>
  DSI_PHY_TimerTypeDef PhyTimings = {0};
 8000a60:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000a64:	2200      	movs	r2, #0
 8000a66:	601a      	str	r2, [r3, #0]
 8000a68:	605a      	str	r2, [r3, #4]
 8000a6a:	609a      	str	r2, [r3, #8]
 8000a6c:	60da      	str	r2, [r3, #12]
 8000a6e:	611a      	str	r2, [r3, #16]
 8000a70:	615a      	str	r2, [r3, #20]
  DSI_LPCmdTypeDef LPCmd = {0};
 8000a72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a76:	2234      	movs	r2, #52	; 0x34
 8000a78:	2100      	movs	r1, #0
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f00a fc76 	bl	800b36c <memset>
  DSI_CmdCfgTypeDef CmdCfg = {0};
 8000a80:	463b      	mov	r3, r7
 8000a82:	222c      	movs	r2, #44	; 0x2c
 8000a84:	2100      	movs	r1, #0
 8000a86:	4618      	mov	r0, r3
 8000a88:	f00a fc70 	bl	800b36c <memset>

  /* USER CODE BEGIN DSIHOST_Init 1 */

  /* USER CODE END DSIHOST_Init 1 */
  hdsi.Instance = DSI;
 8000a8c:	4b6a      	ldr	r3, [pc, #424]	; (8000c38 <MX_DSIHOST_DSI_Init+0x1f8>)
 8000a8e:	4a6b      	ldr	r2, [pc, #428]	; (8000c3c <MX_DSIHOST_DSI_Init+0x1fc>)
 8000a90:	601a      	str	r2, [r3, #0]
  hdsi.Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 8000a92:	4b69      	ldr	r3, [pc, #420]	; (8000c38 <MX_DSIHOST_DSI_Init+0x1f8>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	605a      	str	r2, [r3, #4]
  hdsi.Init.TXEscapeCkdiv = 4;
 8000a98:	4b67      	ldr	r3, [pc, #412]	; (8000c38 <MX_DSIHOST_DSI_Init+0x1f8>)
 8000a9a:	2204      	movs	r2, #4
 8000a9c:	609a      	str	r2, [r3, #8]
  hdsi.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 8000a9e:	4b66      	ldr	r3, [pc, #408]	; (8000c38 <MX_DSIHOST_DSI_Init+0x1f8>)
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	60da      	str	r2, [r3, #12]
  PLLInit.PLLNDIV = 20;
 8000aa4:	2314      	movs	r3, #20
 8000aa6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  PLLInit.PLLIDF = DSI_PLL_IN_DIV1;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  PLLInit.PLLODF = DSI_PLL_OUT_DIV1;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_DSI_Init(&hdsi, &PLLInit) != HAL_OK)
 8000ab6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000aba:	4619      	mov	r1, r3
 8000abc:	485e      	ldr	r0, [pc, #376]	; (8000c38 <MX_DSIHOST_DSI_Init+0x1f8>)
 8000abe:	f002 f9ef 	bl	8002ea0 <HAL_DSI_Init>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_DSIHOST_DSI_Init+0x8c>
  {
    Error_Handler();
 8000ac8:	f000 fcc8 	bl	800145c <Error_Handler>
  }
  HostTimeouts.TimeoutCkdiv = 1;
 8000acc:	2301      	movs	r3, #1
 8000ace:	67bb      	str	r3, [r7, #120]	; 0x78
  HostTimeouts.HighSpeedTransmissionTimeout = 0;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	67fb      	str	r3, [r7, #124]	; 0x7c
  HostTimeouts.LowPowerReceptionTimeout = 0;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  HostTimeouts.HighSpeedReadTimeout = 0;
 8000ada:	2300      	movs	r3, #0
 8000adc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  HostTimeouts.LowPowerReadTimeout = 0;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  HostTimeouts.HighSpeedWriteTimeout = 0;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  HostTimeouts.HighSpeedWritePrespMode = DSI_HS_PM_DISABLE;
 8000aec:	2300      	movs	r3, #0
 8000aee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  HostTimeouts.LowPowerWriteTimeout = 0;
 8000af2:	2300      	movs	r3, #0
 8000af4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  HostTimeouts.BTATimeout = 0;
 8000af8:	2300      	movs	r3, #0
 8000afa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (HAL_DSI_ConfigHostTimeouts(&hdsi, &HostTimeouts) != HAL_OK)
 8000afe:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000b02:	4619      	mov	r1, r3
 8000b04:	484c      	ldr	r0, [pc, #304]	; (8000c38 <MX_DSIHOST_DSI_Init+0x1f8>)
 8000b06:	f002 fe7b 	bl	8003800 <HAL_DSI_ConfigHostTimeouts>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_DSIHOST_DSI_Init+0xd4>
  {
    Error_Handler();
 8000b10:	f000 fca4 	bl	800145c <Error_Handler>
  }
  PhyTimings.ClockLaneHS2LPTime = 28;
 8000b14:	231c      	movs	r3, #28
 8000b16:	663b      	str	r3, [r7, #96]	; 0x60
  PhyTimings.ClockLaneLP2HSTime = 33;
 8000b18:	2321      	movs	r3, #33	; 0x21
 8000b1a:	667b      	str	r3, [r7, #100]	; 0x64
  PhyTimings.DataLaneHS2LPTime = 15;
 8000b1c:	230f      	movs	r3, #15
 8000b1e:	66bb      	str	r3, [r7, #104]	; 0x68
  PhyTimings.DataLaneLP2HSTime = 25;
 8000b20:	2319      	movs	r3, #25
 8000b22:	66fb      	str	r3, [r7, #108]	; 0x6c
  PhyTimings.DataLaneMaxReadTime = 0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	673b      	str	r3, [r7, #112]	; 0x70
  PhyTimings.StopWaitTime = 10;
 8000b28:	230a      	movs	r3, #10
 8000b2a:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_DSI_ConfigPhyTimer(&hdsi, &PhyTimings) != HAL_OK)
 8000b2c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000b30:	4619      	mov	r1, r3
 8000b32:	4841      	ldr	r0, [pc, #260]	; (8000c38 <MX_DSIHOST_DSI_Init+0x1f8>)
 8000b34:	f002 fdfa 	bl	800372c <HAL_DSI_ConfigPhyTimer>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <MX_DSIHOST_DSI_Init+0x102>
  {
    Error_Handler();
 8000b3e:	f000 fc8d 	bl	800145c <Error_Handler>
  }
  if (HAL_DSI_ConfigFlowControl(&hdsi, DSI_FLOW_CONTROL_BTA) != HAL_OK)
 8000b42:	2104      	movs	r1, #4
 8000b44:	483c      	ldr	r0, [pc, #240]	; (8000c38 <MX_DSIHOST_DSI_Init+0x1f8>)
 8000b46:	f002 fdc9 	bl	80036dc <HAL_DSI_ConfigFlowControl>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_DSIHOST_DSI_Init+0x114>
  {
    Error_Handler();
 8000b50:	f000 fc84 	bl	800145c <Error_Handler>
  }
  if (HAL_DSI_SetLowPowerRXFilter(&hdsi, 10000) != HAL_OK)
 8000b54:	f242 7110 	movw	r1, #10000	; 0x2710
 8000b58:	4837      	ldr	r0, [pc, #220]	; (8000c38 <MX_DSIHOST_DSI_Init+0x1f8>)
 8000b5a:	f002 ff19 	bl	8003990 <HAL_DSI_SetLowPowerRXFilter>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <MX_DSIHOST_DSI_Init+0x128>
  {
    Error_Handler();
 8000b64:	f000 fc7a 	bl	800145c <Error_Handler>
  }
  if (HAL_DSI_ConfigErrorMonitor(&hdsi, HAL_DSI_ERROR_NONE) != HAL_OK)
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4833      	ldr	r0, [pc, #204]	; (8000c38 <MX_DSIHOST_DSI_Init+0x1f8>)
 8000b6c:	f002 fab2 	bl	80030d4 <HAL_DSI_ConfigErrorMonitor>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <MX_DSIHOST_DSI_Init+0x13a>
  {
    Error_Handler();
 8000b76:	f000 fc71 	bl	800145c <Error_Handler>
  }
  LPCmd.LPGenShortWriteNoP = DSI_LP_GSW0P_ENABLE;
 8000b7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  LPCmd.LPGenShortWriteOneP = DSI_LP_GSW1P_ENABLE;
 8000b80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b84:	633b      	str	r3, [r7, #48]	; 0x30
  LPCmd.LPGenShortWriteTwoP = DSI_LP_GSW2P_ENABLE;
 8000b86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b8a:	637b      	str	r3, [r7, #52]	; 0x34
  LPCmd.LPGenShortReadNoP = DSI_LP_GSR0P_ENABLE;
 8000b8c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000b90:	63bb      	str	r3, [r7, #56]	; 0x38
  LPCmd.LPGenShortReadOneP = DSI_LP_GSR1P_ENABLE;
 8000b92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b96:	63fb      	str	r3, [r7, #60]	; 0x3c
  LPCmd.LPGenShortReadTwoP = DSI_LP_GSR2P_ENABLE;
 8000b98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b9c:	643b      	str	r3, [r7, #64]	; 0x40
  LPCmd.LPGenLongWrite = DSI_LP_GLW_ENABLE;
 8000b9e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000ba2:	647b      	str	r3, [r7, #68]	; 0x44
  LPCmd.LPDcsShortWriteNoP = DSI_LP_DSW0P_ENABLE;
 8000ba4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ba8:	64bb      	str	r3, [r7, #72]	; 0x48
  LPCmd.LPDcsShortWriteOneP = DSI_LP_DSW1P_ENABLE;
 8000baa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000bae:	64fb      	str	r3, [r7, #76]	; 0x4c
  LPCmd.LPDcsShortReadNoP = DSI_LP_DSR0P_ENABLE;
 8000bb0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000bb4:	653b      	str	r3, [r7, #80]	; 0x50
  LPCmd.LPDcsLongWrite = DSI_LP_DLW_ENABLE;
 8000bb6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000bba:	657b      	str	r3, [r7, #84]	; 0x54
  LPCmd.LPMaxReadPacket = DSI_LP_MRDP_ENABLE;
 8000bbc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000bc0:	65bb      	str	r3, [r7, #88]	; 0x58
  LPCmd.AcknowledgeRequest = DSI_ACKNOWLEDGE_DISABLE;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_DSI_ConfigCommand(&hdsi, &LPCmd) != HAL_OK)
 8000bc6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000bca:	4619      	mov	r1, r3
 8000bcc:	481a      	ldr	r0, [pc, #104]	; (8000c38 <MX_DSIHOST_DSI_Init+0x1f8>)
 8000bce:	f002 fd27 	bl	8003620 <HAL_DSI_ConfigCommand>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <MX_DSIHOST_DSI_Init+0x19c>
  {
    Error_Handler();
 8000bd8:	f000 fc40 	bl	800145c <Error_Handler>
  }
  CmdCfg.VirtualChannelID = 0;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	603b      	str	r3, [r7, #0]
  CmdCfg.ColorCoding = DSI_RGB888;
 8000be0:	2305      	movs	r3, #5
 8000be2:	607b      	str	r3, [r7, #4]
  CmdCfg.CommandSize = 400;
 8000be4:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000be8:	60bb      	str	r3, [r7, #8]
  CmdCfg.TearingEffectSource = DSI_TE_EXTERNAL;
 8000bea:	2310      	movs	r3, #16
 8000bec:	60fb      	str	r3, [r7, #12]
  CmdCfg.TearingEffectPolarity = DSI_TE_RISING_EDGE;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	613b      	str	r3, [r7, #16]
  CmdCfg.HSPolarity = DSI_HSYNC_ACTIVE_LOW;
 8000bf2:	2304      	movs	r3, #4
 8000bf4:	617b      	str	r3, [r7, #20]
  CmdCfg.VSPolarity = DSI_VSYNC_ACTIVE_LOW;
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	61bb      	str	r3, [r7, #24]
  CmdCfg.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	61fb      	str	r3, [r7, #28]
  CmdCfg.VSyncPol = DSI_VSYNC_FALLING;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	623b      	str	r3, [r7, #32]
  CmdCfg.AutomaticRefresh = DSI_AR_ENABLE;
 8000c02:	2340      	movs	r3, #64	; 0x40
 8000c04:	627b      	str	r3, [r7, #36]	; 0x24
  CmdCfg.TEAcknowledgeRequest = DSI_TE_ACKNOWLEDGE_ENABLE;
 8000c06:	2301      	movs	r3, #1
 8000c08:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_DSI_ConfigAdaptedCommandMode(&hdsi, &CmdCfg) != HAL_OK)
 8000c0a:	463b      	mov	r3, r7
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	480a      	ldr	r0, [pc, #40]	; (8000c38 <MX_DSIHOST_DSI_Init+0x1f8>)
 8000c10:	f002 fc2c 	bl	800346c <HAL_DSI_ConfigAdaptedCommandMode>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <MX_DSIHOST_DSI_Init+0x1de>
  {
    Error_Handler();
 8000c1a:	f000 fc1f 	bl	800145c <Error_Handler>
  }
  if (HAL_DSI_SetGenericVCID(&hdsi, 0) != HAL_OK)
 8000c1e:	2100      	movs	r1, #0
 8000c20:	4805      	ldr	r0, [pc, #20]	; (8000c38 <MX_DSIHOST_DSI_Init+0x1f8>)
 8000c22:	f002 fbfa 	bl	800341a <HAL_DSI_SetGenericVCID>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_DSIHOST_DSI_Init+0x1f0>
  {
    Error_Handler();
 8000c2c:	f000 fc16 	bl	800145c <Error_Handler>
  }
  /* USER CODE BEGIN DSIHOST_Init 2 */

  /* USER CODE END DSIHOST_Init 2 */

}
 8000c30:	bf00      	nop
 8000c32:	37a8      	adds	r7, #168	; 0xa8
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	200091f8 	.word	0x200091f8
 8000c3c:	40016c00 	.word	0x40016c00

08000c40 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000c44:	4b1a      	ldr	r3, [pc, #104]	; (8000cb0 <MX_SPI2_Init+0x70>)
 8000c46:	4a1b      	ldr	r2, [pc, #108]	; (8000cb4 <MX_SPI2_Init+0x74>)
 8000c48:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000c4a:	4b19      	ldr	r3, [pc, #100]	; (8000cb0 <MX_SPI2_Init+0x70>)
 8000c4c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c50:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000c52:	4b17      	ldr	r3, [pc, #92]	; (8000cb0 <MX_SPI2_Init+0x70>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000c58:	4b15      	ldr	r3, [pc, #84]	; (8000cb0 <MX_SPI2_Init+0x70>)
 8000c5a:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000c5e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c60:	4b13      	ldr	r3, [pc, #76]	; (8000cb0 <MX_SPI2_Init+0x70>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c66:	4b12      	ldr	r3, [pc, #72]	; (8000cb0 <MX_SPI2_Init+0x70>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8000c6c:	4b10      	ldr	r3, [pc, #64]	; (8000cb0 <MX_SPI2_Init+0x70>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c72:	4b0f      	ldr	r3, [pc, #60]	; (8000cb0 <MX_SPI2_Init+0x70>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c78:	4b0d      	ldr	r3, [pc, #52]	; (8000cb0 <MX_SPI2_Init+0x70>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c7e:	4b0c      	ldr	r3, [pc, #48]	; (8000cb0 <MX_SPI2_Init+0x70>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c84:	4b0a      	ldr	r3, [pc, #40]	; (8000cb0 <MX_SPI2_Init+0x70>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000c8a:	4b09      	ldr	r3, [pc, #36]	; (8000cb0 <MX_SPI2_Init+0x70>)
 8000c8c:	2207      	movs	r2, #7
 8000c8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c90:	4b07      	ldr	r3, [pc, #28]	; (8000cb0 <MX_SPI2_Init+0x70>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c96:	4b06      	ldr	r3, [pc, #24]	; (8000cb0 <MX_SPI2_Init+0x70>)
 8000c98:	2208      	movs	r2, #8
 8000c9a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000c9c:	4804      	ldr	r0, [pc, #16]	; (8000cb0 <MX_SPI2_Init+0x70>)
 8000c9e:	f005 fa47 	bl	8006130 <HAL_SPI_Init>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <MX_SPI2_Init+0x6c>
  {
    Error_Handler();
 8000ca8:	f000 fbd8 	bl	800145c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000cac:	bf00      	nop
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	20008bf4 	.word	0x20008bf4
 8000cb4:	40003800 	.word	0x40003800

08000cb8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b088      	sub	sp, #32
 8000cbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cbe:	f107 0310 	add.w	r3, r7, #16
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	601a      	str	r2, [r3, #0]
 8000cc6:	605a      	str	r2, [r3, #4]
 8000cc8:	609a      	str	r2, [r3, #8]
 8000cca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ccc:	1d3b      	adds	r3, r7, #4
 8000cce:	2200      	movs	r2, #0
 8000cd0:	601a      	str	r2, [r3, #0]
 8000cd2:	605a      	str	r2, [r3, #4]
 8000cd4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000cd6:	4b20      	ldr	r3, [pc, #128]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000cd8:	4a20      	ldr	r2, [pc, #128]	; (8000d5c <MX_TIM1_Init+0xa4>)
 8000cda:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000cdc:	4b1e      	ldr	r3, [pc, #120]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ce2:	4b1d      	ldr	r3, [pc, #116]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000ce8:	4b1b      	ldr	r3, [pc, #108]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000cea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000cee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cf0:	4b19      	ldr	r3, [pc, #100]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000cf6:	4b18      	ldr	r3, [pc, #96]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cfc:	4b16      	ldr	r3, [pc, #88]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000d02:	4815      	ldr	r0, [pc, #84]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000d04:	f005 fabf 	bl	8006286 <HAL_TIM_Base_Init>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d001      	beq.n	8000d12 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000d0e:	f000 fba5 	bl	800145c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d16:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000d18:	f107 0310 	add.w	r3, r7, #16
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	480e      	ldr	r0, [pc, #56]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000d20:	f005 fe0a 	bl	8006938 <HAL_TIM_ConfigClockSource>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000d2a:	f000 fb97 	bl	800145c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000d32:	2300      	movs	r3, #0
 8000d34:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d36:	2300      	movs	r3, #0
 8000d38:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d3a:	1d3b      	adds	r3, r7, #4
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	4806      	ldr	r0, [pc, #24]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000d40:	f006 fa84 	bl	800724c <HAL_TIMEx_MasterConfigSynchronization>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000d4a:	f000 fb87 	bl	800145c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000d4e:	bf00      	nop
 8000d50:	3720      	adds	r7, #32
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	200095d8 	.word	0x200095d8
 8000d5c:	40010000 	.word	0x40010000

08000d60 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b08a      	sub	sp, #40	; 0x28
 8000d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d66:	f107 031c 	add.w	r3, r7, #28
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	605a      	str	r2, [r3, #4]
 8000d70:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d72:	463b      	mov	r3, r7
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	605a      	str	r2, [r3, #4]
 8000d7a:	609a      	str	r2, [r3, #8]
 8000d7c:	60da      	str	r2, [r3, #12]
 8000d7e:	611a      	str	r2, [r3, #16]
 8000d80:	615a      	str	r2, [r3, #20]
 8000d82:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d84:	4b21      	ldr	r3, [pc, #132]	; (8000e0c <MX_TIM3_Init+0xac>)
 8000d86:	4a22      	ldr	r2, [pc, #136]	; (8000e10 <MX_TIM3_Init+0xb0>)
 8000d88:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000d8a:	4b20      	ldr	r3, [pc, #128]	; (8000e0c <MX_TIM3_Init+0xac>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d90:	4b1e      	ldr	r3, [pc, #120]	; (8000e0c <MX_TIM3_Init+0xac>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000d96:	4b1d      	ldr	r3, [pc, #116]	; (8000e0c <MX_TIM3_Init+0xac>)
 8000d98:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d9c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d9e:	4b1b      	ldr	r3, [pc, #108]	; (8000e0c <MX_TIM3_Init+0xac>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000da4:	4b19      	ldr	r3, [pc, #100]	; (8000e0c <MX_TIM3_Init+0xac>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000daa:	4818      	ldr	r0, [pc, #96]	; (8000e0c <MX_TIM3_Init+0xac>)
 8000dac:	f005 fb3a 	bl	8006424 <HAL_TIM_PWM_Init>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8000db6:	f000 fb51 	bl	800145c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000dc2:	f107 031c 	add.w	r3, r7, #28
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	4810      	ldr	r0, [pc, #64]	; (8000e0c <MX_TIM3_Init+0xac>)
 8000dca:	f006 fa3f 	bl	800724c <HAL_TIMEx_MasterConfigSynchronization>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8000dd4:	f000 fb42 	bl	800145c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000dd8:	2360      	movs	r3, #96	; 0x60
 8000dda:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000de0:	2300      	movs	r3, #0
 8000de2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000de4:	2300      	movs	r3, #0
 8000de6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000de8:	463b      	mov	r3, r7
 8000dea:	2208      	movs	r2, #8
 8000dec:	4619      	mov	r1, r3
 8000dee:	4807      	ldr	r0, [pc, #28]	; (8000e0c <MX_TIM3_Init+0xac>)
 8000df0:	f005 fc8e 	bl	8006710 <HAL_TIM_PWM_ConfigChannel>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8000dfa:	f000 fb2f 	bl	800145c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000dfe:	4803      	ldr	r0, [pc, #12]	; (8000e0c <MX_TIM3_Init+0xac>)
 8000e00:	f000 fd64 	bl	80018cc <HAL_TIM_MspPostInit>

}
 8000e04:	bf00      	nop
 8000e06:	3728      	adds	r7, #40	; 0x28
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	20009258 	.word	0x20009258
 8000e10:	40000400 	.word	0x40000400

08000e14 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b088      	sub	sp, #32
 8000e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e1a:	1d3b      	adds	r3, r7, #4
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	601a      	str	r2, [r3, #0]
 8000e20:	605a      	str	r2, [r3, #4]
 8000e22:	609a      	str	r2, [r3, #8]
 8000e24:	60da      	str	r2, [r3, #12]
 8000e26:	611a      	str	r2, [r3, #16]
 8000e28:	615a      	str	r2, [r3, #20]
 8000e2a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8000e2c:	4b1e      	ldr	r3, [pc, #120]	; (8000ea8 <MX_TIM10_Init+0x94>)
 8000e2e:	4a1f      	ldr	r2, [pc, #124]	; (8000eac <MX_TIM10_Init+0x98>)
 8000e30:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8000e32:	4b1d      	ldr	r3, [pc, #116]	; (8000ea8 <MX_TIM10_Init+0x94>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e38:	4b1b      	ldr	r3, [pc, #108]	; (8000ea8 <MX_TIM10_Init+0x94>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8000e3e:	4b1a      	ldr	r3, [pc, #104]	; (8000ea8 <MX_TIM10_Init+0x94>)
 8000e40:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e44:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e46:	4b18      	ldr	r3, [pc, #96]	; (8000ea8 <MX_TIM10_Init+0x94>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e4c:	4b16      	ldr	r3, [pc, #88]	; (8000ea8 <MX_TIM10_Init+0x94>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8000e52:	4815      	ldr	r0, [pc, #84]	; (8000ea8 <MX_TIM10_Init+0x94>)
 8000e54:	f005 fa17 	bl	8006286 <HAL_TIM_Base_Init>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8000e5e:	f000 fafd 	bl	800145c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8000e62:	4811      	ldr	r0, [pc, #68]	; (8000ea8 <MX_TIM10_Init+0x94>)
 8000e64:	f005 fade 	bl	8006424 <HAL_TIM_PWM_Init>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8000e6e:	f000 faf5 	bl	800145c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e72:	2360      	movs	r3, #96	; 0x60
 8000e74:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000e76:	2300      	movs	r3, #0
 8000e78:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e82:	1d3b      	adds	r3, r7, #4
 8000e84:	2200      	movs	r2, #0
 8000e86:	4619      	mov	r1, r3
 8000e88:	4807      	ldr	r0, [pc, #28]	; (8000ea8 <MX_TIM10_Init+0x94>)
 8000e8a:	f005 fc41 	bl	8006710 <HAL_TIM_PWM_ConfigChannel>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d001      	beq.n	8000e98 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8000e94:	f000 fae2 	bl	800145c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8000e98:	4803      	ldr	r0, [pc, #12]	; (8000ea8 <MX_TIM10_Init+0x94>)
 8000e9a:	f000 fd17 	bl	80018cc <HAL_TIM_MspPostInit>

}
 8000e9e:	bf00      	nop
 8000ea0:	3720      	adds	r7, #32
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20009178 	.word	0x20009178
 8000eac:	40014400 	.word	0x40014400

08000eb0 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b088      	sub	sp, #32
 8000eb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000eb6:	1d3b      	adds	r3, r7, #4
 8000eb8:	2200      	movs	r2, #0
 8000eba:	601a      	str	r2, [r3, #0]
 8000ebc:	605a      	str	r2, [r3, #4]
 8000ebe:	609a      	str	r2, [r3, #8]
 8000ec0:	60da      	str	r2, [r3, #12]
 8000ec2:	611a      	str	r2, [r3, #16]
 8000ec4:	615a      	str	r2, [r3, #20]
 8000ec6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8000ec8:	4b1e      	ldr	r3, [pc, #120]	; (8000f44 <MX_TIM11_Init+0x94>)
 8000eca:	4a1f      	ldr	r2, [pc, #124]	; (8000f48 <MX_TIM11_Init+0x98>)
 8000ecc:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 8000ece:	4b1d      	ldr	r3, [pc, #116]	; (8000f44 <MX_TIM11_Init+0x94>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ed4:	4b1b      	ldr	r3, [pc, #108]	; (8000f44 <MX_TIM11_Init+0x94>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8000eda:	4b1a      	ldr	r3, [pc, #104]	; (8000f44 <MX_TIM11_Init+0x94>)
 8000edc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ee0:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ee2:	4b18      	ldr	r3, [pc, #96]	; (8000f44 <MX_TIM11_Init+0x94>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ee8:	4b16      	ldr	r3, [pc, #88]	; (8000f44 <MX_TIM11_Init+0x94>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000eee:	4815      	ldr	r0, [pc, #84]	; (8000f44 <MX_TIM11_Init+0x94>)
 8000ef0:	f005 f9c9 	bl	8006286 <HAL_TIM_Base_Init>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8000efa:	f000 faaf 	bl	800145c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8000efe:	4811      	ldr	r0, [pc, #68]	; (8000f44 <MX_TIM11_Init+0x94>)
 8000f00:	f005 fa90 	bl	8006424 <HAL_TIM_PWM_Init>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8000f0a:	f000 faa7 	bl	800145c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f0e:	2360      	movs	r3, #96	; 0x60
 8000f10:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000f12:	2300      	movs	r3, #0
 8000f14:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f16:	2300      	movs	r3, #0
 8000f18:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f1e:	1d3b      	adds	r3, r7, #4
 8000f20:	2200      	movs	r2, #0
 8000f22:	4619      	mov	r1, r3
 8000f24:	4807      	ldr	r0, [pc, #28]	; (8000f44 <MX_TIM11_Init+0x94>)
 8000f26:	f005 fbf3 	bl	8006710 <HAL_TIM_PWM_ConfigChannel>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8000f30:	f000 fa94 	bl	800145c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8000f34:	4803      	ldr	r0, [pc, #12]	; (8000f44 <MX_TIM11_Init+0x94>)
 8000f36:	f000 fcc9 	bl	80018cc <HAL_TIM_MspPostInit>

}
 8000f3a:	bf00      	nop
 8000f3c:	3720      	adds	r7, #32
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	2000956c 	.word	0x2000956c
 8000f48:	40014800 	.word	0x40014800

08000f4c <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b088      	sub	sp, #32
 8000f50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f52:	1d3b      	adds	r3, r7, #4
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]
 8000f5e:	611a      	str	r2, [r3, #16]
 8000f60:	615a      	str	r2, [r3, #20]
 8000f62:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8000f64:	4b1a      	ldr	r3, [pc, #104]	; (8000fd0 <MX_TIM12_Init+0x84>)
 8000f66:	4a1b      	ldr	r2, [pc, #108]	; (8000fd4 <MX_TIM12_Init+0x88>)
 8000f68:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8000f6a:	4b19      	ldr	r3, [pc, #100]	; (8000fd0 <MX_TIM12_Init+0x84>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f70:	4b17      	ldr	r3, [pc, #92]	; (8000fd0 <MX_TIM12_Init+0x84>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8000f76:	4b16      	ldr	r3, [pc, #88]	; (8000fd0 <MX_TIM12_Init+0x84>)
 8000f78:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f7c:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f7e:	4b14      	ldr	r3, [pc, #80]	; (8000fd0 <MX_TIM12_Init+0x84>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f84:	4b12      	ldr	r3, [pc, #72]	; (8000fd0 <MX_TIM12_Init+0x84>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8000f8a:	4811      	ldr	r0, [pc, #68]	; (8000fd0 <MX_TIM12_Init+0x84>)
 8000f8c:	f005 fa4a 	bl	8006424 <HAL_TIM_PWM_Init>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8000f96:	f000 fa61 	bl	800145c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f9a:	2360      	movs	r3, #96	; 0x60
 8000f9c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000faa:	1d3b      	adds	r3, r7, #4
 8000fac:	2200      	movs	r2, #0
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4807      	ldr	r0, [pc, #28]	; (8000fd0 <MX_TIM12_Init+0x84>)
 8000fb2:	f005 fbad 	bl	8006710 <HAL_TIM_PWM_ConfigChannel>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8000fbc:	f000 fa4e 	bl	800145c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8000fc0:	4803      	ldr	r0, [pc, #12]	; (8000fd0 <MX_TIM12_Init+0x84>)
 8000fc2:	f000 fc83 	bl	80018cc <HAL_TIM_MspPostInit>

}
 8000fc6:	bf00      	nop
 8000fc8:	3720      	adds	r7, #32
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	200097a0 	.word	0x200097a0
 8000fd4:	40001800 	.word	0x40001800

08000fd8 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000fdc:	4b14      	ldr	r3, [pc, #80]	; (8001030 <MX_UART5_Init+0x58>)
 8000fde:	4a15      	ldr	r2, [pc, #84]	; (8001034 <MX_UART5_Init+0x5c>)
 8000fe0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000fe2:	4b13      	ldr	r3, [pc, #76]	; (8001030 <MX_UART5_Init+0x58>)
 8000fe4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000fe8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000fea:	4b11      	ldr	r3, [pc, #68]	; (8001030 <MX_UART5_Init+0x58>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000ff0:	4b0f      	ldr	r3, [pc, #60]	; (8001030 <MX_UART5_Init+0x58>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000ff6:	4b0e      	ldr	r3, [pc, #56]	; (8001030 <MX_UART5_Init+0x58>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000ffc:	4b0c      	ldr	r3, [pc, #48]	; (8001030 <MX_UART5_Init+0x58>)
 8000ffe:	220c      	movs	r2, #12
 8001000:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001002:	4b0b      	ldr	r3, [pc, #44]	; (8001030 <MX_UART5_Init+0x58>)
 8001004:	2200      	movs	r2, #0
 8001006:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001008:	4b09      	ldr	r3, [pc, #36]	; (8001030 <MX_UART5_Init+0x58>)
 800100a:	2200      	movs	r2, #0
 800100c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800100e:	4b08      	ldr	r3, [pc, #32]	; (8001030 <MX_UART5_Init+0x58>)
 8001010:	2200      	movs	r2, #0
 8001012:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001014:	4b06      	ldr	r3, [pc, #24]	; (8001030 <MX_UART5_Init+0x58>)
 8001016:	2200      	movs	r2, #0
 8001018:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800101a:	4805      	ldr	r0, [pc, #20]	; (8001030 <MX_UART5_Init+0x58>)
 800101c:	f006 f9c2 	bl	80073a4 <HAL_UART_Init>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <MX_UART5_Init+0x52>
  {
    Error_Handler();
 8001026:	f000 fa19 	bl	800145c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	200093d0 	.word	0x200093d0
 8001034:	40005000 	.word	0x40005000

08001038 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800103c:	4b14      	ldr	r3, [pc, #80]	; (8001090 <MX_USART1_UART_Init+0x58>)
 800103e:	4a15      	ldr	r2, [pc, #84]	; (8001094 <MX_USART1_UART_Init+0x5c>)
 8001040:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001042:	4b13      	ldr	r3, [pc, #76]	; (8001090 <MX_USART1_UART_Init+0x58>)
 8001044:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001048:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800104a:	4b11      	ldr	r3, [pc, #68]	; (8001090 <MX_USART1_UART_Init+0x58>)
 800104c:	2200      	movs	r2, #0
 800104e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001050:	4b0f      	ldr	r3, [pc, #60]	; (8001090 <MX_USART1_UART_Init+0x58>)
 8001052:	2200      	movs	r2, #0
 8001054:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001056:	4b0e      	ldr	r3, [pc, #56]	; (8001090 <MX_USART1_UART_Init+0x58>)
 8001058:	2200      	movs	r2, #0
 800105a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800105c:	4b0c      	ldr	r3, [pc, #48]	; (8001090 <MX_USART1_UART_Init+0x58>)
 800105e:	220c      	movs	r2, #12
 8001060:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001062:	4b0b      	ldr	r3, [pc, #44]	; (8001090 <MX_USART1_UART_Init+0x58>)
 8001064:	2200      	movs	r2, #0
 8001066:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001068:	4b09      	ldr	r3, [pc, #36]	; (8001090 <MX_USART1_UART_Init+0x58>)
 800106a:	2200      	movs	r2, #0
 800106c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800106e:	4b08      	ldr	r3, [pc, #32]	; (8001090 <MX_USART1_UART_Init+0x58>)
 8001070:	2200      	movs	r2, #0
 8001072:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001074:	4b06      	ldr	r3, [pc, #24]	; (8001090 <MX_USART1_UART_Init+0x58>)
 8001076:	2200      	movs	r2, #0
 8001078:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800107a:	4805      	ldr	r0, [pc, #20]	; (8001090 <MX_USART1_UART_Init+0x58>)
 800107c:	f006 f992 	bl	80073a4 <HAL_UART_Init>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001086:	f000 f9e9 	bl	800145c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	200094e8 	.word	0x200094e8
 8001094:	40011000 	.word	0x40011000

08001098 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800109c:	4b14      	ldr	r3, [pc, #80]	; (80010f0 <MX_USART6_UART_Init+0x58>)
 800109e:	4a15      	ldr	r2, [pc, #84]	; (80010f4 <MX_USART6_UART_Init+0x5c>)
 80010a0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80010a2:	4b13      	ldr	r3, [pc, #76]	; (80010f0 <MX_USART6_UART_Init+0x58>)
 80010a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010a8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80010aa:	4b11      	ldr	r3, [pc, #68]	; (80010f0 <MX_USART6_UART_Init+0x58>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80010b0:	4b0f      	ldr	r3, [pc, #60]	; (80010f0 <MX_USART6_UART_Init+0x58>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80010b6:	4b0e      	ldr	r3, [pc, #56]	; (80010f0 <MX_USART6_UART_Init+0x58>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80010bc:	4b0c      	ldr	r3, [pc, #48]	; (80010f0 <MX_USART6_UART_Init+0x58>)
 80010be:	220c      	movs	r2, #12
 80010c0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010c2:	4b0b      	ldr	r3, [pc, #44]	; (80010f0 <MX_USART6_UART_Init+0x58>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80010c8:	4b09      	ldr	r3, [pc, #36]	; (80010f0 <MX_USART6_UART_Init+0x58>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010ce:	4b08      	ldr	r3, [pc, #32]	; (80010f0 <MX_USART6_UART_Init+0x58>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010d4:	4b06      	ldr	r3, [pc, #24]	; (80010f0 <MX_USART6_UART_Init+0x58>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80010da:	4805      	ldr	r0, [pc, #20]	; (80010f0 <MX_USART6_UART_Init+0x58>)
 80010dc:	f006 f962 	bl	80073a4 <HAL_UART_Init>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 80010e6:	f000 f9b9 	bl	800145c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80010ea:	bf00      	nop
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20009638 	.word	0x20009638
 80010f4:	40011400 	.word	0x40011400

080010f8 <MX_USB_OTG_HS_PCD_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_PCD_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB_OTG_HS_Init 1 */

  /* USER CODE END USB_OTG_HS_Init 1 */
  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 80010fc:	4b15      	ldr	r3, [pc, #84]	; (8001154 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 80010fe:	4a16      	ldr	r2, [pc, #88]	; (8001158 <MX_USB_OTG_HS_PCD_Init+0x60>)
 8001100:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 8001102:	4b14      	ldr	r3, [pc, #80]	; (8001154 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001104:	2209      	movs	r2, #9
 8001106:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
 8001108:	4b12      	ldr	r3, [pc, #72]	; (8001154 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 800110a:	2200      	movs	r2, #0
 800110c:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800110e:	4b11      	ldr	r3, [pc, #68]	; (8001154 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001110:	2200      	movs	r2, #0
 8001112:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_ULPI_PHY;
 8001114:	4b0f      	ldr	r3, [pc, #60]	; (8001154 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001116:	2201      	movs	r2, #1
 8001118:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800111a:	4b0e      	ldr	r3, [pc, #56]	; (8001154 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 800111c:	2200      	movs	r2, #0
 800111e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8001120:	4b0c      	ldr	r3, [pc, #48]	; (8001154 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001122:	2200      	movs	r2, #0
 8001124:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 8001126:	4b0b      	ldr	r3, [pc, #44]	; (8001154 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001128:	2200      	movs	r2, #0
 800112a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800112c:	4b09      	ldr	r3, [pc, #36]	; (8001154 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 800112e:	2200      	movs	r2, #0
 8001130:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8001132:	4b08      	ldr	r3, [pc, #32]	; (8001154 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001134:	2200      	movs	r2, #0
 8001136:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8001138:	4b06      	ldr	r3, [pc, #24]	; (8001154 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 800113a:	2200      	movs	r2, #0
 800113c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800113e:	4805      	ldr	r0, [pc, #20]	; (8001154 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001140:	f002 fedb 	bl	8003efa <HAL_PCD_Init>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_USB_OTG_HS_PCD_Init+0x56>
  {
    Error_Handler();
 800114a:	f000 f987 	bl	800145c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20008d28 	.word	0x20008d28
 8001158:	40040000 	.word	0x40040000

0800115c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b090      	sub	sp, #64	; 0x40
 8001160:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001162:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	609a      	str	r2, [r3, #8]
 800116e:	60da      	str	r2, [r3, #12]
 8001170:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001172:	4b9a      	ldr	r3, [pc, #616]	; (80013dc <MX_GPIO_Init+0x280>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001176:	4a99      	ldr	r2, [pc, #612]	; (80013dc <MX_GPIO_Init+0x280>)
 8001178:	f043 0310 	orr.w	r3, r3, #16
 800117c:	6313      	str	r3, [r2, #48]	; 0x30
 800117e:	4b97      	ldr	r3, [pc, #604]	; (80013dc <MX_GPIO_Init+0x280>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001182:	f003 0310 	and.w	r3, r3, #16
 8001186:	62bb      	str	r3, [r7, #40]	; 0x28
 8001188:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800118a:	4b94      	ldr	r3, [pc, #592]	; (80013dc <MX_GPIO_Init+0x280>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118e:	4a93      	ldr	r2, [pc, #588]	; (80013dc <MX_GPIO_Init+0x280>)
 8001190:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001194:	6313      	str	r3, [r2, #48]	; 0x30
 8001196:	4b91      	ldr	r3, [pc, #580]	; (80013dc <MX_GPIO_Init+0x280>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800119e:	627b      	str	r3, [r7, #36]	; 0x24
 80011a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a2:	4b8e      	ldr	r3, [pc, #568]	; (80013dc <MX_GPIO_Init+0x280>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a6:	4a8d      	ldr	r2, [pc, #564]	; (80013dc <MX_GPIO_Init+0x280>)
 80011a8:	f043 0302 	orr.w	r3, r3, #2
 80011ac:	6313      	str	r3, [r2, #48]	; 0x30
 80011ae:	4b8b      	ldr	r3, [pc, #556]	; (80013dc <MX_GPIO_Init+0x280>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b2:	f003 0302 	and.w	r3, r3, #2
 80011b6:	623b      	str	r3, [r7, #32]
 80011b8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011ba:	4b88      	ldr	r3, [pc, #544]	; (80013dc <MX_GPIO_Init+0x280>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011be:	4a87      	ldr	r2, [pc, #540]	; (80013dc <MX_GPIO_Init+0x280>)
 80011c0:	f043 0308 	orr.w	r3, r3, #8
 80011c4:	6313      	str	r3, [r2, #48]	; 0x30
 80011c6:	4b85      	ldr	r3, [pc, #532]	; (80013dc <MX_GPIO_Init+0x280>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ca:	f003 0308 	and.w	r3, r3, #8
 80011ce:	61fb      	str	r3, [r7, #28]
 80011d0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011d2:	4b82      	ldr	r3, [pc, #520]	; (80013dc <MX_GPIO_Init+0x280>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d6:	4a81      	ldr	r2, [pc, #516]	; (80013dc <MX_GPIO_Init+0x280>)
 80011d8:	f043 0304 	orr.w	r3, r3, #4
 80011dc:	6313      	str	r3, [r2, #48]	; 0x30
 80011de:	4b7f      	ldr	r3, [pc, #508]	; (80013dc <MX_GPIO_Init+0x280>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	f003 0304 	and.w	r3, r3, #4
 80011e6:	61bb      	str	r3, [r7, #24]
 80011e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ea:	4b7c      	ldr	r3, [pc, #496]	; (80013dc <MX_GPIO_Init+0x280>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	4a7b      	ldr	r2, [pc, #492]	; (80013dc <MX_GPIO_Init+0x280>)
 80011f0:	f043 0301 	orr.w	r3, r3, #1
 80011f4:	6313      	str	r3, [r2, #48]	; 0x30
 80011f6:	4b79      	ldr	r3, [pc, #484]	; (80013dc <MX_GPIO_Init+0x280>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	617b      	str	r3, [r7, #20]
 8001200:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001202:	4b76      	ldr	r3, [pc, #472]	; (80013dc <MX_GPIO_Init+0x280>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001206:	4a75      	ldr	r2, [pc, #468]	; (80013dc <MX_GPIO_Init+0x280>)
 8001208:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800120c:	6313      	str	r3, [r2, #48]	; 0x30
 800120e:	4b73      	ldr	r3, [pc, #460]	; (80013dc <MX_GPIO_Init+0x280>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001212:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001216:	613b      	str	r3, [r7, #16]
 8001218:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800121a:	4b70      	ldr	r3, [pc, #448]	; (80013dc <MX_GPIO_Init+0x280>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121e:	4a6f      	ldr	r2, [pc, #444]	; (80013dc <MX_GPIO_Init+0x280>)
 8001220:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001224:	6313      	str	r3, [r2, #48]	; 0x30
 8001226:	4b6d      	ldr	r3, [pc, #436]	; (80013dc <MX_GPIO_Init+0x280>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800122e:	60fb      	str	r3, [r7, #12]
 8001230:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001232:	4b6a      	ldr	r3, [pc, #424]	; (80013dc <MX_GPIO_Init+0x280>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001236:	4a69      	ldr	r2, [pc, #420]	; (80013dc <MX_GPIO_Init+0x280>)
 8001238:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800123c:	6313      	str	r3, [r2, #48]	; 0x30
 800123e:	4b67      	ldr	r3, [pc, #412]	; (80013dc <MX_GPIO_Init+0x280>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001246:	60bb      	str	r3, [r7, #8]
 8001248:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800124a:	4b64      	ldr	r3, [pc, #400]	; (80013dc <MX_GPIO_Init+0x280>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	4a63      	ldr	r2, [pc, #396]	; (80013dc <MX_GPIO_Init+0x280>)
 8001250:	f043 0320 	orr.w	r3, r3, #32
 8001254:	6313      	str	r3, [r2, #48]	; 0x30
 8001256:	4b61      	ldr	r3, [pc, #388]	; (80013dc <MX_GPIO_Init+0x280>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125a:	f003 0320 	and.w	r3, r3, #32
 800125e:	607b      	str	r3, [r7, #4]
 8001260:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001262:	4b5e      	ldr	r3, [pc, #376]	; (80013dc <MX_GPIO_Init+0x280>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001266:	4a5d      	ldr	r2, [pc, #372]	; (80013dc <MX_GPIO_Init+0x280>)
 8001268:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800126c:	6313      	str	r3, [r2, #48]	; 0x30
 800126e:	4b5b      	ldr	r3, [pc, #364]	; (80013dc <MX_GPIO_Init+0x280>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001276:	603b      	str	r3, [r7, #0]
 8001278:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DSI_RESET_GPIO_Port, DSI_RESET_Pin, GPIO_PIN_RESET);
 800127a:	2200      	movs	r2, #0
 800127c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001280:	4857      	ldr	r0, [pc, #348]	; (80013e0 <MX_GPIO_Init+0x284>)
 8001282:	f002 fd5f 	bl	8003d44 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD_USER1_Pin Audio_INT_Pin WIFI_RST_Pin ARD_D8_Pin
                           LD_USER2_Pin ARD_D7_Pin ARD_D4_Pin ARD_D2_Pin */
  GPIO_InitStruct.Pin = LD_USER1_Pin|Audio_INT_Pin|WIFI_RST_Pin|ARD_D8_Pin
 8001286:	f247 033b 	movw	r3, #28731	; 0x703b
 800128a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LD_USER2_Pin|ARD_D7_Pin|ARD_D4_Pin|ARD_D2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800128c:	2300      	movs	r3, #0
 800128e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001290:	2300      	movs	r3, #0
 8001292:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001294:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001298:	4619      	mov	r1, r3
 800129a:	4851      	ldr	r0, [pc, #324]	; (80013e0 <MX_GPIO_Init+0x284>)
 800129c:	f002 fba6 	bl	80039ec <HAL_GPIO_Init>

  /*Configure GPIO pin : DFSDM_DATIN5_Pin */
  GPIO_InitStruct.Pin = DFSDM_DATIN5_Pin;
 80012a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80012a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a6:	2302      	movs	r3, #2
 80012a8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ae:	2300      	movs	r3, #0
 80012b0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM1;
 80012b2:	2303      	movs	r3, #3
 80012b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DFSDM_DATIN5_GPIO_Port, &GPIO_InitStruct);
 80012b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012ba:	4619      	mov	r1, r3
 80012bc:	4849      	ldr	r0, [pc, #292]	; (80013e4 <MX_GPIO_Init+0x288>)
 80012be:	f002 fb95 	bl	80039ec <HAL_GPIO_Init>

  /*Configure GPIO pins : NC4_Pin NC5_Pin uSD_Detect_Pin LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = NC4_Pin|NC5_Pin|uSD_Detect_Pin|LCD_BL_CTRL_Pin;
 80012c2:	f44f 4351 	mov.w	r3, #53504	; 0xd100
 80012c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012c8:	2300      	movs	r3, #0
 80012ca:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80012d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012d4:	4619      	mov	r1, r3
 80012d6:	4844      	ldr	r0, [pc, #272]	; (80013e8 <MX_GPIO_Init+0x28c>)
 80012d8:	f002 fb88 	bl	80039ec <HAL_GPIO_Init>

  /*Configure GPIO pins : NC3_Pin NC2_Pin NC1_Pin NC8_Pin
                           NC7_Pin */
  GPIO_InitStruct.Pin = NC3_Pin|NC2_Pin|NC1_Pin|NC8_Pin
 80012dc:	23f8      	movs	r3, #248	; 0xf8
 80012de:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |NC7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012e0:	2300      	movs	r3, #0
 80012e2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e4:	2300      	movs	r3, #0
 80012e6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80012e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012ec:	4619      	mov	r1, r3
 80012ee:	483f      	ldr	r0, [pc, #252]	; (80013ec <MX_GPIO_Init+0x290>)
 80012f0:	f002 fb7c 	bl	80039ec <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_RXER_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin|OTG_FS_OverCurrent_Pin;
 80012f4:	2330      	movs	r3, #48	; 0x30
 80012f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012f8:	2300      	movs	r3, #0
 80012fa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001300:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001304:	4619      	mov	r1, r3
 8001306:	483a      	ldr	r0, [pc, #232]	; (80013f0 <MX_GPIO_Init+0x294>)
 8001308:	f002 fb70 	bl	80039ec <HAL_GPIO_Init>

  /*Configure GPIO pin : DFSDM_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM_CKOUT_Pin;
 800130c:	2308      	movs	r3, #8
 800130e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001310:	2302      	movs	r3, #2
 8001312:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001314:	2300      	movs	r3, #0
 8001316:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001318:	2300      	movs	r3, #0
 800131a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM1;
 800131c:	2303      	movs	r3, #3
 800131e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DFSDM_CKOUT_GPIO_Port, &GPIO_InitStruct);
 8001320:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001324:	4619      	mov	r1, r3
 8001326:	4832      	ldr	r0, [pc, #200]	; (80013f0 <MX_GPIO_Init+0x294>)
 8001328:	f002 fb60 	bl	80039ec <HAL_GPIO_Init>

  /*Configure GPIO pin : DSI_RESET_Pin */
  GPIO_InitStruct.Pin = DSI_RESET_Pin;
 800132c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001330:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001332:	2301      	movs	r3, #1
 8001334:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133a:	2300      	movs	r3, #0
 800133c:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(DSI_RESET_GPIO_Port, &GPIO_InitStruct);
 800133e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001342:	4619      	mov	r1, r3
 8001344:	4826      	ldr	r0, [pc, #152]	; (80013e0 <MX_GPIO_Init+0x284>)
 8001346:	f002 fb51 	bl	80039ec <HAL_GPIO_Init>

  /*Configure GPIO pin : CEC_CLK_Pin */
  GPIO_InitStruct.Pin = CEC_CLK_Pin;
 800134a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800134e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001350:	2302      	movs	r3, #2
 8001352:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	2300      	movs	r3, #0
 8001356:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001358:	2300      	movs	r3, #0
 800135a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800135c:	2300      	movs	r3, #0
 800135e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(CEC_CLK_GPIO_Port, &GPIO_InitStruct);
 8001360:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001364:	4619      	mov	r1, r3
 8001366:	4823      	ldr	r0, [pc, #140]	; (80013f4 <MX_GPIO_Init+0x298>)
 8001368:	f002 fb40 	bl	80039ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 800136c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001370:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001372:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001376:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001378:	2300      	movs	r3, #0
 800137a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 800137c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001380:	4619      	mov	r1, r3
 8001382:	4819      	ldr	r0, [pc, #100]	; (80013e8 <MX_GPIO_Init+0x28c>)
 8001384:	f002 fb32 	bl	80039ec <HAL_GPIO_Init>

  /*Configure GPIO pins : EXT_SDA_Pin EXT_SCL_Pin */
  GPIO_InitStruct.Pin = EXT_SDA_Pin|EXT_SCL_Pin;
 8001388:	2348      	movs	r3, #72	; 0x48
 800138a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800138c:	2300      	movs	r3, #0
 800138e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001390:	2300      	movs	r3, #0
 8001392:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001394:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001398:	4619      	mov	r1, r3
 800139a:	4817      	ldr	r0, [pc, #92]	; (80013f8 <MX_GPIO_Init+0x29c>)
 800139c:	f002 fb26 	bl	80039ec <HAL_GPIO_Init>

  /*Configure GPIO pin : B_USER_Pin */
  GPIO_InitStruct.Pin = B_USER_Pin;
 80013a0:	2301      	movs	r3, #1
 80013a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013a4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80013a8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013aa:	2300      	movs	r3, #0
 80013ac:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(B_USER_GPIO_Port, &GPIO_InitStruct);
 80013ae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013b2:	4619      	mov	r1, r3
 80013b4:	480f      	ldr	r0, [pc, #60]	; (80013f4 <MX_GPIO_Init+0x298>)
 80013b6:	f002 fb19 	bl	80039ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PH7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80013ba:	2380      	movs	r3, #128	; 0x80
 80013bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013be:	2300      	movs	r3, #0
 80013c0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c2:	2300      	movs	r3, #0
 80013c4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80013c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013ca:	4619      	mov	r1, r3
 80013cc:	480b      	ldr	r0, [pc, #44]	; (80013fc <MX_GPIO_Init+0x2a0>)
 80013ce:	f002 fb0d 	bl	80039ec <HAL_GPIO_Init>

}
 80013d2:	bf00      	nop
 80013d4:	3740      	adds	r7, #64	; 0x40
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	40023800 	.word	0x40023800
 80013e0:	40022400 	.word	0x40022400
 80013e4:	40020800 	.word	0x40020800
 80013e8:	40022000 	.word	0x40022000
 80013ec:	40022800 	.word	0x40022800
 80013f0:	40020c00 	.word	0x40020c00
 80013f4:	40020000 	.word	0x40020000
 80013f8:	40021800 	.word	0x40021800
 80013fc:	40021c00 	.word	0x40021c00

08001400 <Task1_App>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Task1_App */
void Task1_App(void const * argument)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	static volatile uint32_t x;
  /* Infinite loop */
  for(;;)
  {
	if(x < 10){
 8001408:	4b06      	ldr	r3, [pc, #24]	; (8001424 <Task1_App+0x24>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2b09      	cmp	r3, #9
 800140e:	d804      	bhi.n	800141a <Task1_App+0x1a>
		x++;
 8001410:	4b04      	ldr	r3, [pc, #16]	; (8001424 <Task1_App+0x24>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	3301      	adds	r3, #1
 8001416:	4a03      	ldr	r2, [pc, #12]	; (8001424 <Task1_App+0x24>)
 8001418:	6013      	str	r3, [r2, #0]
	}
	//osSemaphoreWait(Binary_SemHandle, osWaitForever);
    osDelay(100);
 800141a:	2064      	movs	r0, #100	; 0x64
 800141c:	f007 f9ed 	bl	80087fa <osDelay>
	if(x < 10){
 8001420:	e7f2      	b.n	8001408 <Task1_App+0x8>
 8001422:	bf00      	nop
 8001424:	200006dc 	.word	0x200006dc

08001428 <Task2_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task2_App */
void Task2_App(void const * argument)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task2_App */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001430:	2001      	movs	r0, #1
 8001432:	f007 f9e2 	bl	80087fa <osDelay>
 8001436:	e7fb      	b.n	8001430 <Task2_App+0x8>

08001438 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a04      	ldr	r2, [pc, #16]	; (8001458 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d101      	bne.n	800144e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800144a:	f000 fd81 	bl	8001f50 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800144e:	bf00      	nop
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	40001000 	.word	0x40001000

0800145c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001460:	b672      	cpsid	i
}
 8001462:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001464:	e7fe      	b.n	8001464 <Error_Handler+0x8>
	...

08001468 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800146e:	4b11      	ldr	r3, [pc, #68]	; (80014b4 <HAL_MspInit+0x4c>)
 8001470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001472:	4a10      	ldr	r2, [pc, #64]	; (80014b4 <HAL_MspInit+0x4c>)
 8001474:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001478:	6413      	str	r3, [r2, #64]	; 0x40
 800147a:	4b0e      	ldr	r3, [pc, #56]	; (80014b4 <HAL_MspInit+0x4c>)
 800147c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800147e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001482:	607b      	str	r3, [r7, #4]
 8001484:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001486:	4b0b      	ldr	r3, [pc, #44]	; (80014b4 <HAL_MspInit+0x4c>)
 8001488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800148a:	4a0a      	ldr	r2, [pc, #40]	; (80014b4 <HAL_MspInit+0x4c>)
 800148c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001490:	6453      	str	r3, [r2, #68]	; 0x44
 8001492:	4b08      	ldr	r3, [pc, #32]	; (80014b4 <HAL_MspInit+0x4c>)
 8001494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001496:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800149a:	603b      	str	r3, [r7, #0]
 800149c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800149e:	2200      	movs	r2, #0
 80014a0:	210f      	movs	r1, #15
 80014a2:	f06f 0001 	mvn.w	r0, #1
 80014a6:	f001 f9df 	bl	8002868 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014aa:	bf00      	nop
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40023800 	.word	0x40023800

080014b8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b08c      	sub	sp, #48	; 0x30
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c0:	f107 031c 	add.w	r3, r7, #28
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	60da      	str	r2, [r3, #12]
 80014ce:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a36      	ldr	r2, [pc, #216]	; (80015b0 <HAL_ADC_MspInit+0xf8>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d13c      	bne.n	8001554 <HAL_ADC_MspInit+0x9c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014da:	4b36      	ldr	r3, [pc, #216]	; (80015b4 <HAL_ADC_MspInit+0xfc>)
 80014dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014de:	4a35      	ldr	r2, [pc, #212]	; (80015b4 <HAL_ADC_MspInit+0xfc>)
 80014e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014e4:	6453      	str	r3, [r2, #68]	; 0x44
 80014e6:	4b33      	ldr	r3, [pc, #204]	; (80015b4 <HAL_ADC_MspInit+0xfc>)
 80014e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014ee:	61bb      	str	r3, [r7, #24]
 80014f0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f2:	4b30      	ldr	r3, [pc, #192]	; (80015b4 <HAL_ADC_MspInit+0xfc>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	4a2f      	ldr	r2, [pc, #188]	; (80015b4 <HAL_ADC_MspInit+0xfc>)
 80014f8:	f043 0304 	orr.w	r3, r3, #4
 80014fc:	6313      	str	r3, [r2, #48]	; 0x30
 80014fe:	4b2d      	ldr	r3, [pc, #180]	; (80015b4 <HAL_ADC_MspInit+0xfc>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001502:	f003 0304 	and.w	r3, r3, #4
 8001506:	617b      	str	r3, [r7, #20]
 8001508:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800150a:	4b2a      	ldr	r3, [pc, #168]	; (80015b4 <HAL_ADC_MspInit+0xfc>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150e:	4a29      	ldr	r2, [pc, #164]	; (80015b4 <HAL_ADC_MspInit+0xfc>)
 8001510:	f043 0301 	orr.w	r3, r3, #1
 8001514:	6313      	str	r3, [r2, #48]	; 0x30
 8001516:	4b27      	ldr	r3, [pc, #156]	; (80015b4 <HAL_ADC_MspInit+0xfc>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	f003 0301 	and.w	r3, r3, #1
 800151e:	613b      	str	r3, [r7, #16]
 8001520:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    PA4     ------> ADC1_IN4
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ARD_A2_Pin;
 8001522:	2304      	movs	r3, #4
 8001524:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001526:	2303      	movs	r3, #3
 8001528:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_A2_GPIO_Port, &GPIO_InitStruct);
 800152e:	f107 031c 	add.w	r3, r7, #28
 8001532:	4619      	mov	r1, r3
 8001534:	4820      	ldr	r0, [pc, #128]	; (80015b8 <HAL_ADC_MspInit+0x100>)
 8001536:	f002 fa59 	bl	80039ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A1_Pin|ARD_A0_Pin;
 800153a:	2350      	movs	r3, #80	; 0x50
 800153c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800153e:	2303      	movs	r3, #3
 8001540:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001542:	2300      	movs	r3, #0
 8001544:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001546:	f107 031c 	add.w	r3, r7, #28
 800154a:	4619      	mov	r1, r3
 800154c:	481b      	ldr	r0, [pc, #108]	; (80015bc <HAL_ADC_MspInit+0x104>)
 800154e:	f002 fa4d 	bl	80039ec <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001552:	e029      	b.n	80015a8 <HAL_ADC_MspInit+0xf0>
  else if(hadc->Instance==ADC3)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a19      	ldr	r2, [pc, #100]	; (80015c0 <HAL_ADC_MspInit+0x108>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d124      	bne.n	80015a8 <HAL_ADC_MspInit+0xf0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800155e:	4b15      	ldr	r3, [pc, #84]	; (80015b4 <HAL_ADC_MspInit+0xfc>)
 8001560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001562:	4a14      	ldr	r2, [pc, #80]	; (80015b4 <HAL_ADC_MspInit+0xfc>)
 8001564:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001568:	6453      	str	r3, [r2, #68]	; 0x44
 800156a:	4b12      	ldr	r3, [pc, #72]	; (80015b4 <HAL_ADC_MspInit+0xfc>)
 800156c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800156e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001572:	60fb      	str	r3, [r7, #12]
 8001574:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001576:	4b0f      	ldr	r3, [pc, #60]	; (80015b4 <HAL_ADC_MspInit+0xfc>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	4a0e      	ldr	r2, [pc, #56]	; (80015b4 <HAL_ADC_MspInit+0xfc>)
 800157c:	f043 0320 	orr.w	r3, r3, #32
 8001580:	6313      	str	r3, [r2, #48]	; 0x30
 8001582:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <HAL_ADC_MspInit+0xfc>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001586:	f003 0320 	and.w	r3, r3, #32
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_A1_Pin|ARDUINO_A2_Pin|ARDUINO_A3_Pin;
 800158e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001592:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001594:	2303      	movs	r3, #3
 8001596:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800159c:	f107 031c 	add.w	r3, r7, #28
 80015a0:	4619      	mov	r1, r3
 80015a2:	4808      	ldr	r0, [pc, #32]	; (80015c4 <HAL_ADC_MspInit+0x10c>)
 80015a4:	f002 fa22 	bl	80039ec <HAL_GPIO_Init>
}
 80015a8:	bf00      	nop
 80015aa:	3730      	adds	r7, #48	; 0x30
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40012000 	.word	0x40012000
 80015b4:	40023800 	.word	0x40023800
 80015b8:	40020800 	.word	0x40020800
 80015bc:	40020000 	.word	0x40020000
 80015c0:	40012200 	.word	0x40012200
 80015c4:	40021400 	.word	0x40021400

080015c8 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b085      	sub	sp, #20
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a0a      	ldr	r2, [pc, #40]	; (8001600 <HAL_CRC_MspInit+0x38>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d10b      	bne.n	80015f2 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80015da:	4b0a      	ldr	r3, [pc, #40]	; (8001604 <HAL_CRC_MspInit+0x3c>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015de:	4a09      	ldr	r2, [pc, #36]	; (8001604 <HAL_CRC_MspInit+0x3c>)
 80015e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80015e4:	6313      	str	r3, [r2, #48]	; 0x30
 80015e6:	4b07      	ldr	r3, [pc, #28]	; (8001604 <HAL_CRC_MspInit+0x3c>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80015f2:	bf00      	nop
 80015f4:	3714      	adds	r7, #20
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	40023000 	.word	0x40023000
 8001604:	40023800 	.word	0x40023800

08001608 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a0d      	ldr	r2, [pc, #52]	; (800164c <HAL_DMA2D_MspInit+0x44>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d113      	bne.n	8001642 <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800161a:	4b0d      	ldr	r3, [pc, #52]	; (8001650 <HAL_DMA2D_MspInit+0x48>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161e:	4a0c      	ldr	r2, [pc, #48]	; (8001650 <HAL_DMA2D_MspInit+0x48>)
 8001620:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001624:	6313      	str	r3, [r2, #48]	; 0x30
 8001626:	4b0a      	ldr	r3, [pc, #40]	; (8001650 <HAL_DMA2D_MspInit+0x48>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001632:	2200      	movs	r2, #0
 8001634:	2105      	movs	r1, #5
 8001636:	205a      	movs	r0, #90	; 0x5a
 8001638:	f001 f916 	bl	8002868 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 800163c:	205a      	movs	r0, #90	; 0x5a
 800163e:	f001 f92f 	bl	80028a0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8001642:	bf00      	nop
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	4002b000 	.word	0x4002b000
 8001650:	40023800 	.word	0x40023800

08001654 <HAL_DSI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdsi: DSI handle pointer
* @retval None
*/
void HAL_DSI_MspInit(DSI_HandleTypeDef* hdsi)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b08a      	sub	sp, #40	; 0x28
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800165c:	f107 0314 	add.w	r3, r7, #20
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	605a      	str	r2, [r3, #4]
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	60da      	str	r2, [r3, #12]
 800166a:	611a      	str	r2, [r3, #16]
  if(hdsi->Instance==DSI)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a1b      	ldr	r2, [pc, #108]	; (80016e0 <HAL_DSI_MspInit+0x8c>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d12f      	bne.n	80016d6 <HAL_DSI_MspInit+0x82>
  {
  /* USER CODE BEGIN DSI_MspInit 0 */

  /* USER CODE END DSI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DSI_CLK_ENABLE();
 8001676:	4b1b      	ldr	r3, [pc, #108]	; (80016e4 <HAL_DSI_MspInit+0x90>)
 8001678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800167a:	4a1a      	ldr	r2, [pc, #104]	; (80016e4 <HAL_DSI_MspInit+0x90>)
 800167c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001680:	6453      	str	r3, [r2, #68]	; 0x44
 8001682:	4b18      	ldr	r3, [pc, #96]	; (80016e4 <HAL_DSI_MspInit+0x90>)
 8001684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001686:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800168a:	613b      	str	r3, [r7, #16]
 800168c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOJ_CLK_ENABLE();
 800168e:	4b15      	ldr	r3, [pc, #84]	; (80016e4 <HAL_DSI_MspInit+0x90>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001692:	4a14      	ldr	r2, [pc, #80]	; (80016e4 <HAL_DSI_MspInit+0x90>)
 8001694:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001698:	6313      	str	r3, [r2, #48]	; 0x30
 800169a:	4b12      	ldr	r3, [pc, #72]	; (80016e4 <HAL_DSI_MspInit+0x90>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	68fb      	ldr	r3, [r7, #12]
    /**DSIHOST GPIO Configuration
    PJ2     ------> DSIHOST_TE
    */
    GPIO_InitStruct.Pin = DSIHOST_TE_Pin;
 80016a6:	2304      	movs	r3, #4
 80016a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016aa:	2302      	movs	r3, #2
 80016ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b2:	2300      	movs	r3, #0
 80016b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_DSI;
 80016b6:	230d      	movs	r3, #13
 80016b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DSIHOST_TE_GPIO_Port, &GPIO_InitStruct);
 80016ba:	f107 0314 	add.w	r3, r7, #20
 80016be:	4619      	mov	r1, r3
 80016c0:	4809      	ldr	r0, [pc, #36]	; (80016e8 <HAL_DSI_MspInit+0x94>)
 80016c2:	f002 f993 	bl	80039ec <HAL_GPIO_Init>

    /* DSI interrupt Init */
    HAL_NVIC_SetPriority(DSI_IRQn, 5, 0);
 80016c6:	2200      	movs	r2, #0
 80016c8:	2105      	movs	r1, #5
 80016ca:	2062      	movs	r0, #98	; 0x62
 80016cc:	f001 f8cc 	bl	8002868 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DSI_IRQn);
 80016d0:	2062      	movs	r0, #98	; 0x62
 80016d2:	f001 f8e5 	bl	80028a0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DSI_MspInit 1 */

  /* USER CODE END DSI_MspInit 1 */
  }

}
 80016d6:	bf00      	nop
 80016d8:	3728      	adds	r7, #40	; 0x28
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40016c00 	.word	0x40016c00
 80016e4:	40023800 	.word	0x40023800
 80016e8:	40022400 	.word	0x40022400

080016ec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b08a      	sub	sp, #40	; 0x28
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f4:	f107 0314 	add.w	r3, r7, #20
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
 8001702:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a2e      	ldr	r2, [pc, #184]	; (80017c4 <HAL_SPI_MspInit+0xd8>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d156      	bne.n	80017bc <HAL_SPI_MspInit+0xd0>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800170e:	4b2e      	ldr	r3, [pc, #184]	; (80017c8 <HAL_SPI_MspInit+0xdc>)
 8001710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001712:	4a2d      	ldr	r2, [pc, #180]	; (80017c8 <HAL_SPI_MspInit+0xdc>)
 8001714:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001718:	6413      	str	r3, [r2, #64]	; 0x40
 800171a:	4b2b      	ldr	r3, [pc, #172]	; (80017c8 <HAL_SPI_MspInit+0xdc>)
 800171c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800171e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001722:	613b      	str	r3, [r7, #16]
 8001724:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001726:	4b28      	ldr	r3, [pc, #160]	; (80017c8 <HAL_SPI_MspInit+0xdc>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	4a27      	ldr	r2, [pc, #156]	; (80017c8 <HAL_SPI_MspInit+0xdc>)
 800172c:	f043 0301 	orr.w	r3, r3, #1
 8001730:	6313      	str	r3, [r2, #48]	; 0x30
 8001732:	4b25      	ldr	r3, [pc, #148]	; (80017c8 <HAL_SPI_MspInit+0xdc>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800173e:	4b22      	ldr	r3, [pc, #136]	; (80017c8 <HAL_SPI_MspInit+0xdc>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	4a21      	ldr	r2, [pc, #132]	; (80017c8 <HAL_SPI_MspInit+0xdc>)
 8001744:	f043 0302 	orr.w	r3, r3, #2
 8001748:	6313      	str	r3, [r2, #48]	; 0x30
 800174a:	4b1f      	ldr	r3, [pc, #124]	; (80017c8 <HAL_SPI_MspInit+0xdc>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	f003 0302 	and.w	r3, r3, #2
 8001752:	60bb      	str	r3, [r7, #8]
 8001754:	68bb      	ldr	r3, [r7, #8]
    PA12     ------> SPI2_SCK
    PA11     ------> SPI2_NSS
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARD_D13_SCK_Pin;
 8001756:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800175a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175c:	2302      	movs	r3, #2
 800175e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001764:	2300      	movs	r3, #0
 8001766:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001768:	2305      	movs	r3, #5
 800176a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_D13_SCK_GPIO_Port, &GPIO_InitStruct);
 800176c:	f107 0314 	add.w	r3, r7, #20
 8001770:	4619      	mov	r1, r3
 8001772:	4816      	ldr	r0, [pc, #88]	; (80017cc <HAL_SPI_MspInit+0xe0>)
 8001774:	f002 f93a 	bl	80039ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI2_NSS_Pin;
 8001778:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800177c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177e:	2302      	movs	r3, #2
 8001780:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001782:	2300      	movs	r3, #0
 8001784:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001786:	2303      	movs	r3, #3
 8001788:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800178a:	2305      	movs	r3, #5
 800178c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 800178e:	f107 0314 	add.w	r3, r7, #20
 8001792:	4619      	mov	r1, r3
 8001794:	480d      	ldr	r0, [pc, #52]	; (80017cc <HAL_SPI_MspInit+0xe0>)
 8001796:	f002 f929 	bl	80039ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 800179a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800179e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a0:	2302      	movs	r3, #2
 80017a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a8:	2300      	movs	r3, #0
 80017aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80017ac:	2305      	movs	r3, #5
 80017ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b0:	f107 0314 	add.w	r3, r7, #20
 80017b4:	4619      	mov	r1, r3
 80017b6:	4806      	ldr	r0, [pc, #24]	; (80017d0 <HAL_SPI_MspInit+0xe4>)
 80017b8:	f002 f918 	bl	80039ec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80017bc:	bf00      	nop
 80017be:	3728      	adds	r7, #40	; 0x28
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	40003800 	.word	0x40003800
 80017c8:	40023800 	.word	0x40023800
 80017cc:	40020000 	.word	0x40020000
 80017d0:	40020400 	.word	0x40020400

080017d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b087      	sub	sp, #28
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a1c      	ldr	r2, [pc, #112]	; (8001854 <HAL_TIM_Base_MspInit+0x80>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d10c      	bne.n	8001800 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017e6:	4b1c      	ldr	r3, [pc, #112]	; (8001858 <HAL_TIM_Base_MspInit+0x84>)
 80017e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ea:	4a1b      	ldr	r2, [pc, #108]	; (8001858 <HAL_TIM_Base_MspInit+0x84>)
 80017ec:	f043 0301 	orr.w	r3, r3, #1
 80017f0:	6453      	str	r3, [r2, #68]	; 0x44
 80017f2:	4b19      	ldr	r3, [pc, #100]	; (8001858 <HAL_TIM_Base_MspInit+0x84>)
 80017f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f6:	f003 0301 	and.w	r3, r3, #1
 80017fa:	617b      	str	r3, [r7, #20]
 80017fc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80017fe:	e022      	b.n	8001846 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM10)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a15      	ldr	r2, [pc, #84]	; (800185c <HAL_TIM_Base_MspInit+0x88>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d10c      	bne.n	8001824 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800180a:	4b13      	ldr	r3, [pc, #76]	; (8001858 <HAL_TIM_Base_MspInit+0x84>)
 800180c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800180e:	4a12      	ldr	r2, [pc, #72]	; (8001858 <HAL_TIM_Base_MspInit+0x84>)
 8001810:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001814:	6453      	str	r3, [r2, #68]	; 0x44
 8001816:	4b10      	ldr	r3, [pc, #64]	; (8001858 <HAL_TIM_Base_MspInit+0x84>)
 8001818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800181e:	613b      	str	r3, [r7, #16]
 8001820:	693b      	ldr	r3, [r7, #16]
}
 8001822:	e010      	b.n	8001846 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM11)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a0d      	ldr	r2, [pc, #52]	; (8001860 <HAL_TIM_Base_MspInit+0x8c>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d10b      	bne.n	8001846 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800182e:	4b0a      	ldr	r3, [pc, #40]	; (8001858 <HAL_TIM_Base_MspInit+0x84>)
 8001830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001832:	4a09      	ldr	r2, [pc, #36]	; (8001858 <HAL_TIM_Base_MspInit+0x84>)
 8001834:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001838:	6453      	str	r3, [r2, #68]	; 0x44
 800183a:	4b07      	ldr	r3, [pc, #28]	; (8001858 <HAL_TIM_Base_MspInit+0x84>)
 800183c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800183e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	68fb      	ldr	r3, [r7, #12]
}
 8001846:	bf00      	nop
 8001848:	371c      	adds	r7, #28
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	40010000 	.word	0x40010000
 8001858:	40023800 	.word	0x40023800
 800185c:	40014400 	.word	0x40014400
 8001860:	40014800 	.word	0x40014800

08001864 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a13      	ldr	r2, [pc, #76]	; (80018c0 <HAL_TIM_PWM_MspInit+0x5c>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d10c      	bne.n	8001890 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001876:	4b13      	ldr	r3, [pc, #76]	; (80018c4 <HAL_TIM_PWM_MspInit+0x60>)
 8001878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187a:	4a12      	ldr	r2, [pc, #72]	; (80018c4 <HAL_TIM_PWM_MspInit+0x60>)
 800187c:	f043 0302 	orr.w	r3, r3, #2
 8001880:	6413      	str	r3, [r2, #64]	; 0x40
 8001882:	4b10      	ldr	r3, [pc, #64]	; (80018c4 <HAL_TIM_PWM_MspInit+0x60>)
 8001884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001886:	f003 0302 	and.w	r3, r3, #2
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 800188e:	e010      	b.n	80018b2 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM12)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a0c      	ldr	r2, [pc, #48]	; (80018c8 <HAL_TIM_PWM_MspInit+0x64>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d10b      	bne.n	80018b2 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800189a:	4b0a      	ldr	r3, [pc, #40]	; (80018c4 <HAL_TIM_PWM_MspInit+0x60>)
 800189c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189e:	4a09      	ldr	r2, [pc, #36]	; (80018c4 <HAL_TIM_PWM_MspInit+0x60>)
 80018a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018a4:	6413      	str	r3, [r2, #64]	; 0x40
 80018a6:	4b07      	ldr	r3, [pc, #28]	; (80018c4 <HAL_TIM_PWM_MspInit+0x60>)
 80018a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018ae:	60bb      	str	r3, [r7, #8]
 80018b0:	68bb      	ldr	r3, [r7, #8]
}
 80018b2:	bf00      	nop
 80018b4:	3714      	adds	r7, #20
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	40000400 	.word	0x40000400
 80018c4:	40023800 	.word	0x40023800
 80018c8:	40001800 	.word	0x40001800

080018cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b08c      	sub	sp, #48	; 0x30
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d4:	f107 031c 	add.w	r3, r7, #28
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	605a      	str	r2, [r3, #4]
 80018de:	609a      	str	r2, [r3, #8]
 80018e0:	60da      	str	r2, [r3, #12]
 80018e2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a44      	ldr	r2, [pc, #272]	; (80019fc <HAL_TIM_MspPostInit+0x130>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d11d      	bne.n	800192a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ee:	4b44      	ldr	r3, [pc, #272]	; (8001a00 <HAL_TIM_MspPostInit+0x134>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f2:	4a43      	ldr	r2, [pc, #268]	; (8001a00 <HAL_TIM_MspPostInit+0x134>)
 80018f4:	f043 0304 	orr.w	r3, r3, #4
 80018f8:	6313      	str	r3, [r2, #48]	; 0x30
 80018fa:	4b41      	ldr	r3, [pc, #260]	; (8001a00 <HAL_TIM_MspPostInit+0x134>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fe:	f003 0304 	and.w	r3, r3, #4
 8001902:	61bb      	str	r3, [r7, #24]
 8001904:	69bb      	ldr	r3, [r7, #24]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = ARD_D5_PWM_Pin;
 8001906:	f44f 7380 	mov.w	r3, #256	; 0x100
 800190a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190c:	2302      	movs	r3, #2
 800190e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001910:	2300      	movs	r3, #0
 8001912:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001914:	2300      	movs	r3, #0
 8001916:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001918:	2302      	movs	r3, #2
 800191a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARD_D5_PWM_GPIO_Port, &GPIO_InitStruct);
 800191c:	f107 031c 	add.w	r3, r7, #28
 8001920:	4619      	mov	r1, r3
 8001922:	4838      	ldr	r0, [pc, #224]	; (8001a04 <HAL_TIM_MspPostInit+0x138>)
 8001924:	f002 f862 	bl	80039ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8001928:	e064      	b.n	80019f4 <HAL_TIM_MspPostInit+0x128>
  else if(htim->Instance==TIM10)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a36      	ldr	r2, [pc, #216]	; (8001a08 <HAL_TIM_MspPostInit+0x13c>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d11c      	bne.n	800196e <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001934:	4b32      	ldr	r3, [pc, #200]	; (8001a00 <HAL_TIM_MspPostInit+0x134>)
 8001936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001938:	4a31      	ldr	r2, [pc, #196]	; (8001a00 <HAL_TIM_MspPostInit+0x134>)
 800193a:	f043 0320 	orr.w	r3, r3, #32
 800193e:	6313      	str	r3, [r2, #48]	; 0x30
 8001940:	4b2f      	ldr	r3, [pc, #188]	; (8001a00 <HAL_TIM_MspPostInit+0x134>)
 8001942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001944:	f003 0320 	and.w	r3, r3, #32
 8001948:	617b      	str	r3, [r7, #20]
 800194a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARD_D3_PWM_Pin;
 800194c:	2340      	movs	r3, #64	; 0x40
 800194e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001950:	2302      	movs	r3, #2
 8001952:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	2300      	movs	r3, #0
 8001956:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001958:	2300      	movs	r3, #0
 800195a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800195c:	2303      	movs	r3, #3
 800195e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARD_D3_PWM_GPIO_Port, &GPIO_InitStruct);
 8001960:	f107 031c 	add.w	r3, r7, #28
 8001964:	4619      	mov	r1, r3
 8001966:	4829      	ldr	r0, [pc, #164]	; (8001a0c <HAL_TIM_MspPostInit+0x140>)
 8001968:	f002 f840 	bl	80039ec <HAL_GPIO_Init>
}
 800196c:	e042      	b.n	80019f4 <HAL_TIM_MspPostInit+0x128>
  else if(htim->Instance==TIM11)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a27      	ldr	r2, [pc, #156]	; (8001a10 <HAL_TIM_MspPostInit+0x144>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d11c      	bne.n	80019b2 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001978:	4b21      	ldr	r3, [pc, #132]	; (8001a00 <HAL_TIM_MspPostInit+0x134>)
 800197a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197c:	4a20      	ldr	r2, [pc, #128]	; (8001a00 <HAL_TIM_MspPostInit+0x134>)
 800197e:	f043 0320 	orr.w	r3, r3, #32
 8001982:	6313      	str	r3, [r2, #48]	; 0x30
 8001984:	4b1e      	ldr	r3, [pc, #120]	; (8001a00 <HAL_TIM_MspPostInit+0x134>)
 8001986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001988:	f003 0320 	and.w	r3, r3, #32
 800198c:	613b      	str	r3, [r7, #16]
 800198e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARD_D6_PWM_Pin;
 8001990:	2380      	movs	r3, #128	; 0x80
 8001992:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001994:	2302      	movs	r3, #2
 8001996:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001998:	2300      	movs	r3, #0
 800199a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800199c:	2300      	movs	r3, #0
 800199e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 80019a0:	2303      	movs	r3, #3
 80019a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARD_D6_PWM_GPIO_Port, &GPIO_InitStruct);
 80019a4:	f107 031c 	add.w	r3, r7, #28
 80019a8:	4619      	mov	r1, r3
 80019aa:	4818      	ldr	r0, [pc, #96]	; (8001a0c <HAL_TIM_MspPostInit+0x140>)
 80019ac:	f002 f81e 	bl	80039ec <HAL_GPIO_Init>
}
 80019b0:	e020      	b.n	80019f4 <HAL_TIM_MspPostInit+0x128>
  else if(htim->Instance==TIM12)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a17      	ldr	r2, [pc, #92]	; (8001a14 <HAL_TIM_MspPostInit+0x148>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d11b      	bne.n	80019f4 <HAL_TIM_MspPostInit+0x128>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80019bc:	4b10      	ldr	r3, [pc, #64]	; (8001a00 <HAL_TIM_MspPostInit+0x134>)
 80019be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c0:	4a0f      	ldr	r2, [pc, #60]	; (8001a00 <HAL_TIM_MspPostInit+0x134>)
 80019c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019c6:	6313      	str	r3, [r2, #48]	; 0x30
 80019c8:	4b0d      	ldr	r3, [pc, #52]	; (8001a00 <HAL_TIM_MspPostInit+0x134>)
 80019ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019d0:	60fb      	str	r3, [r7, #12]
 80019d2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 80019d4:	2340      	movs	r3, #64	; 0x40
 80019d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d8:	2302      	movs	r3, #2
 80019da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019dc:	2300      	movs	r3, #0
 80019de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e0:	2300      	movs	r3, #0
 80019e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80019e4:	2309      	movs	r3, #9
 80019e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 80019e8:	f107 031c 	add.w	r3, r7, #28
 80019ec:	4619      	mov	r1, r3
 80019ee:	480a      	ldr	r0, [pc, #40]	; (8001a18 <HAL_TIM_MspPostInit+0x14c>)
 80019f0:	f001 fffc 	bl	80039ec <HAL_GPIO_Init>
}
 80019f4:	bf00      	nop
 80019f6:	3730      	adds	r7, #48	; 0x30
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	40000400 	.word	0x40000400
 8001a00:	40023800 	.word	0x40023800
 8001a04:	40020800 	.word	0x40020800
 8001a08:	40014400 	.word	0x40014400
 8001a0c:	40021400 	.word	0x40021400
 8001a10:	40014800 	.word	0x40014800
 8001a14:	40001800 	.word	0x40001800
 8001a18:	40021c00 	.word	0x40021c00

08001a1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08e      	sub	sp, #56	; 0x38
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	605a      	str	r2, [r3, #4]
 8001a2e:	609a      	str	r2, [r3, #8]
 8001a30:	60da      	str	r2, [r3, #12]
 8001a32:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a5c      	ldr	r2, [pc, #368]	; (8001bac <HAL_UART_MspInit+0x190>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d145      	bne.n	8001aca <HAL_UART_MspInit+0xae>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001a3e:	4b5c      	ldr	r3, [pc, #368]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a42:	4a5b      	ldr	r2, [pc, #364]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001a44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001a48:	6413      	str	r3, [r2, #64]	; 0x40
 8001a4a:	4b59      	ldr	r3, [pc, #356]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a52:	623b      	str	r3, [r7, #32]
 8001a54:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a56:	4b56      	ldr	r3, [pc, #344]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5a:	4a55      	ldr	r2, [pc, #340]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001a5c:	f043 0304 	orr.w	r3, r3, #4
 8001a60:	6313      	str	r3, [r2, #48]	; 0x30
 8001a62:	4b53      	ldr	r3, [pc, #332]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a66:	f003 0304 	and.w	r3, r3, #4
 8001a6a:	61fb      	str	r3, [r7, #28]
 8001a6c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a6e:	4b50      	ldr	r3, [pc, #320]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a72:	4a4f      	ldr	r2, [pc, #316]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001a74:	f043 0308 	orr.w	r3, r3, #8
 8001a78:	6313      	str	r3, [r2, #48]	; 0x30
 8001a7a:	4b4d      	ldr	r3, [pc, #308]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	f003 0308 	and.w	r3, r3, #8
 8001a82:	61bb      	str	r3, [r7, #24]
 8001a84:	69bb      	ldr	r3, [r7, #24]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = WIFI_RX_Pin;
 8001a86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a90:	2300      	movs	r3, #0
 8001a92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a94:	2303      	movs	r3, #3
 8001a96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001a98:	2308      	movs	r3, #8
 8001a9a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(WIFI_RX_GPIO_Port, &GPIO_InitStruct);
 8001a9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4844      	ldr	r0, [pc, #272]	; (8001bb4 <HAL_UART_MspInit+0x198>)
 8001aa4:	f001 ffa2 	bl	80039ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = WIFI_TX_Pin;
 8001aa8:	2304      	movs	r3, #4
 8001aaa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aac:	2302      	movs	r3, #2
 8001aae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001ab8:	2308      	movs	r3, #8
 8001aba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(WIFI_TX_GPIO_Port, &GPIO_InitStruct);
 8001abc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	483d      	ldr	r0, [pc, #244]	; (8001bb8 <HAL_UART_MspInit+0x19c>)
 8001ac4:	f001 ff92 	bl	80039ec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001ac8:	e06c      	b.n	8001ba4 <HAL_UART_MspInit+0x188>
  else if(huart->Instance==USART1)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a3b      	ldr	r2, [pc, #236]	; (8001bbc <HAL_UART_MspInit+0x1a0>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d13a      	bne.n	8001b4a <HAL_UART_MspInit+0x12e>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ad4:	4b36      	ldr	r3, [pc, #216]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001ad6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad8:	4a35      	ldr	r2, [pc, #212]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001ada:	f043 0310 	orr.w	r3, r3, #16
 8001ade:	6453      	str	r3, [r2, #68]	; 0x44
 8001ae0:	4b33      	ldr	r3, [pc, #204]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae4:	f003 0310 	and.w	r3, r3, #16
 8001ae8:	617b      	str	r3, [r7, #20]
 8001aea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aec:	4b30      	ldr	r3, [pc, #192]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af0:	4a2f      	ldr	r2, [pc, #188]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001af2:	f043 0301 	orr.w	r3, r3, #1
 8001af6:	6313      	str	r3, [r2, #48]	; 0x30
 8001af8:	4b2d      	ldr	r3, [pc, #180]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afc:	f003 0301 	and.w	r3, r3, #1
 8001b00:	613b      	str	r3, [r7, #16]
 8001b02:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001b04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b12:	2303      	movs	r3, #3
 8001b14:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b16:	2307      	movs	r3, #7
 8001b18:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001b1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4827      	ldr	r0, [pc, #156]	; (8001bc0 <HAL_UART_MspInit+0x1a4>)
 8001b22:	f001 ff63 	bl	80039ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001b26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b30:	2300      	movs	r3, #0
 8001b32:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b34:	2300      	movs	r3, #0
 8001b36:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b38:	2307      	movs	r3, #7
 8001b3a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001b3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b40:	4619      	mov	r1, r3
 8001b42:	481f      	ldr	r0, [pc, #124]	; (8001bc0 <HAL_UART_MspInit+0x1a4>)
 8001b44:	f001 ff52 	bl	80039ec <HAL_GPIO_Init>
}
 8001b48:	e02c      	b.n	8001ba4 <HAL_UART_MspInit+0x188>
  else if(huart->Instance==USART6)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a1d      	ldr	r2, [pc, #116]	; (8001bc4 <HAL_UART_MspInit+0x1a8>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d127      	bne.n	8001ba4 <HAL_UART_MspInit+0x188>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001b54:	4b16      	ldr	r3, [pc, #88]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001b56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b58:	4a15      	ldr	r2, [pc, #84]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001b5a:	f043 0320 	orr.w	r3, r3, #32
 8001b5e:	6453      	str	r3, [r2, #68]	; 0x44
 8001b60:	4b13      	ldr	r3, [pc, #76]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001b62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b64:	f003 0320 	and.w	r3, r3, #32
 8001b68:	60fb      	str	r3, [r7, #12]
 8001b6a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b6c:	4b10      	ldr	r3, [pc, #64]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b70:	4a0f      	ldr	r2, [pc, #60]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001b72:	f043 0304 	orr.w	r3, r3, #4
 8001b76:	6313      	str	r3, [r2, #48]	; 0x30
 8001b78:	4b0d      	ldr	r3, [pc, #52]	; (8001bb0 <HAL_UART_MspInit+0x194>)
 8001b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7c:	f003 0304 	and.w	r3, r3, #4
 8001b80:	60bb      	str	r3, [r7, #8]
 8001b82:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARD_D0_RX_Pin|ARDUINO_TX_D1_Pin;
 8001b84:	23c0      	movs	r3, #192	; 0xc0
 8001b86:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b88:	2302      	movs	r3, #2
 8001b8a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b90:	2303      	movs	r3, #3
 8001b92:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001b94:	2308      	movs	r3, #8
 8001b96:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4805      	ldr	r0, [pc, #20]	; (8001bb4 <HAL_UART_MspInit+0x198>)
 8001ba0:	f001 ff24 	bl	80039ec <HAL_GPIO_Init>
}
 8001ba4:	bf00      	nop
 8001ba6:	3738      	adds	r7, #56	; 0x38
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40005000 	.word	0x40005000
 8001bb0:	40023800 	.word	0x40023800
 8001bb4:	40020800 	.word	0x40020800
 8001bb8:	40020c00 	.word	0x40020c00
 8001bbc:	40011000 	.word	0x40011000
 8001bc0:	40020000 	.word	0x40020000
 8001bc4:	40011400 	.word	0x40011400

08001bc8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08e      	sub	sp, #56	; 0x38
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	601a      	str	r2, [r3, #0]
 8001bd8:	605a      	str	r2, [r3, #4]
 8001bda:	609a      	str	r2, [r3, #8]
 8001bdc:	60da      	str	r2, [r3, #12]
 8001bde:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_HS)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a5a      	ldr	r2, [pc, #360]	; (8001d50 <HAL_PCD_MspInit+0x188>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	f040 80ae 	bne.w	8001d48 <HAL_PCD_MspInit+0x180>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bec:	4b59      	ldr	r3, [pc, #356]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf0:	4a58      	ldr	r2, [pc, #352]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001bf2:	f043 0302 	orr.w	r3, r3, #2
 8001bf6:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf8:	4b56      	ldr	r3, [pc, #344]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfc:	f003 0302 	and.w	r3, r3, #2
 8001c00:	623b      	str	r3, [r7, #32]
 8001c02:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001c04:	4b53      	ldr	r3, [pc, #332]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c08:	4a52      	ldr	r2, [pc, #328]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001c0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c0e:	6313      	str	r3, [r2, #48]	; 0x30
 8001c10:	4b50      	ldr	r3, [pc, #320]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c18:	61fb      	str	r3, [r7, #28]
 8001c1a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c1c:	4b4d      	ldr	r3, [pc, #308]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c20:	4a4c      	ldr	r2, [pc, #304]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001c22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c26:	6313      	str	r3, [r2, #48]	; 0x30
 8001c28:	4b4a      	ldr	r3, [pc, #296]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c30:	61bb      	str	r3, [r7, #24]
 8001c32:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c34:	4b47      	ldr	r3, [pc, #284]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c38:	4a46      	ldr	r2, [pc, #280]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001c3a:	f043 0304 	orr.w	r3, r3, #4
 8001c3e:	6313      	str	r3, [r2, #48]	; 0x30
 8001c40:	4b44      	ldr	r3, [pc, #272]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c44:	f003 0304 	and.w	r3, r3, #4
 8001c48:	617b      	str	r3, [r7, #20]
 8001c4a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c4c:	4b41      	ldr	r3, [pc, #260]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c50:	4a40      	ldr	r2, [pc, #256]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001c52:	f043 0301 	orr.w	r3, r3, #1
 8001c56:	6313      	str	r3, [r2, #48]	; 0x30
 8001c58:	4b3e      	ldr	r3, [pc, #248]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5c:	f003 0301 	and.w	r3, r3, #1
 8001c60:	613b      	str	r3, [r7, #16]
 8001c62:	693b      	ldr	r3, [r7, #16]
    PA3     ------> USB_OTG_HS_ULPI_D0
    PB1     ------> USB_OTG_HS_ULPI_D2
    PB0     ------> USB_OTG_HS_ULPI_D1
    PB11     ------> USB_OTG_HS_ULPI_D4
    */
    GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8001c64:	f643 4323 	movw	r3, #15395	; 0x3c23
 8001c68:	627b      	str	r3, [r7, #36]	; 0x24
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6a:	2302      	movs	r3, #2
 8001c6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c72:	2303      	movs	r3, #3
 8001c74:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001c76:	230a      	movs	r3, #10
 8001c78:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4835      	ldr	r0, [pc, #212]	; (8001d58 <HAL_PCD_MspInit+0x190>)
 8001c82:	f001 feb3 	bl	80039ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ULPI_DIR_Pin;
 8001c86:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001c8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c90:	2300      	movs	r3, #0
 8001c92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c94:	2303      	movs	r3, #3
 8001c96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001c98:	230a      	movs	r3, #10
 8001c9a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ULPI_DIR_GPIO_Port, &GPIO_InitStruct);
 8001c9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	482e      	ldr	r0, [pc, #184]	; (8001d5c <HAL_PCD_MspInit+0x194>)
 8001ca4:	f001 fea2 	bl	80039ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001ca8:	2310      	movs	r3, #16
 8001caa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cac:	2302      	movs	r3, #2
 8001cae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001cb8:	230a      	movs	r3, #10
 8001cba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001cbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	4827      	ldr	r0, [pc, #156]	; (8001d60 <HAL_PCD_MspInit+0x198>)
 8001cc4:	f001 fe92 	bl	80039ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ULPI_STP_Pin;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ccc:	2302      	movs	r3, #2
 8001cce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001cd8:	230a      	movs	r3, #10
 8001cda:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ULPI_STP_GPIO_Port, &GPIO_InitStruct);
 8001cdc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4820      	ldr	r0, [pc, #128]	; (8001d64 <HAL_PCD_MspInit+0x19c>)
 8001ce4:	f001 fe82 	bl	80039ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001ce8:	2328      	movs	r3, #40	; 0x28
 8001cea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cec:	2302      	movs	r3, #2
 8001cee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001cf8:	230a      	movs	r3, #10
 8001cfa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d00:	4619      	mov	r1, r3
 8001d02:	4819      	ldr	r0, [pc, #100]	; (8001d68 <HAL_PCD_MspInit+0x1a0>)
 8001d04:	f001 fe72 	bl	80039ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8001d08:	4b12      	ldr	r3, [pc, #72]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0c:	4a11      	ldr	r2, [pc, #68]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001d0e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001d12:	6313      	str	r3, [r2, #48]	; 0x30
 8001d14:	4b0f      	ldr	r3, [pc, #60]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d18:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001d1c:	60fb      	str	r3, [r7, #12]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 8001d20:	4b0c      	ldr	r3, [pc, #48]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d24:	4a0b      	ldr	r2, [pc, #44]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001d26:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001d2a:	6313      	str	r3, [r2, #48]	; 0x30
 8001d2c:	4b09      	ldr	r3, [pc, #36]	; (8001d54 <HAL_PCD_MspInit+0x18c>)
 8001d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d30:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001d34:	60bb      	str	r3, [r7, #8]
 8001d36:	68bb      	ldr	r3, [r7, #8]
    /* USB_OTG_HS interrupt Init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 5, 0);
 8001d38:	2200      	movs	r2, #0
 8001d3a:	2105      	movs	r1, #5
 8001d3c:	204d      	movs	r0, #77	; 0x4d
 8001d3e:	f000 fd93 	bl	8002868 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8001d42:	204d      	movs	r0, #77	; 0x4d
 8001d44:	f000 fdac 	bl	80028a0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }

}
 8001d48:	bf00      	nop
 8001d4a:	3738      	adds	r7, #56	; 0x38
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	40040000 	.word	0x40040000
 8001d54:	40023800 	.word	0x40023800
 8001d58:	40020400 	.word	0x40020400
 8001d5c:	40022000 	.word	0x40022000
 8001d60:	40021c00 	.word	0x40021c00
 8001d64:	40020800 	.word	0x40020800
 8001d68:	40020000 	.word	0x40020000

08001d6c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b08c      	sub	sp, #48	; 0x30
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001d74:	2300      	movs	r3, #0
 8001d76:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	6879      	ldr	r1, [r7, #4]
 8001d80:	2036      	movs	r0, #54	; 0x36
 8001d82:	f000 fd71 	bl	8002868 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001d86:	2036      	movs	r0, #54	; 0x36
 8001d88:	f000 fd8a 	bl	80028a0 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001d8c:	4b1f      	ldr	r3, [pc, #124]	; (8001e0c <HAL_InitTick+0xa0>)
 8001d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d90:	4a1e      	ldr	r2, [pc, #120]	; (8001e0c <HAL_InitTick+0xa0>)
 8001d92:	f043 0310 	orr.w	r3, r3, #16
 8001d96:	6413      	str	r3, [r2, #64]	; 0x40
 8001d98:	4b1c      	ldr	r3, [pc, #112]	; (8001e0c <HAL_InitTick+0xa0>)
 8001d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9c:	f003 0310 	and.w	r3, r3, #16
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001da4:	f107 0210 	add.w	r2, r7, #16
 8001da8:	f107 0314 	add.w	r3, r7, #20
 8001dac:	4611      	mov	r1, r2
 8001dae:	4618      	mov	r0, r3
 8001db0:	f003 fd64 	bl	800587c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001db4:	f003 fd3a 	bl	800582c <HAL_RCC_GetPCLK1Freq>
 8001db8:	4603      	mov	r3, r0
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dc0:	4a13      	ldr	r2, [pc, #76]	; (8001e10 <HAL_InitTick+0xa4>)
 8001dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8001dc6:	0c9b      	lsrs	r3, r3, #18
 8001dc8:	3b01      	subs	r3, #1
 8001dca:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001dcc:	4b11      	ldr	r3, [pc, #68]	; (8001e14 <HAL_InitTick+0xa8>)
 8001dce:	4a12      	ldr	r2, [pc, #72]	; (8001e18 <HAL_InitTick+0xac>)
 8001dd0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001dd2:	4b10      	ldr	r3, [pc, #64]	; (8001e14 <HAL_InitTick+0xa8>)
 8001dd4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001dd8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001dda:	4a0e      	ldr	r2, [pc, #56]	; (8001e14 <HAL_InitTick+0xa8>)
 8001ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dde:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001de0:	4b0c      	ldr	r3, [pc, #48]	; (8001e14 <HAL_InitTick+0xa8>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001de6:	4b0b      	ldr	r3, [pc, #44]	; (8001e14 <HAL_InitTick+0xa8>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001dec:	4809      	ldr	r0, [pc, #36]	; (8001e14 <HAL_InitTick+0xa8>)
 8001dee:	f004 fa4a 	bl	8006286 <HAL_TIM_Base_Init>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d104      	bne.n	8001e02 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001df8:	4806      	ldr	r0, [pc, #24]	; (8001e14 <HAL_InitTick+0xa8>)
 8001dfa:	f004 fa9b 	bl	8006334 <HAL_TIM_Base_Start_IT>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	e000      	b.n	8001e04 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3730      	adds	r7, #48	; 0x30
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	40023800 	.word	0x40023800
 8001e10:	431bde83 	.word	0x431bde83
 8001e14:	200098c4 	.word	0x200098c4
 8001e18:	40001000 	.word	0x40001000

08001e1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e20:	e7fe      	b.n	8001e20 <NMI_Handler+0x4>

08001e22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e22:	b480      	push	{r7}
 8001e24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e26:	e7fe      	b.n	8001e26 <HardFault_Handler+0x4>

08001e28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e2c:	e7fe      	b.n	8001e2c <MemManage_Handler+0x4>

08001e2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e2e:	b480      	push	{r7}
 8001e30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e32:	e7fe      	b.n	8001e32 <BusFault_Handler+0x4>

08001e34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e38:	e7fe      	b.n	8001e38 <UsageFault_Handler+0x4>

08001e3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e3e:	bf00      	nop
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001e4c:	4802      	ldr	r0, [pc, #8]	; (8001e58 <TIM6_DAC_IRQHandler+0x10>)
 8001e4e:	f004 fb40 	bl	80064d2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001e52:	bf00      	nop
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	200098c4 	.word	0x200098c4

08001e5c <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8001e60:	4802      	ldr	r0, [pc, #8]	; (8001e6c <OTG_HS_IRQHandler+0x10>)
 8001e62:	f002 f96e 	bl	8004142 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8001e66:	bf00      	nop
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20008d28 	.word	0x20008d28

08001e70 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8001e74:	4802      	ldr	r0, [pc, #8]	; (8001e80 <LTDC_IRQHandler+0x10>)
 8001e76:	f001 ff7e 	bl	8003d76 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	200092a4 	.word	0x200092a4

08001e84 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8001e88:	4802      	ldr	r0, [pc, #8]	; (8001e94 <DMA2D_IRQHandler+0x10>)
 8001e8a:	f000 fe5b 	bl	8002b44 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	200096c0 	.word	0x200096c0

08001e98 <CEC_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC global interrupt.
  */
void CEC_IRQHandler(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_IRQn 0 */

  /* USER CODE END CEC_IRQn 0 */
  HAL_CEC_IRQHandler(&hcec);
 8001e9c:	4802      	ldr	r0, [pc, #8]	; (8001ea8 <CEC_IRQHandler+0x10>)
 8001e9e:	f000 fb2f 	bl	8002500 <HAL_CEC_IRQHandler>
  /* USER CODE BEGIN CEC_IRQn 1 */

  /* USER CODE END CEC_IRQn 1 */
}
 8001ea2:	bf00      	nop
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	20009214 	.word	0x20009214

08001eac <DSI_IRQHandler>:

/**
  * @brief This function handles DSI global interrupt.
  */
void DSI_IRQHandler(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DSI_IRQn 0 */

  /* USER CODE END DSI_IRQn 0 */
  HAL_DSI_IRQHandler(&hdsi);
 8001eb0:	4802      	ldr	r0, [pc, #8]	; (8001ebc <DSI_IRQHandler+0x10>)
 8001eb2:	f001 f9cb 	bl	800324c <HAL_DSI_IRQHandler>
  /* USER CODE BEGIN DSI_IRQn 1 */

  /* USER CODE END DSI_IRQn 1 */
}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	200091f8 	.word	0x200091f8

08001ec0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ec4:	4b06      	ldr	r3, [pc, #24]	; (8001ee0 <SystemInit+0x20>)
 8001ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001eca:	4a05      	ldr	r2, [pc, #20]	; (8001ee0 <SystemInit+0x20>)
 8001ecc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ed0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ed4:	bf00      	nop
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	e000ed00 	.word	0xe000ed00

08001ee4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ee4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f1c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ee8:	480d      	ldr	r0, [pc, #52]	; (8001f20 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001eea:	490e      	ldr	r1, [pc, #56]	; (8001f24 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001eec:	4a0e      	ldr	r2, [pc, #56]	; (8001f28 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001eee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ef0:	e002      	b.n	8001ef8 <LoopCopyDataInit>

08001ef2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ef2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ef4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ef6:	3304      	adds	r3, #4

08001ef8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ef8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001efa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001efc:	d3f9      	bcc.n	8001ef2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001efe:	4a0b      	ldr	r2, [pc, #44]	; (8001f2c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f00:	4c0b      	ldr	r4, [pc, #44]	; (8001f30 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f04:	e001      	b.n	8001f0a <LoopFillZerobss>

08001f06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f08:	3204      	adds	r2, #4

08001f0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f0c:	d3fb      	bcc.n	8001f06 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001f0e:	f7ff ffd7 	bl	8001ec0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f12:	f009 f9f9 	bl	800b308 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f16:	f7fe fb5d 	bl	80005d4 <main>
  bx  lr    
 8001f1a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f1c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001f20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f24:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001f28:	0800b41c 	.word	0x0800b41c
  ldr r2, =_sbss
 8001f2c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001f30:	20009954 	.word	0x20009954

08001f34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f34:	e7fe      	b.n	8001f34 <ADC_IRQHandler>

08001f36 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f36:	b580      	push	{r7, lr}
 8001f38:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f3a:	2003      	movs	r0, #3
 8001f3c:	f000 fc89 	bl	8002852 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f40:	2000      	movs	r0, #0
 8001f42:	f7ff ff13 	bl	8001d6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f46:	f7ff fa8f 	bl	8001468 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f4a:	2300      	movs	r3, #0
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f54:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <HAL_IncTick+0x20>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	461a      	mov	r2, r3
 8001f5a:	4b06      	ldr	r3, [pc, #24]	; (8001f74 <HAL_IncTick+0x24>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4413      	add	r3, r2
 8001f60:	4a04      	ldr	r2, [pc, #16]	; (8001f74 <HAL_IncTick+0x24>)
 8001f62:	6013      	str	r3, [r2, #0]
}
 8001f64:	bf00      	nop
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	20000008 	.word	0x20000008
 8001f74:	20009910 	.word	0x20009910

08001f78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f7c:	4b03      	ldr	r3, [pc, #12]	; (8001f8c <HAL_GetTick+0x14>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	20009910 	.word	0x20009910

08001f90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f98:	f7ff ffee 	bl	8001f78 <HAL_GetTick>
 8001f9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fa8:	d005      	beq.n	8001fb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001faa:	4b0a      	ldr	r3, [pc, #40]	; (8001fd4 <HAL_Delay+0x44>)
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	461a      	mov	r2, r3
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	4413      	add	r3, r2
 8001fb4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fb6:	bf00      	nop
 8001fb8:	f7ff ffde 	bl	8001f78 <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	68fa      	ldr	r2, [r7, #12]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d8f7      	bhi.n	8001fb8 <HAL_Delay+0x28>
  {
  }
}
 8001fc8:	bf00      	nop
 8001fca:	bf00      	nop
 8001fcc:	3710      	adds	r7, #16
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	20000008 	.word	0x20000008

08001fd8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b084      	sub	sp, #16
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d101      	bne.n	8001fee <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e031      	b.n	8002052 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d109      	bne.n	800200a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f7ff fa5e 	bl	80014b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2200      	movs	r2, #0
 8002000:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2200      	movs	r2, #0
 8002006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	f003 0310 	and.w	r3, r3, #16
 8002012:	2b00      	cmp	r3, #0
 8002014:	d116      	bne.n	8002044 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800201a:	4b10      	ldr	r3, [pc, #64]	; (800205c <HAL_ADC_Init+0x84>)
 800201c:	4013      	ands	r3, r2
 800201e:	f043 0202 	orr.w	r2, r3, #2
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f000 f970 	bl	800230c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2200      	movs	r2, #0
 8002030:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002036:	f023 0303 	bic.w	r3, r3, #3
 800203a:	f043 0201 	orr.w	r2, r3, #1
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	641a      	str	r2, [r3, #64]	; 0x40
 8002042:	e001      	b.n	8002048 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2200      	movs	r2, #0
 800204c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002050:	7bfb      	ldrb	r3, [r7, #15]
}
 8002052:	4618      	mov	r0, r3
 8002054:	3710      	adds	r7, #16
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	ffffeefd 	.word	0xffffeefd

08002060 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002060:	b480      	push	{r7}
 8002062:	b085      	sub	sp, #20
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800206a:	2300      	movs	r3, #0
 800206c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002074:	2b01      	cmp	r3, #1
 8002076:	d101      	bne.n	800207c <HAL_ADC_ConfigChannel+0x1c>
 8002078:	2302      	movs	r3, #2
 800207a:	e136      	b.n	80022ea <HAL_ADC_ConfigChannel+0x28a>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2201      	movs	r2, #1
 8002080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	2b09      	cmp	r3, #9
 800208a:	d93a      	bls.n	8002102 <HAL_ADC_ConfigChannel+0xa2>
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002094:	d035      	beq.n	8002102 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	68d9      	ldr	r1, [r3, #12]
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	461a      	mov	r2, r3
 80020a4:	4613      	mov	r3, r2
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	4413      	add	r3, r2
 80020aa:	3b1e      	subs	r3, #30
 80020ac:	2207      	movs	r2, #7
 80020ae:	fa02 f303 	lsl.w	r3, r2, r3
 80020b2:	43da      	mvns	r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	400a      	ands	r2, r1
 80020ba:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a8d      	ldr	r2, [pc, #564]	; (80022f8 <HAL_ADC_ConfigChannel+0x298>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d10a      	bne.n	80020dc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	68d9      	ldr	r1, [r3, #12]
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	061a      	lsls	r2, r3, #24
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	430a      	orrs	r2, r1
 80020d8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020da:	e035      	b.n	8002148 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	68d9      	ldr	r1, [r3, #12]
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	689a      	ldr	r2, [r3, #8]
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	b29b      	uxth	r3, r3
 80020ec:	4618      	mov	r0, r3
 80020ee:	4603      	mov	r3, r0
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	4403      	add	r3, r0
 80020f4:	3b1e      	subs	r3, #30
 80020f6:	409a      	lsls	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	430a      	orrs	r2, r1
 80020fe:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002100:	e022      	b.n	8002148 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	6919      	ldr	r1, [r3, #16]
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	b29b      	uxth	r3, r3
 800210e:	461a      	mov	r2, r3
 8002110:	4613      	mov	r3, r2
 8002112:	005b      	lsls	r3, r3, #1
 8002114:	4413      	add	r3, r2
 8002116:	2207      	movs	r2, #7
 8002118:	fa02 f303 	lsl.w	r3, r2, r3
 800211c:	43da      	mvns	r2, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	400a      	ands	r2, r1
 8002124:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	6919      	ldr	r1, [r3, #16]
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	689a      	ldr	r2, [r3, #8]
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	b29b      	uxth	r3, r3
 8002136:	4618      	mov	r0, r3
 8002138:	4603      	mov	r3, r0
 800213a:	005b      	lsls	r3, r3, #1
 800213c:	4403      	add	r3, r0
 800213e:	409a      	lsls	r2, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	430a      	orrs	r2, r1
 8002146:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	2b06      	cmp	r3, #6
 800214e:	d824      	bhi.n	800219a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	685a      	ldr	r2, [r3, #4]
 800215a:	4613      	mov	r3, r2
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	4413      	add	r3, r2
 8002160:	3b05      	subs	r3, #5
 8002162:	221f      	movs	r2, #31
 8002164:	fa02 f303 	lsl.w	r3, r2, r3
 8002168:	43da      	mvns	r2, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	400a      	ands	r2, r1
 8002170:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	b29b      	uxth	r3, r3
 800217e:	4618      	mov	r0, r3
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685a      	ldr	r2, [r3, #4]
 8002184:	4613      	mov	r3, r2
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	4413      	add	r3, r2
 800218a:	3b05      	subs	r3, #5
 800218c:	fa00 f203 	lsl.w	r2, r0, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	430a      	orrs	r2, r1
 8002196:	635a      	str	r2, [r3, #52]	; 0x34
 8002198:	e04c      	b.n	8002234 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	2b0c      	cmp	r3, #12
 80021a0:	d824      	bhi.n	80021ec <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685a      	ldr	r2, [r3, #4]
 80021ac:	4613      	mov	r3, r2
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	4413      	add	r3, r2
 80021b2:	3b23      	subs	r3, #35	; 0x23
 80021b4:	221f      	movs	r2, #31
 80021b6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ba:	43da      	mvns	r2, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	400a      	ands	r2, r1
 80021c2:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	b29b      	uxth	r3, r3
 80021d0:	4618      	mov	r0, r3
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	685a      	ldr	r2, [r3, #4]
 80021d6:	4613      	mov	r3, r2
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	4413      	add	r3, r2
 80021dc:	3b23      	subs	r3, #35	; 0x23
 80021de:	fa00 f203 	lsl.w	r2, r0, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	430a      	orrs	r2, r1
 80021e8:	631a      	str	r2, [r3, #48]	; 0x30
 80021ea:	e023      	b.n	8002234 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685a      	ldr	r2, [r3, #4]
 80021f6:	4613      	mov	r3, r2
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	4413      	add	r3, r2
 80021fc:	3b41      	subs	r3, #65	; 0x41
 80021fe:	221f      	movs	r2, #31
 8002200:	fa02 f303 	lsl.w	r3, r2, r3
 8002204:	43da      	mvns	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	400a      	ands	r2, r1
 800220c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	b29b      	uxth	r3, r3
 800221a:	4618      	mov	r0, r3
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685a      	ldr	r2, [r3, #4]
 8002220:	4613      	mov	r3, r2
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	4413      	add	r3, r2
 8002226:	3b41      	subs	r3, #65	; 0x41
 8002228:	fa00 f203 	lsl.w	r2, r0, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	430a      	orrs	r2, r1
 8002232:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a30      	ldr	r2, [pc, #192]	; (80022fc <HAL_ADC_ConfigChannel+0x29c>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d10a      	bne.n	8002254 <HAL_ADC_ConfigChannel+0x1f4>
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002246:	d105      	bne.n	8002254 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002248:	4b2d      	ldr	r3, [pc, #180]	; (8002300 <HAL_ADC_ConfigChannel+0x2a0>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	4a2c      	ldr	r2, [pc, #176]	; (8002300 <HAL_ADC_ConfigChannel+0x2a0>)
 800224e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002252:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a28      	ldr	r2, [pc, #160]	; (80022fc <HAL_ADC_ConfigChannel+0x29c>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d10f      	bne.n	800227e <HAL_ADC_ConfigChannel+0x21e>
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2b12      	cmp	r3, #18
 8002264:	d10b      	bne.n	800227e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002266:	4b26      	ldr	r3, [pc, #152]	; (8002300 <HAL_ADC_ConfigChannel+0x2a0>)
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	4a25      	ldr	r2, [pc, #148]	; (8002300 <HAL_ADC_ConfigChannel+0x2a0>)
 800226c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002270:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002272:	4b23      	ldr	r3, [pc, #140]	; (8002300 <HAL_ADC_ConfigChannel+0x2a0>)
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	4a22      	ldr	r2, [pc, #136]	; (8002300 <HAL_ADC_ConfigChannel+0x2a0>)
 8002278:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800227c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a1e      	ldr	r2, [pc, #120]	; (80022fc <HAL_ADC_ConfigChannel+0x29c>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d12b      	bne.n	80022e0 <HAL_ADC_ConfigChannel+0x280>
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a1a      	ldr	r2, [pc, #104]	; (80022f8 <HAL_ADC_ConfigChannel+0x298>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d003      	beq.n	800229a <HAL_ADC_ConfigChannel+0x23a>
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2b11      	cmp	r3, #17
 8002298:	d122      	bne.n	80022e0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800229a:	4b19      	ldr	r3, [pc, #100]	; (8002300 <HAL_ADC_ConfigChannel+0x2a0>)
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	4a18      	ldr	r2, [pc, #96]	; (8002300 <HAL_ADC_ConfigChannel+0x2a0>)
 80022a0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80022a4:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80022a6:	4b16      	ldr	r3, [pc, #88]	; (8002300 <HAL_ADC_ConfigChannel+0x2a0>)
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	4a15      	ldr	r2, [pc, #84]	; (8002300 <HAL_ADC_ConfigChannel+0x2a0>)
 80022ac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80022b0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a10      	ldr	r2, [pc, #64]	; (80022f8 <HAL_ADC_ConfigChannel+0x298>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d111      	bne.n	80022e0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80022bc:	4b11      	ldr	r3, [pc, #68]	; (8002304 <HAL_ADC_ConfigChannel+0x2a4>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a11      	ldr	r2, [pc, #68]	; (8002308 <HAL_ADC_ConfigChannel+0x2a8>)
 80022c2:	fba2 2303 	umull	r2, r3, r2, r3
 80022c6:	0c9a      	lsrs	r2, r3, #18
 80022c8:	4613      	mov	r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	4413      	add	r3, r2
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80022d2:	e002      	b.n	80022da <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	3b01      	subs	r3, #1
 80022d8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d1f9      	bne.n	80022d4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2200      	movs	r2, #0
 80022e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3714      	adds	r7, #20
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	10000012 	.word	0x10000012
 80022fc:	40012000 	.word	0x40012000
 8002300:	40012300 	.word	0x40012300
 8002304:	20000000 	.word	0x20000000
 8002308:	431bde83 	.word	0x431bde83

0800230c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002314:	4b78      	ldr	r3, [pc, #480]	; (80024f8 <ADC_Init+0x1ec>)
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	4a77      	ldr	r2, [pc, #476]	; (80024f8 <ADC_Init+0x1ec>)
 800231a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800231e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002320:	4b75      	ldr	r3, [pc, #468]	; (80024f8 <ADC_Init+0x1ec>)
 8002322:	685a      	ldr	r2, [r3, #4]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	4973      	ldr	r1, [pc, #460]	; (80024f8 <ADC_Init+0x1ec>)
 800232a:	4313      	orrs	r3, r2
 800232c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	685a      	ldr	r2, [r3, #4]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800233c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	6859      	ldr	r1, [r3, #4]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	691b      	ldr	r3, [r3, #16]
 8002348:	021a      	lsls	r2, r3, #8
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	430a      	orrs	r2, r1
 8002350:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	685a      	ldr	r2, [r3, #4]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002360:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	6859      	ldr	r1, [r3, #4]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	689a      	ldr	r2, [r3, #8]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	430a      	orrs	r2, r1
 8002372:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	689a      	ldr	r2, [r3, #8]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002382:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	6899      	ldr	r1, [r3, #8]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	68da      	ldr	r2, [r3, #12]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	430a      	orrs	r2, r1
 8002394:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800239a:	4a58      	ldr	r2, [pc, #352]	; (80024fc <ADC_Init+0x1f0>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d022      	beq.n	80023e6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	689a      	ldr	r2, [r3, #8]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80023ae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	6899      	ldr	r1, [r3, #8]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	430a      	orrs	r2, r1
 80023c0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	689a      	ldr	r2, [r3, #8]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80023d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	6899      	ldr	r1, [r3, #8]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	430a      	orrs	r2, r1
 80023e2:	609a      	str	r2, [r3, #8]
 80023e4:	e00f      	b.n	8002406 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80023f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	689a      	ldr	r2, [r3, #8]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002404:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	689a      	ldr	r2, [r3, #8]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f022 0202 	bic.w	r2, r2, #2
 8002414:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	6899      	ldr	r1, [r3, #8]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	699b      	ldr	r3, [r3, #24]
 8002420:	005a      	lsls	r2, r3, #1
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	430a      	orrs	r2, r1
 8002428:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d01b      	beq.n	800246c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	685a      	ldr	r2, [r3, #4]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002442:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	685a      	ldr	r2, [r3, #4]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002452:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6859      	ldr	r1, [r3, #4]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245e:	3b01      	subs	r3, #1
 8002460:	035a      	lsls	r2, r3, #13
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	430a      	orrs	r2, r1
 8002468:	605a      	str	r2, [r3, #4]
 800246a:	e007      	b.n	800247c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	685a      	ldr	r2, [r3, #4]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800247a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800248a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	69db      	ldr	r3, [r3, #28]
 8002496:	3b01      	subs	r3, #1
 8002498:	051a      	lsls	r2, r3, #20
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	430a      	orrs	r2, r1
 80024a0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	689a      	ldr	r2, [r3, #8]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80024b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	6899      	ldr	r1, [r3, #8]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80024be:	025a      	lsls	r2, r3, #9
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	430a      	orrs	r2, r1
 80024c6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	689a      	ldr	r2, [r3, #8]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	6899      	ldr	r1, [r3, #8]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	695b      	ldr	r3, [r3, #20]
 80024e2:	029a      	lsls	r2, r3, #10
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	430a      	orrs	r2, r1
 80024ea:	609a      	str	r2, [r3, #8]
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr
 80024f8:	40012300 	.word	0x40012300
 80024fc:	0f000001 	.word	0x0f000001

08002500 <HAL_CEC_IRQHandler>:
  * @brief This function handles CEC interrupt requests.
  * @param hcec CEC handle
  * @retval None
  */
void HAL_CEC_IRQHandler(CEC_HandleTypeDef *hcec)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]

  /* save interrupts register for further error or interrupts handling purposes */
  uint32_t reg;
  reg = hcec->Instance->ISR;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	691b      	ldr	r3, [r3, #16]
 800250e:	60fb      	str	r3, [r7, #12]


  /* ----------------------------Arbitration Lost Management----------------------------------*/
  /* CEC TX arbitration error interrupt occurred --------------------------------------*/
  if ((reg & CEC_FLAG_ARBLST) != 0U)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002516:	2b00      	cmp	r3, #0
 8002518:	d00a      	beq.n	8002530 <HAL_CEC_IRQHandler+0x30>
  {
    hcec->ErrorCode = HAL_CEC_ERROR_ARBLST;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2280      	movs	r2, #128	; 0x80
 800251e:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_ARBLST);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	691a      	ldr	r2, [r3, #16]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800252e:	611a      	str	r2, [r3, #16]
  }

  /* ----------------------------Rx Management----------------------------------*/
  /* CEC RX byte received interrupt  ---------------------------------------------------*/
  if ((reg & CEC_FLAG_RXBR) != 0U)
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f003 0301 	and.w	r3, r3, #1
 8002536:	2b00      	cmp	r3, #0
 8002538:	d01c      	beq.n	8002574 <HAL_CEC_IRQHandler+0x74>
  {
    /* reception is starting */
    hcec->RxState = HAL_CEC_STATE_BUSY_RX;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2222      	movs	r2, #34	; 0x22
 800253e:	63da      	str	r2, [r3, #60]	; 0x3c
    hcec->RxXferSize++;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002544:	3301      	adds	r3, #1
 8002546:	b29a      	uxth	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	865a      	strh	r2, [r3, #50]	; 0x32
    /* read received byte */
    *hcec->Init.RxBuffer = (uint8_t) hcec->Instance->RXDR;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	68da      	ldr	r2, [r3, #12]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002556:	b2d2      	uxtb	r2, r2
 8002558:	701a      	strb	r2, [r3, #0]
    hcec->Init.RxBuffer++;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800255e:	1c5a      	adds	r2, r3, #1
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	629a      	str	r2, [r3, #40]	; 0x28
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_RXBR);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	691a      	ldr	r2, [r3, #16]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f042 0201 	orr.w	r2, r2, #1
 8002572:	611a      	str	r2, [r3, #16]
  }

  /* CEC RX end received interrupt  ---------------------------------------------------*/
  if ((reg & CEC_FLAG_RXEND) != 0U)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d01e      	beq.n	80025bc <HAL_CEC_IRQHandler+0xbc>
  {
    /* clear IT */
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_RXEND);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	691a      	ldr	r2, [r3, #16]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f042 0202 	orr.w	r2, r2, #2
 800258c:	611a      	str	r2, [r3, #16]

    /* Rx process is completed, restore hcec->RxState to Ready */
    hcec->RxState = HAL_CEC_STATE_READY;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2220      	movs	r2, #32
 8002592:	63da      	str	r2, [r3, #60]	; 0x3c
    hcec->ErrorCode = HAL_CEC_ERROR_NONE;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	641a      	str	r2, [r3, #64]	; 0x40
    hcec->Init.RxBuffer -= hcec->RxXferSize;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80025a2:	425b      	negs	r3, r3
 80025a4:	441a      	add	r2, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	629a      	str	r2, [r3, #40]	; 0x28
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
    hcec->RxCpltCallback(hcec, hcec->RxXferSize);
#else
    HAL_CEC_RxCpltCallback(hcec, hcec->RxXferSize);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80025ae:	4619      	mov	r1, r3
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f000 f88b 	bl	80026cc <HAL_CEC_RxCpltCallback>
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
    hcec->RxXferSize = 0U;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2200      	movs	r2, #0
 80025ba:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* ----------------------------Tx Management----------------------------------*/
  /* CEC TX byte request interrupt ------------------------------------------------*/
  if ((reg & CEC_FLAG_TXBR) != 0U)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d024      	beq.n	8002610 <HAL_CEC_IRQHandler+0x110>
  {
    --hcec->TxXferCount;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80025ca:	3b01      	subs	r3, #1
 80025cc:	b29a      	uxth	r2, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	861a      	strh	r2, [r3, #48]	; 0x30
    if (hcec->TxXferCount == 0U)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d107      	bne.n	80025ea <HAL_CEC_IRQHandler+0xea>
    {
      /* if this is the last byte transmission, set TX End of Message (TXEOM) bit */
      __HAL_CEC_LAST_BYTE_TX_SET(hcec);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f042 0204 	orr.w	r2, r2, #4
 80025e8:	601a      	str	r2, [r3, #0]
    }
    /* In all cases transmit the byte */
    hcec->Instance->TXDR = *hcec->pTxBuffPtr;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ee:	781a      	ldrb	r2, [r3, #0]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	609a      	str	r2, [r3, #8]
    hcec->pTxBuffPtr++;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025fa:	1c5a      	adds	r2, r3, #1
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	62da      	str	r2, [r3, #44]	; 0x2c
    /* clear Tx-Byte request flag */
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_TXBR);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	691a      	ldr	r2, [r3, #16]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800260e:	611a      	str	r2, [r3, #16]
  }

  /* CEC TX end interrupt ------------------------------------------------*/
  if ((reg & CEC_FLAG_TXEND) != 0U)
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002616:	2b00      	cmp	r3, #0
 8002618:	d014      	beq.n	8002644 <HAL_CEC_IRQHandler+0x144>
  {
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_TXEND);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	691a      	ldr	r2, [r3, #16]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002628:	611a      	str	r2, [r3, #16]

    /* Tx process is ended, restore hcec->gState to Ready */
    hcec->gState = HAL_CEC_STATE_READY;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2220      	movs	r2, #32
 800262e:	639a      	str	r2, [r3, #56]	; 0x38
    /* Call the Process Unlocked before calling the Tx call back API to give the possibility to
    start again the Transmission under the Tx call back API */
    __HAL_UNLOCK(hcec);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hcec->ErrorCode = HAL_CEC_ERROR_NONE;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2200      	movs	r2, #0
 800263c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
    hcec->TxCpltCallback(hcec);
#else
    HAL_CEC_TxCpltCallback(hcec);
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f000 f83a 	bl	80026b8 <HAL_CEC_TxCpltCallback>
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
  }

  /* ----------------------------Rx/Tx Error Management----------------------------------*/
  if ((reg & (CEC_ISR_RXOVR | CEC_ISR_BRE | CEC_ISR_SBPE | CEC_ISR_LBPE | CEC_ISR_RXACKE | CEC_ISR_TXUDR | CEC_ISR_TXERR |
 8002644:	68fa      	ldr	r2, [r7, #12]
 8002646:	f641 437c 	movw	r3, #7292	; 0x1c7c
 800264a:	4013      	ands	r3, r2
 800264c:	2b00      	cmp	r3, #0
 800264e:	d02f      	beq.n	80026b0 <HAL_CEC_IRQHandler+0x1b0>
              CEC_ISR_TXACKE)) != 0U)
  {
    hcec->ErrorCode = reg;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	68fa      	ldr	r2, [r7, #12]
 8002654:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_CEC_CLEAR_FLAG(hcec, HAL_CEC_ERROR_RXOVR | HAL_CEC_ERROR_BRE | CEC_FLAG_LBPE | CEC_FLAG_SBPE |
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	6919      	ldr	r1, [r3, #16]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	f641 437c 	movw	r3, #7292	; 0x1c7c
 8002664:	430b      	orrs	r3, r1
 8002666:	6113      	str	r3, [r2, #16]
                         HAL_CEC_ERROR_RXACKE | HAL_CEC_ERROR_TXUDR | HAL_CEC_ERROR_TXERR | HAL_CEC_ERROR_TXACKE);


    if ((reg & (CEC_ISR_RXOVR | CEC_ISR_BRE | CEC_ISR_SBPE | CEC_ISR_LBPE | CEC_ISR_RXACKE)) != 0U)
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 800266e:	2b00      	cmp	r3, #0
 8002670:	d00e      	beq.n	8002690 <HAL_CEC_IRQHandler+0x190>
    {
      hcec->Init.RxBuffer -= hcec->RxXferSize;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800267a:	425b      	negs	r3, r3
 800267c:	441a      	add	r2, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	629a      	str	r2, [r3, #40]	; 0x28
      hcec->RxXferSize = 0U;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	865a      	strh	r2, [r3, #50]	; 0x32
      hcec->RxState = HAL_CEC_STATE_READY;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2220      	movs	r2, #32
 800268c:	63da      	str	r2, [r3, #60]	; 0x3c
 800268e:	e00c      	b.n	80026aa <HAL_CEC_IRQHandler+0x1aa>
    }
    else if (((reg & CEC_ISR_ARBLST) == 0U) && ((reg & (CEC_ISR_TXUDR | CEC_ISR_TXERR | CEC_ISR_TXACKE)) != 0U))
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002696:	2b00      	cmp	r3, #0
 8002698:	d107      	bne.n	80026aa <HAL_CEC_IRQHandler+0x1aa>
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d002      	beq.n	80026aa <HAL_CEC_IRQHandler+0x1aa>
    {
      /* Set the CEC state ready to be able to start again the process */
      hcec->gState = HAL_CEC_STATE_READY;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2220      	movs	r2, #32
 80026a8:	639a      	str	r2, [r3, #56]	; 0x38
    }
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
    hcec->ErrorCallback(hcec);
#else
    /* Error  Call Back */
    HAL_CEC_ErrorCallback(hcec);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f000 f819 	bl	80026e2 <HAL_CEC_ErrorCallback>
  }
  else
  {
    /* Nothing todo*/
  }
}
 80026b0:	bf00      	nop
 80026b2:	3710      	adds	r7, #16
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <HAL_CEC_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hcec CEC handle
  * @retval None
  */
__weak void HAL_CEC_TxCpltCallback(CEC_HandleTypeDef *hcec)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hcec);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_CEC_TxCpltCallback can be implemented in the user file
   */
}
 80026c0:	bf00      	nop
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <HAL_CEC_RxCpltCallback>:
  * @param hcec CEC handle
  * @param RxFrameSize Size of frame
  * @retval None
  */
__weak void HAL_CEC_RxCpltCallback(CEC_HandleTypeDef *hcec, uint32_t RxFrameSize)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
  UNUSED(hcec);
  UNUSED(RxFrameSize);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_CEC_RxCpltCallback can be implemented in the user file
   */
}
 80026d6:	bf00      	nop
 80026d8:	370c      	adds	r7, #12
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr

080026e2 <HAL_CEC_ErrorCallback>:
  * @brief CEC error callbacks
  * @param hcec CEC handle
  * @retval None
  */
__weak void HAL_CEC_ErrorCallback(CEC_HandleTypeDef *hcec)
{
 80026e2:	b480      	push	{r7}
 80026e4:	b083      	sub	sp, #12
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hcec);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_CEC_ErrorCallback can be implemented in the user file
   */
}
 80026ea:	bf00      	nop
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
	...

080026f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b085      	sub	sp, #20
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f003 0307 	and.w	r3, r3, #7
 8002706:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002708:	4b0b      	ldr	r3, [pc, #44]	; (8002738 <__NVIC_SetPriorityGrouping+0x40>)
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800270e:	68ba      	ldr	r2, [r7, #8]
 8002710:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002714:	4013      	ands	r3, r2
 8002716:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002720:	4b06      	ldr	r3, [pc, #24]	; (800273c <__NVIC_SetPriorityGrouping+0x44>)
 8002722:	4313      	orrs	r3, r2
 8002724:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002726:	4a04      	ldr	r2, [pc, #16]	; (8002738 <__NVIC_SetPriorityGrouping+0x40>)
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	60d3      	str	r3, [r2, #12]
}
 800272c:	bf00      	nop
 800272e:	3714      	adds	r7, #20
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr
 8002738:	e000ed00 	.word	0xe000ed00
 800273c:	05fa0000 	.word	0x05fa0000

08002740 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002744:	4b04      	ldr	r3, [pc, #16]	; (8002758 <__NVIC_GetPriorityGrouping+0x18>)
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	0a1b      	lsrs	r3, r3, #8
 800274a:	f003 0307 	and.w	r3, r3, #7
}
 800274e:	4618      	mov	r0, r3
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr
 8002758:	e000ed00 	.word	0xe000ed00

0800275c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	4603      	mov	r3, r0
 8002764:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800276a:	2b00      	cmp	r3, #0
 800276c:	db0b      	blt.n	8002786 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800276e:	79fb      	ldrb	r3, [r7, #7]
 8002770:	f003 021f 	and.w	r2, r3, #31
 8002774:	4907      	ldr	r1, [pc, #28]	; (8002794 <__NVIC_EnableIRQ+0x38>)
 8002776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800277a:	095b      	lsrs	r3, r3, #5
 800277c:	2001      	movs	r0, #1
 800277e:	fa00 f202 	lsl.w	r2, r0, r2
 8002782:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002786:	bf00      	nop
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	e000e100 	.word	0xe000e100

08002798 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	6039      	str	r1, [r7, #0]
 80027a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	db0a      	blt.n	80027c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	b2da      	uxtb	r2, r3
 80027b0:	490c      	ldr	r1, [pc, #48]	; (80027e4 <__NVIC_SetPriority+0x4c>)
 80027b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b6:	0112      	lsls	r2, r2, #4
 80027b8:	b2d2      	uxtb	r2, r2
 80027ba:	440b      	add	r3, r1
 80027bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027c0:	e00a      	b.n	80027d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	b2da      	uxtb	r2, r3
 80027c6:	4908      	ldr	r1, [pc, #32]	; (80027e8 <__NVIC_SetPriority+0x50>)
 80027c8:	79fb      	ldrb	r3, [r7, #7]
 80027ca:	f003 030f 	and.w	r3, r3, #15
 80027ce:	3b04      	subs	r3, #4
 80027d0:	0112      	lsls	r2, r2, #4
 80027d2:	b2d2      	uxtb	r2, r2
 80027d4:	440b      	add	r3, r1
 80027d6:	761a      	strb	r2, [r3, #24]
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr
 80027e4:	e000e100 	.word	0xe000e100
 80027e8:	e000ed00 	.word	0xe000ed00

080027ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b089      	sub	sp, #36	; 0x24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f003 0307 	and.w	r3, r3, #7
 80027fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	f1c3 0307 	rsb	r3, r3, #7
 8002806:	2b04      	cmp	r3, #4
 8002808:	bf28      	it	cs
 800280a:	2304      	movcs	r3, #4
 800280c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800280e:	69fb      	ldr	r3, [r7, #28]
 8002810:	3304      	adds	r3, #4
 8002812:	2b06      	cmp	r3, #6
 8002814:	d902      	bls.n	800281c <NVIC_EncodePriority+0x30>
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	3b03      	subs	r3, #3
 800281a:	e000      	b.n	800281e <NVIC_EncodePriority+0x32>
 800281c:	2300      	movs	r3, #0
 800281e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002820:	f04f 32ff 	mov.w	r2, #4294967295
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	fa02 f303 	lsl.w	r3, r2, r3
 800282a:	43da      	mvns	r2, r3
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	401a      	ands	r2, r3
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002834:	f04f 31ff 	mov.w	r1, #4294967295
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	fa01 f303 	lsl.w	r3, r1, r3
 800283e:	43d9      	mvns	r1, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002844:	4313      	orrs	r3, r2
         );
}
 8002846:	4618      	mov	r0, r3
 8002848:	3724      	adds	r7, #36	; 0x24
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr

08002852 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002852:	b580      	push	{r7, lr}
 8002854:	b082      	sub	sp, #8
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800285a:	6878      	ldr	r0, [r7, #4]
 800285c:	f7ff ff4c 	bl	80026f8 <__NVIC_SetPriorityGrouping>
}
 8002860:	bf00      	nop
 8002862:	3708      	adds	r7, #8
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}

08002868 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
 800286e:	4603      	mov	r3, r0
 8002870:	60b9      	str	r1, [r7, #8]
 8002872:	607a      	str	r2, [r7, #4]
 8002874:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002876:	2300      	movs	r3, #0
 8002878:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800287a:	f7ff ff61 	bl	8002740 <__NVIC_GetPriorityGrouping>
 800287e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	68b9      	ldr	r1, [r7, #8]
 8002884:	6978      	ldr	r0, [r7, #20]
 8002886:	f7ff ffb1 	bl	80027ec <NVIC_EncodePriority>
 800288a:	4602      	mov	r2, r0
 800288c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002890:	4611      	mov	r1, r2
 8002892:	4618      	mov	r0, r3
 8002894:	f7ff ff80 	bl	8002798 <__NVIC_SetPriority>
}
 8002898:	bf00      	nop
 800289a:	3718      	adds	r7, #24
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}

080028a0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7ff ff54 	bl	800275c <__NVIC_EnableIRQ>
}
 80028b4:	bf00      	nop
 80028b6:	3708      	adds	r7, #8
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d101      	bne.n	80028ce <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e054      	b.n	8002978 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	7f5b      	ldrb	r3, [r3, #29]
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d105      	bne.n	80028e4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f7fe fe72 	bl	80015c8 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2202      	movs	r2, #2
 80028e8:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	791b      	ldrb	r3, [r3, #4]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d10c      	bne.n	800290c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a22      	ldr	r2, [pc, #136]	; (8002980 <HAL_CRC_Init+0xc4>)
 80028f8:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	689a      	ldr	r2, [r3, #8]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f022 0218 	bic.w	r2, r2, #24
 8002908:	609a      	str	r2, [r3, #8]
 800290a:	e00c      	b.n	8002926 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6899      	ldr	r1, [r3, #8]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	461a      	mov	r2, r3
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f000 f834 	bl	8002984 <HAL_CRCEx_Polynomial_Set>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e028      	b.n	8002978 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	795b      	ldrb	r3, [r3, #5]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d105      	bne.n	800293a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f04f 32ff 	mov.w	r2, #4294967295
 8002936:	611a      	str	r2, [r3, #16]
 8002938:	e004      	b.n	8002944 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	687a      	ldr	r2, [r7, #4]
 8002940:	6912      	ldr	r2, [r2, #16]
 8002942:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	695a      	ldr	r2, [r3, #20]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	430a      	orrs	r2, r1
 8002958:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	699a      	ldr	r2, [r3, #24]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	430a      	orrs	r2, r1
 800296e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2201      	movs	r2, #1
 8002974:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8002976:	2300      	movs	r3, #0
}
 8002978:	4618      	mov	r0, r3
 800297a:	3708      	adds	r7, #8
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	04c11db7 	.word	0x04c11db7

08002984 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8002984:	b480      	push	{r7}
 8002986:	b087      	sub	sp, #28
 8002988:	af00      	add	r7, sp, #0
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002990:	2300      	movs	r3, #0
 8002992:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002994:	231f      	movs	r3, #31
 8002996:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002998:	bf00      	nop
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	1e5a      	subs	r2, r3, #1
 800299e:	613a      	str	r2, [r7, #16]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d009      	beq.n	80029b8 <HAL_CRCEx_Polynomial_Set+0x34>
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	f003 031f 	and.w	r3, r3, #31
 80029aa:	68ba      	ldr	r2, [r7, #8]
 80029ac:	fa22 f303 	lsr.w	r3, r2, r3
 80029b0:	f003 0301 	and.w	r3, r3, #1
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d0f0      	beq.n	800299a <HAL_CRCEx_Polynomial_Set+0x16>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2b18      	cmp	r3, #24
 80029bc:	d846      	bhi.n	8002a4c <HAL_CRCEx_Polynomial_Set+0xc8>
 80029be:	a201      	add	r2, pc, #4	; (adr r2, 80029c4 <HAL_CRCEx_Polynomial_Set+0x40>)
 80029c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029c4:	08002a53 	.word	0x08002a53
 80029c8:	08002a4d 	.word	0x08002a4d
 80029cc:	08002a4d 	.word	0x08002a4d
 80029d0:	08002a4d 	.word	0x08002a4d
 80029d4:	08002a4d 	.word	0x08002a4d
 80029d8:	08002a4d 	.word	0x08002a4d
 80029dc:	08002a4d 	.word	0x08002a4d
 80029e0:	08002a4d 	.word	0x08002a4d
 80029e4:	08002a41 	.word	0x08002a41
 80029e8:	08002a4d 	.word	0x08002a4d
 80029ec:	08002a4d 	.word	0x08002a4d
 80029f0:	08002a4d 	.word	0x08002a4d
 80029f4:	08002a4d 	.word	0x08002a4d
 80029f8:	08002a4d 	.word	0x08002a4d
 80029fc:	08002a4d 	.word	0x08002a4d
 8002a00:	08002a4d 	.word	0x08002a4d
 8002a04:	08002a35 	.word	0x08002a35
 8002a08:	08002a4d 	.word	0x08002a4d
 8002a0c:	08002a4d 	.word	0x08002a4d
 8002a10:	08002a4d 	.word	0x08002a4d
 8002a14:	08002a4d 	.word	0x08002a4d
 8002a18:	08002a4d 	.word	0x08002a4d
 8002a1c:	08002a4d 	.word	0x08002a4d
 8002a20:	08002a4d 	.word	0x08002a4d
 8002a24:	08002a29 	.word	0x08002a29
  }

  switch (PolyLength)
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	2b06      	cmp	r3, #6
 8002a2c:	d913      	bls.n	8002a56 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002a32:	e010      	b.n	8002a56 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	2b07      	cmp	r3, #7
 8002a38:	d90f      	bls.n	8002a5a <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002a3e:	e00c      	b.n	8002a5a <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	2b0f      	cmp	r3, #15
 8002a44:	d90b      	bls.n	8002a5e <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002a4a:	e008      	b.n	8002a5e <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	75fb      	strb	r3, [r7, #23]
      break;
 8002a50:	e006      	b.n	8002a60 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002a52:	bf00      	nop
 8002a54:	e004      	b.n	8002a60 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002a56:	bf00      	nop
 8002a58:	e002      	b.n	8002a60 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002a5a:	bf00      	nop
 8002a5c:	e000      	b.n	8002a60 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002a5e:	bf00      	nop
  }
  if (status == HAL_OK)
 8002a60:	7dfb      	ldrb	r3, [r7, #23]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d10d      	bne.n	8002a82 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	68ba      	ldr	r2, [r7, #8]
 8002a6c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	f023 0118 	bic.w	r1, r3, #24
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8002a82:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	371c      	adds	r7, #28
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr

08002a90 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d101      	bne.n	8002aa2 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e049      	b.n	8002b36 <HAL_DMA2D_Init+0xa6>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d106      	bne.n	8002abc <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f7fe fda6 	bl	8001608 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2202      	movs	r2, #2
 8002ac0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685a      	ldr	r2, [r3, #4]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ae0:	f023 0107 	bic.w	r1, r3, #7
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	689a      	ldr	r2, [r3, #8]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	430a      	orrs	r2, r1
 8002aee:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002af6:	4b12      	ldr	r3, [pc, #72]	; (8002b40 <HAL_DMA2D_Init+0xb0>)
 8002af8:	4013      	ands	r3, r2
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	68d1      	ldr	r1, [r2, #12]
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	6812      	ldr	r2, [r2, #0]
 8002b02:	430b      	orrs	r3, r1
 8002b04:	6413      	str	r3, [r2, #64]	; 0x40
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b0c:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	691b      	ldr	r3, [r3, #16]
 8002b14:	051a      	lsls	r2, r3, #20
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	695b      	ldr	r3, [r3, #20]
 8002b1a:	055b      	lsls	r3, r3, #21
 8002b1c:	431a      	orrs	r2, r3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	430a      	orrs	r2, r1
 8002b24:	635a      	str	r2, [r3, #52]	; 0x34
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3708      	adds	r7, #8
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	ffffc000 	.word	0xffffc000

08002b44 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f003 0301 	and.w	r3, r3, #1
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d026      	beq.n	8002bb4 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d021      	beq.n	8002bb4 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b7e:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b84:	f043 0201 	orr.w	r2, r3, #1
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2201      	movs	r2, #1
 8002b92:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2204      	movs	r2, #4
 8002b98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferErrorCallback != NULL)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	69db      	ldr	r3, [r3, #28]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d003      	beq.n	8002bb4 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	69db      	ldr	r3, [r3, #28]
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	f003 0320 	and.w	r3, r3, #32
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d026      	beq.n	8002c0c <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d021      	beq.n	8002c0c <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002bd6:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	2220      	movs	r2, #32
 8002bde:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002be4:	f043 0202 	orr.w	r2, r3, #2
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2204      	movs	r2, #4
 8002bf0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferErrorCallback != NULL)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	69db      	ldr	r3, [r3, #28]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d003      	beq.n	8002c0c <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	69db      	ldr	r3, [r3, #28]
 8002c08:	6878      	ldr	r0, [r7, #4]
 8002c0a:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f003 0308 	and.w	r3, r3, #8
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d026      	beq.n	8002c64 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d021      	beq.n	8002c64 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c2e:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2208      	movs	r2, #8
 8002c36:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c3c:	f043 0204 	orr.w	r2, r3, #4
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2204      	movs	r2, #4
 8002c48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferErrorCallback != NULL)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	69db      	ldr	r3, [r3, #28]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d003      	beq.n	8002c64 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	69db      	ldr	r3, [r3, #28]
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f003 0304 	and.w	r3, r3, #4
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d013      	beq.n	8002c96 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d00e      	beq.n	8002c96 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c86:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	2204      	movs	r2, #4
 8002c8e:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f000 f853 	bl	8002d3c <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f003 0302 	and.w	r3, r3, #2
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d024      	beq.n	8002cea <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d01f      	beq.n	8002cea <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002cb8:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2202      	movs	r2, #2
 8002cc0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferCpltCallback != NULL)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	699b      	ldr	r3, [r3, #24]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d003      	beq.n	8002cea <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	699b      	ldr	r3, [r3, #24]
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	f003 0310 	and.w	r3, r3, #16
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d01f      	beq.n	8002d34 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d01a      	beq.n	8002d34 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002d0c:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	2210      	movs	r2, #16
 8002d14:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2201      	movs	r2, #1
 8002d22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 f80e 	bl	8002d50 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8002d34:	bf00      	nop
 8002d36:	3710      	adds	r7, #16
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}

08002d3c <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8002d44:	bf00      	nop
 8002d46:	370c      	adds	r7, #12
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr

08002d50 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8002d58:	bf00      	nop
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b087      	sub	sp, #28
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d101      	bne.n	8002d84 <HAL_DMA2D_ConfigLayer+0x20>
 8002d80:	2302      	movs	r3, #2
 8002d82:	e084      	b.n	8002e8e <HAL_DMA2D_ConfigLayer+0x12a>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2202      	movs	r2, #2
 8002d90:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8002d94:	683a      	ldr	r2, [r7, #0]
 8002d96:	4613      	mov	r3, r2
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	4413      	add	r3, r2
 8002d9c:	00db      	lsls	r3, r3, #3
 8002d9e:	3320      	adds	r3, #32
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	4413      	add	r3, r2
 8002da4:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	685a      	ldr	r2, [r3, #4]
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	041b      	lsls	r3, r3, #16
 8002db0:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	691b      	ldr	r3, [r3, #16]
 8002db6:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8002db8:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	695b      	ldr	r3, [r3, #20]
 8002dbe:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	617b      	str	r3, [r7, #20]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 8002dc4:	4b35      	ldr	r3, [pc, #212]	; (8002e9c <HAL_DMA2D_ConfigLayer+0x138>)
 8002dc6:	60fb      	str	r3, [r7, #12]
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	2b0a      	cmp	r3, #10
 8002dce:	d003      	beq.n	8002dd8 <HAL_DMA2D_ConfigLayer+0x74>
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	2b09      	cmp	r3, #9
 8002dd6:	d107      	bne.n	8002de8 <HAL_DMA2D_ConfigLayer+0x84>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002de0:	697a      	ldr	r2, [r7, #20]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	617b      	str	r3, [r7, #20]
 8002de6:	e005      	b.n	8002df4 <HAL_DMA2D_ConfigLayer+0x90>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	061b      	lsls	r3, r3, #24
 8002dee:	697a      	ldr	r2, [r7, #20]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d120      	bne.n	8002e3c <HAL_DMA2D_ConfigLayer+0xd8>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	43db      	mvns	r3, r3
 8002e04:	ea02 0103 	and.w	r1, r2, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	697a      	ldr	r2, [r7, #20]
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	693a      	ldr	r2, [r7, #16]
 8002e18:	6812      	ldr	r2, [r2, #0]
 8002e1a:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	2b0a      	cmp	r3, #10
 8002e22:	d003      	beq.n	8002e2c <HAL_DMA2D_ConfigLayer+0xc8>
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	2b09      	cmp	r3, #9
 8002e2a:	d127      	bne.n	8002e7c <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	68da      	ldr	r2, [r3, #12]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002e38:	629a      	str	r2, [r3, #40]	; 0x28
 8002e3a:	e01f      	b.n	8002e7c <HAL_DMA2D_ConfigLayer+0x118>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	69da      	ldr	r2, [r3, #28]
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	43db      	mvns	r3, r3
 8002e46:	ea02 0103 	and.w	r1, r2, r3
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	697a      	ldr	r2, [r7, #20]
 8002e50:	430a      	orrs	r2, r1
 8002e52:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	693a      	ldr	r2, [r7, #16]
 8002e5a:	6812      	ldr	r2, [r2, #0]
 8002e5c:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	2b0a      	cmp	r3, #10
 8002e64:	d003      	beq.n	8002e6e <HAL_DMA2D_ConfigLayer+0x10a>
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	2b09      	cmp	r3, #9
 8002e6c:	d106      	bne.n	8002e7c <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	68da      	ldr	r2, [r3, #12]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002e7a:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	371c      	adds	r7, #28
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	ff33000f 	.word	0xff33000f

08002ea0 <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b088      	sub	sp, #32
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t unitIntervalx4;
  uint32_t tempIDF;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d101      	bne.n	8002eb4 <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e107      	b.n	80030c4 <HAL_DSI_Init+0x224>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	7c5b      	ldrb	r3, [r3, #17]
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d102      	bne.n	8002ec4 <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f7fe fbc8 	bl	8001654 <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2203      	movs	r2, #3
 8002ec8:	745a      	strb	r2, [r3, #17]

  /**************** Turn on the regulator and enable the DSI PLL ****************/

  /* Enable the regulator */
  __HAL_DSI_REG_ENABLE(hdsi);
 8002eca:	2300      	movs	r3, #0
 8002ecc:	613b      	str	r3, [r7, #16]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002ede:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8002eea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002eee:	613b      	str	r3, [r7, #16]
 8002ef0:	693b      	ldr	r3, [r7, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ef2:	f7ff f841 	bl	8001f78 <HAL_GetTick>
 8002ef6:	61f8      	str	r0, [r7, #28]

  /* Wait until the regulator is ready */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8002ef8:	e008      	b.n	8002f0c <HAL_DSI_Init+0x6c>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8002efa:	f7ff f83d 	bl	8001f78 <HAL_GetTick>
 8002efe:	4602      	mov	r2, r0
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	2b64      	cmp	r3, #100	; 0x64
 8002f06:	d901      	bls.n	8002f0c <HAL_DSI_Init+0x6c>
    {
      return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e0db      	b.n	80030c4 <HAL_DSI_Init+0x224>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002f14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d0ee      	beq.n	8002efa <HAL_DSI_Init+0x5a>
    }
  }

  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	4b68      	ldr	r3, [pc, #416]	; (80030cc <HAL_DSI_Init+0x22c>)
 8002f2a:	400b      	ands	r3, r1
 8002f2c:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	009a      	lsls	r2, r3, #2
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	02db      	lsls	r3, r3, #11
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8002f44:	431a      	orrs	r2, r3
                            ((PLLInit->PLLODF) << DSI_WRPCR_PLL_ODF_Pos));
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	041b      	lsls	r3, r3, #16
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8002f4c:	431a      	orrs	r2, r3
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	430a      	orrs	r2, r1
 8002f54:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 8002f58:	2300      	movs	r3, #0
 8002f5a:	60fb      	str	r3, [r7, #12]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f042 0201 	orr.w	r2, r2, #1
 8002f6c:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8002f78:	f003 0301 	and.w	r3, r3, #1
 8002f7c:	60fb      	str	r3, [r7, #12]
 8002f7e:	68fb      	ldr	r3, [r7, #12]

  /* Requires min of 400s delay before reading the PLLLS flag */
  /* 1ms delay is inserted that is the minimum HAL delay granularity */
  HAL_Delay(1);
 8002f80:	2001      	movs	r0, #1
 8002f82:	f7ff f805 	bl	8001f90 <HAL_Delay>

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f86:	f7fe fff7 	bl	8001f78 <HAL_GetTick>
 8002f8a:	61f8      	str	r0, [r7, #28]

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8002f8c:	e008      	b.n	8002fa0 <HAL_DSI_Init+0x100>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8002f8e:	f7fe fff3 	bl	8001f78 <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	2b64      	cmp	r3, #100	; 0x64
 8002f9a:	d901      	bls.n	8002fa0 <HAL_DSI_Init+0x100>
    {
      return HAL_TIMEOUT;
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	e091      	b.n	80030c4 <HAL_DSI_Init+0x224>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002fa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d0ee      	beq.n	8002f8e <HAL_DSI_Init+0xee>
  }

  /*************************** Set the PHY parameters ***************************/

  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f042 0206 	orr.w	r2, r2, #6
 8002fc0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f022 0203 	bic.w	r2, r2, #3
 8002fd4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	431a      	orrs	r2, r3
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f042 0201 	orr.w	r2, r2, #1
 8002fee:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f022 0203 	bic.w	r2, r2, #3
 8003002:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	68da      	ldr	r2, [r3, #12]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	430a      	orrs	r2, r1
 8003018:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /************************ Set the DSI clock parameters ************************/

  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	689a      	ldr	r2, [r3, #8]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800302a:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	6899      	ldr	r1, [r3, #8]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	689a      	ldr	r2, [r3, #8]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	430a      	orrs	r2, r1
 800303c:	609a      	str	r2, [r3, #8]

  /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
  /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
  /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d002      	beq.n	800304c <HAL_DSI_Init+0x1ac>
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	e000      	b.n	800304e <HAL_DSI_Init+0x1ae>
 800304c:	2301      	movs	r3, #1
 800304e:	61bb      	str	r3, [r7, #24]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8003050:	69bb      	ldr	r3, [r7, #24]
 8003052:	4a1f      	ldr	r2, [pc, #124]	; (80030d0 <HAL_DSI_Init+0x230>)
 8003054:	fb02 f203 	mul.w	r2, r2, r3
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f003 0303 	and.w	r3, r3, #3
 8003060:	409a      	lsls	r2, r3
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f246 11a8 	movw	r1, #25000	; 0x61a8
 800306a:	fb01 f303 	mul.w	r3, r1, r3
 800306e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003072:	617b      	str	r3, [r7, #20]

  /* Set the bit period in high-speed mode */
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003084:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	697a      	ldr	r2, [r7, #20]
 8003096:	430a      	orrs	r2, r1
 8003098:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418

  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	2200      	movs	r2, #0
 80030ac:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	745a      	strb	r2, [r3, #17]

  return HAL_OK;
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3720      	adds	r7, #32
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	fffc8603 	.word	0xfffc8603
 80030d0:	003d0900 	.word	0x003d0900

080030d4 <HAL_DSI_ConfigErrorMonitor>:
  * @param  ActiveErrors  indicates which error interrupts will be enabled.
  *                      This parameter can be any combination of @arg DSI_Error_Data_Type.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigErrorMonitor(DSI_HandleTypeDef *hdsi, uint32_t ActiveErrors)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
 80030dc:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	7c1b      	ldrb	r3, [r3, #16]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d101      	bne.n	80030ea <HAL_DSI_ConfigErrorMonitor+0x16>
 80030e6:	2302      	movs	r3, #2
 80030e8:	e0aa      	b.n	8003240 <HAL_DSI_ConfigErrorMonitor+0x16c>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2201      	movs	r2, #1
 80030ee:	741a      	strb	r2, [r3, #16]

  hdsi->Instance->IER[0U] = 0U;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	2200      	movs	r2, #0
 8003100:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

  /* Store active errors to the handle */
  hdsi->ErrorMsk = ActiveErrors;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	683a      	ldr	r2, [r7, #0]
 8003108:	619a      	str	r2, [r3, #24]

  if ((ActiveErrors & HAL_DSI_ERROR_ACK) != 0U)
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	f003 0301 	and.w	r3, r3, #1
 8003110:	2b00      	cmp	r3, #0
 8003112:	d00a      	beq.n	800312a <HAL_DSI_ConfigErrorMonitor+0x56>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_ACK_MASK;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003124:	430b      	orrs	r3, r1
 8003126:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PHY) != 0U)
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	f003 0302 	and.w	r3, r3, #2
 8003130:	2b00      	cmp	r3, #0
 8003132:	d009      	beq.n	8003148 <HAL_DSI_ConfigErrorMonitor+0x74>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_PHY_MASK;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f442 12f8 	orr.w	r2, r2, #2031616	; 0x1f0000
 8003144:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_TX) != 0U)
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	f003 0304 	and.w	r3, r3, #4
 800314e:	2b00      	cmp	r3, #0
 8003150:	d009      	beq.n	8003166 <HAL_DSI_ConfigErrorMonitor+0x92>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_TX_MASK;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f042 0201 	orr.w	r2, r2, #1
 8003162:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_RX) != 0U)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	f003 0308 	and.w	r3, r3, #8
 800316c:	2b00      	cmp	r3, #0
 800316e:	d009      	beq.n	8003184 <HAL_DSI_ConfigErrorMonitor+0xb0>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_RX_MASK;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f042 0202 	orr.w	r2, r2, #2
 8003180:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_ECC) != 0U)
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	f003 0310 	and.w	r3, r3, #16
 800318a:	2b00      	cmp	r3, #0
 800318c:	d009      	beq.n	80031a2 <HAL_DSI_ConfigErrorMonitor+0xce>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_ECC_MASK;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f042 020c 	orr.w	r2, r2, #12
 800319e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_CRC) != 0U)
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	f003 0320 	and.w	r3, r3, #32
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d009      	beq.n	80031c0 <HAL_DSI_ConfigErrorMonitor+0xec>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_CRC_MASK;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f042 0210 	orr.w	r2, r2, #16
 80031bc:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PSE) != 0U)
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d009      	beq.n	80031de <HAL_DSI_ConfigErrorMonitor+0x10a>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_PSE_MASK;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f042 0220 	orr.w	r2, r2, #32
 80031da:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_EOT) != 0U)
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d009      	beq.n	80031fc <HAL_DSI_ConfigErrorMonitor+0x128>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_EOT_MASK;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031f8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_OVF) != 0U)
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003202:	2b00      	cmp	r3, #0
 8003204:	d009      	beq.n	800321a <HAL_DSI_ConfigErrorMonitor+0x146>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_OVF_MASK;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003216:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_GEN) != 0U)
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003220:	2b00      	cmp	r3, #0
 8003222:	d009      	beq.n	8003238 <HAL_DSI_ConfigErrorMonitor+0x164>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_GEN_MASK;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f442 52f8 	orr.w	r2, r2, #7936	; 0x1f00
 8003234:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdsi);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800323e:	2300      	movs	r3, #0
}
 8003240:	4618      	mov	r0, r3
 8003242:	370c      	adds	r7, #12
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr

0800324c <HAL_DSI_IRQHandler>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
void HAL_DSI_IRQHandler(DSI_HandleTypeDef *hdsi)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b084      	sub	sp, #16
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  uint32_t ErrorStatus0;
  uint32_t ErrorStatus1;

  /* Tearing Effect Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_TE) != 0U)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800325c:	f003 0301 	and.w	r3, r3, #1
 8003260:	2b00      	cmp	r3, #0
 8003262:	d00f      	beq.n	8003284 <HAL_DSI_IRQHandler+0x38>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_TE) != 0U)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 800326c:	f003 0301 	and.w	r3, r3, #1
 8003270:	2b00      	cmp	r3, #0
 8003272:	d007      	beq.n	8003284 <HAL_DSI_IRQHandler+0x38>
    {
      /* Clear the Tearing Effect Interrupt Flag */
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_TE);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2201      	movs	r2, #1
 800327a:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered Tearing Effect callback */
      hdsi->TearingEffectCallback(hdsi);
#else
      /*Call legacy Tearing Effect callback*/
      HAL_DSI_TearingEffectCallback(hdsi);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 f8ad 	bl	80033de <HAL_DSI_TearingEffectCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* End of Refresh Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_ER) != 0U)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800328c:	f003 0302 	and.w	r3, r3, #2
 8003290:	2b00      	cmp	r3, #0
 8003292:	d00f      	beq.n	80032b4 <HAL_DSI_IRQHandler+0x68>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_ER) != 0U)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 800329c:	f003 0302 	and.w	r3, r3, #2
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d007      	beq.n	80032b4 <HAL_DSI_IRQHandler+0x68>
    {
      /* Clear the End of Refresh Interrupt Flag */
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_ER);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2202      	movs	r2, #2
 80032aa:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered End of refresh callback */
      hdsi->EndOfRefreshCallback(hdsi);
#else
      /*Call Legacy End of refresh callback */
      HAL_DSI_EndOfRefreshCallback(hdsi);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f000 f89f 	bl	80033f2 <HAL_DSI_EndOfRefreshCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* Error Interrupts management ***********************************************/
  if (hdsi->ErrorMsk != 0U)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	699b      	ldr	r3, [r3, #24]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	f000 808c 	beq.w	80033d6 <HAL_DSI_IRQHandler+0x18a>
  {
    ErrorStatus0 = hdsi->Instance->ISR[0U];
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80032c6:	60fb      	str	r3, [r7, #12]
    ErrorStatus0 &= hdsi->Instance->IER[0U];
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80032d0:	68fa      	ldr	r2, [r7, #12]
 80032d2:	4013      	ands	r3, r2
 80032d4:	60fb      	str	r3, [r7, #12]
    ErrorStatus1 = hdsi->Instance->ISR[1U];
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80032de:	60bb      	str	r3, [r7, #8]
    ErrorStatus1 &= hdsi->Instance->IER[1U];
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80032e8:	68ba      	ldr	r2, [r7, #8]
 80032ea:	4013      	ands	r3, r2
 80032ec:	60bb      	str	r3, [r7, #8]

    if ((ErrorStatus0 & DSI_ERROR_ACK_MASK) != 0U)
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	b29b      	uxth	r3, r3
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d005      	beq.n	8003302 <HAL_DSI_IRQHandler+0xb6>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ACK;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	695b      	ldr	r3, [r3, #20]
 80032fa:	f043 0201 	orr.w	r2, r3, #1
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus0 & DSI_ERROR_PHY_MASK) != 0U)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d005      	beq.n	8003318 <HAL_DSI_IRQHandler+0xcc>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PHY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	695b      	ldr	r3, [r3, #20]
 8003310:	f043 0202 	orr.w	r2, r3, #2
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_TX_MASK) != 0U)
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	f003 0301 	and.w	r3, r3, #1
 800331e:	2b00      	cmp	r3, #0
 8003320:	d005      	beq.n	800332e <HAL_DSI_IRQHandler+0xe2>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_TX;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	695b      	ldr	r3, [r3, #20]
 8003326:	f043 0204 	orr.w	r2, r3, #4
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_RX_MASK) != 0U)
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	f003 0302 	and.w	r3, r3, #2
 8003334:	2b00      	cmp	r3, #0
 8003336:	d005      	beq.n	8003344 <HAL_DSI_IRQHandler+0xf8>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_RX;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	695b      	ldr	r3, [r3, #20]
 800333c:	f043 0208 	orr.w	r2, r3, #8
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_ECC_MASK) != 0U)
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	f003 030c 	and.w	r3, r3, #12
 800334a:	2b00      	cmp	r3, #0
 800334c:	d005      	beq.n	800335a <HAL_DSI_IRQHandler+0x10e>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ECC;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	695b      	ldr	r3, [r3, #20]
 8003352:	f043 0210 	orr.w	r2, r3, #16
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_CRC_MASK) != 0U)
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	f003 0310 	and.w	r3, r3, #16
 8003360:	2b00      	cmp	r3, #0
 8003362:	d005      	beq.n	8003370 <HAL_DSI_IRQHandler+0x124>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_CRC;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	695b      	ldr	r3, [r3, #20]
 8003368:	f043 0220 	orr.w	r2, r3, #32
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_PSE_MASK) != 0U)
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	f003 0320 	and.w	r3, r3, #32
 8003376:	2b00      	cmp	r3, #0
 8003378:	d005      	beq.n	8003386 <HAL_DSI_IRQHandler+0x13a>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PSE;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	695b      	ldr	r3, [r3, #20]
 800337e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_EOT_MASK) != 0U)
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800338c:	2b00      	cmp	r3, #0
 800338e:	d005      	beq.n	800339c <HAL_DSI_IRQHandler+0x150>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_EOT;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	695b      	ldr	r3, [r3, #20]
 8003394:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_OVF_MASK) != 0U)
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d005      	beq.n	80033b2 <HAL_DSI_IRQHandler+0x166>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_OVF;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	695b      	ldr	r3, [r3, #20]
 80033aa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_GEN_MASK) != 0U)
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d005      	beq.n	80033c8 <HAL_DSI_IRQHandler+0x17c>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_GEN;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	695b      	ldr	r3, [r3, #20]
 80033c0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	615a      	str	r2, [r3, #20]
    }

    /* Check only selected errors */
    if (hdsi->ErrorCode != HAL_DSI_ERROR_NONE)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	695b      	ldr	r3, [r3, #20]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d002      	beq.n	80033d6 <HAL_DSI_IRQHandler+0x18a>
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered Error callback */
      hdsi->ErrorCallback(hdsi);
#else
      /*Call Legacy Error callback */
      HAL_DSI_ErrorCallback(hdsi);
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	f000 f818 	bl	8003406 <HAL_DSI_ErrorCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }
}
 80033d6:	bf00      	nop
 80033d8:	3710      	adds	r7, #16
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}

080033de <HAL_DSI_TearingEffectCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_TearingEffectCallback(DSI_HandleTypeDef *hdsi)
{
 80033de:	b480      	push	{r7}
 80033e0:	b083      	sub	sp, #12
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_TearingEffectCallback could be implemented in the user file
   */
}
 80033e6:	bf00      	nop
 80033e8:	370c      	adds	r7, #12
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr

080033f2 <HAL_DSI_EndOfRefreshCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_EndOfRefreshCallback(DSI_HandleTypeDef *hdsi)
{
 80033f2:	b480      	push	{r7}
 80033f4:	b083      	sub	sp, #12
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_EndOfRefreshCallback could be implemented in the user file
   */
}
 80033fa:	bf00      	nop
 80033fc:	370c      	adds	r7, #12
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr

08003406 <HAL_DSI_ErrorCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_ErrorCallback(DSI_HandleTypeDef *hdsi)
{
 8003406:	b480      	push	{r7}
 8003408:	b083      	sub	sp, #12
 800340a:	af00      	add	r7, sp, #0
 800340c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_ErrorCallback could be implemented in the user file
   */
}
 800340e:	bf00      	nop
 8003410:	370c      	adds	r7, #12
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr

0800341a <HAL_DSI_SetGenericVCID>:
  *               the configuration information for the DSI.
  * @param  VirtualChannelID  Virtual channel ID
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetGenericVCID(DSI_HandleTypeDef *hdsi, uint32_t VirtualChannelID)
{
 800341a:	b480      	push	{r7}
 800341c:	b083      	sub	sp, #12
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
 8003422:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	7c1b      	ldrb	r3, [r3, #16]
 8003428:	2b01      	cmp	r3, #1
 800342a:	d101      	bne.n	8003430 <HAL_DSI_SetGenericVCID+0x16>
 800342c:	2302      	movs	r3, #2
 800342e:	e016      	b.n	800345e <HAL_DSI_SetGenericVCID+0x44>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	741a      	strb	r2, [r3, #16]

  /* Update the GVCID register */
  hdsi->Instance->GVCIDR &= ~DSI_GVCIDR_VCID;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f022 0203 	bic.w	r2, r2, #3
 8003444:	631a      	str	r2, [r3, #48]	; 0x30
  hdsi->Instance->GVCIDR |= VirtualChannelID;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	683a      	ldr	r2, [r7, #0]
 8003452:	430a      	orrs	r2, r1
 8003454:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800345c:	2300      	movs	r3, #0
}
 800345e:	4618      	mov	r0, r3
 8003460:	370c      	adds	r7, #12
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr
	...

0800346c <HAL_DSI_ConfigAdaptedCommandMode>:
  * @param  CmdCfg  pointer to a DSI_CmdCfgTypeDef structure that contains
  *                 the DSI command mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigAdaptedCommandMode(DSI_HandleTypeDef *hdsi, DSI_CmdCfgTypeDef *CmdCfg)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	7c1b      	ldrb	r3, [r3, #16]
 800347a:	2b01      	cmp	r3, #1
 800347c:	d101      	bne.n	8003482 <HAL_DSI_ConfigAdaptedCommandMode+0x16>
 800347e:	2302      	movs	r3, #2
 8003480:	e0c5      	b.n	800360e <HAL_DSI_ConfigAdaptedCommandMode+0x1a2>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2201      	movs	r2, #1
 8003486:	741a      	strb	r2, [r3, #16]
  assert_param(IS_DSI_DE_POLARITY(CmdCfg->DEPolarity));
  assert_param(IS_DSI_VSYNC_POLARITY(CmdCfg->VSPolarity));
  assert_param(IS_DSI_HSYNC_POLARITY(CmdCfg->HSPolarity));

  /* Select command mode by setting CMDM and DSIM bits */
  hdsi->Instance->MCR |= DSI_MCR_CMDM;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f042 0201 	orr.w	r2, r2, #1
 8003496:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f022 0201 	bic.w	r2, r2, #1
 80034a8:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= DSI_WCFGR_DSIM;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f042 0201 	orr.w	r2, r2, #1
 80034bc:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68da      	ldr	r2, [r3, #12]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f022 0203 	bic.w	r2, r2, #3
 80034ce:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= CmdCfg->VirtualChannelID;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	68d9      	ldr	r1, [r3, #12]
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	430a      	orrs	r2, r1
 80034e0:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	695a      	ldr	r2, [r3, #20]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f022 0207 	bic.w	r2, r2, #7
 80034f0:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (CmdCfg->DEPolarity | CmdCfg->VSPolarity | CmdCfg->HSPolarity);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	6959      	ldr	r1, [r3, #20]
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	69da      	ldr	r2, [r3, #28]
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	699b      	ldr	r3, [r3, #24]
 8003500:	431a      	orrs	r2, r3
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	695b      	ldr	r3, [r3, #20]
 8003506:	431a      	orrs	r2, r3
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	430a      	orrs	r2, r1
 800350e:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	691a      	ldr	r2, [r3, #16]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f022 020f 	bic.w	r2, r2, #15
 800351e:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= CmdCfg->ColorCoding;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	6919      	ldr	r1, [r3, #16]
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	685a      	ldr	r2, [r3, #4]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	430a      	orrs	r2, r1
 8003530:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f022 020e 	bic.w	r2, r2, #14
 8003542:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((CmdCfg->ColorCoding) << 1U);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	005a      	lsls	r2, r3, #1
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	430a      	orrs	r2, r1
 800355a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the maximum allowed size for write memory command */
  hdsi->Instance->LCCR &= ~DSI_LCCR_CMDSIZE;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	4b2c      	ldr	r3, [pc, #176]	; (800361c <HAL_DSI_ConfigAdaptedCommandMode+0x1b0>)
 800356a:	400b      	ands	r3, r1
 800356c:	6653      	str	r3, [r2, #100]	; 0x64
  hdsi->Instance->LCCR |= CmdCfg->CommandSize;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	689a      	ldr	r2, [r3, #8]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	430a      	orrs	r2, r1
 800357e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure the tearing effect source and polarity and select the refresh mode */
  hdsi->Instance->WCFGR &= ~(DSI_WCFGR_TESRC | DSI_WCFGR_TEPOL | DSI_WCFGR_AR | DSI_WCFGR_VSPOL);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003590:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= (CmdCfg->TearingEffectSource | CmdCfg->TearingEffectPolarity | CmdCfg->AutomaticRefresh |
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	68da      	ldr	r2, [r3, #12]
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	691b      	ldr	r3, [r3, #16]
 80035a4:	431a      	orrs	r2, r3
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035aa:	431a      	orrs	r2, r3
                            CmdCfg->VSyncPol);
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	6a1b      	ldr	r3, [r3, #32]
  hdsi->Instance->WCFGR |= (CmdCfg->TearingEffectSource | CmdCfg->TearingEffectPolarity | CmdCfg->AutomaticRefresh |
 80035b0:	431a      	orrs	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	430a      	orrs	r2, r1
 80035b8:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the tearing effect acknowledge request */
  hdsi->Instance->CMCR &= ~DSI_CMCR_TEARE;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f022 0201 	bic.w	r2, r2, #1
 80035ca:	669a      	str	r2, [r3, #104]	; 0x68
  hdsi->Instance->CMCR |= CmdCfg->TEAcknowledgeRequest;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	6e99      	ldr	r1, [r3, #104]	; 0x68
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	430a      	orrs	r2, r1
 80035dc:	669a      	str	r2, [r3, #104]	; 0x68

  /* Enable the Tearing Effect interrupt */
  __HAL_DSI_ENABLE_IT(hdsi, DSI_IT_TE);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f042 0201 	orr.w	r2, r2, #1
 80035ee:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

  /* Enable the End of Refresh interrupt */
  __HAL_DSI_ENABLE_IT(hdsi, DSI_IT_ER);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f042 0202 	orr.w	r2, r2, #2
 8003602:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	370c      	adds	r7, #12
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	ffff0000 	.word	0xffff0000

08003620 <HAL_DSI_ConfigCommand>:
  * @param  LPCmd  pointer to a DSI_LPCmdTypeDef structure that contains
  *                the DSI command transmission mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigCommand(DSI_HandleTypeDef *hdsi, DSI_LPCmdTypeDef *LPCmd)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	7c1b      	ldrb	r3, [r3, #16]
 800362e:	2b01      	cmp	r3, #1
 8003630:	d101      	bne.n	8003636 <HAL_DSI_ConfigCommand+0x16>
 8003632:	2302      	movs	r3, #2
 8003634:	e049      	b.n	80036ca <HAL_DSI_ConfigCommand+0xaa>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2201      	movs	r2, #1
 800363a:	741a      	strb	r2, [r3, #16]
  assert_param(IS_DSI_LP_DLW(LPCmd->LPDcsLongWrite));
  assert_param(IS_DSI_LP_MRDP(LPCmd->LPMaxReadPacket));
  assert_param(IS_DSI_ACK_REQUEST(LPCmd->AcknowledgeRequest));

  /* Select High-speed or Low-power for command transmission */
  hdsi->Instance->CMCR &= ~(DSI_CMCR_GSW0TX | \
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	4b24      	ldr	r3, [pc, #144]	; (80036d8 <HAL_DSI_ConfigCommand+0xb8>)
 8003648:	400b      	ands	r3, r1
 800364a:	6693      	str	r3, [r2, #104]	; 0x68
                            DSI_CMCR_DSW0TX | \
                            DSI_CMCR_DSW1TX | \
                            DSI_CMCR_DSR0TX | \
                            DSI_CMCR_DLWTX  | \
                            DSI_CMCR_MRDPS);
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
                           LPCmd->LPGenShortWriteOneP | \
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	685b      	ldr	r3, [r3, #4]
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 800365a:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortWriteTwoP | \
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	689b      	ldr	r3, [r3, #8]
                           LPCmd->LPGenShortWriteOneP | \
 8003660:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadNoP   | \
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	68db      	ldr	r3, [r3, #12]
                           LPCmd->LPGenShortWriteTwoP | \
 8003666:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadOneP  | \
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	691b      	ldr	r3, [r3, #16]
                           LPCmd->LPGenShortReadNoP   | \
 800366c:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadTwoP  | \
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	695b      	ldr	r3, [r3, #20]
                           LPCmd->LPGenShortReadOneP  | \
 8003672:	431a      	orrs	r2, r3
                           LPCmd->LPGenLongWrite      | \
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	699b      	ldr	r3, [r3, #24]
                           LPCmd->LPGenShortReadTwoP  | \
 8003678:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortWriteNoP  | \
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	69db      	ldr	r3, [r3, #28]
                           LPCmd->LPGenLongWrite      | \
 800367e:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortWriteOneP | \
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	6a1b      	ldr	r3, [r3, #32]
                           LPCmd->LPDcsShortWriteNoP  | \
 8003684:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortReadNoP   | \
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                           LPCmd->LPDcsShortWriteOneP | \
 800368a:	431a      	orrs	r2, r3
                           LPCmd->LPDcsLongWrite      | \
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                           LPCmd->LPDcsShortReadNoP   | \
 8003690:	431a      	orrs	r2, r3
                           LPCmd->LPMaxReadPacket);
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                           LPCmd->LPDcsLongWrite      | \
 8003696:	431a      	orrs	r2, r3
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	430a      	orrs	r2, r1
 800369e:	669a      	str	r2, [r3, #104]	; 0x68

  /* Configure the acknowledge request after each packet transmission */
  hdsi->Instance->CMCR &= ~DSI_CMCR_ARE;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f022 0202 	bic.w	r2, r2, #2
 80036ae:	669a      	str	r2, [r3, #104]	; 0x68
  hdsi->Instance->CMCR |= LPCmd->AcknowledgeRequest;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	6e99      	ldr	r1, [r3, #104]	; 0x68
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	430a      	orrs	r2, r1
 80036c0:	669a      	str	r2, [r3, #104]	; 0x68

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80036c8:	2300      	movs	r3, #0
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	370c      	adds	r7, #12
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr
 80036d6:	bf00      	nop
 80036d8:	fef080ff 	.word	0xfef080ff

080036dc <HAL_DSI_ConfigFlowControl>:
  * @param  FlowControl  flow control feature(s) to be enabled.
  *                      This parameter can be any combination of @arg DSI_FlowControl.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigFlowControl(DSI_HandleTypeDef *hdsi, uint32_t FlowControl)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
 80036e4:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	7c1b      	ldrb	r3, [r3, #16]
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d101      	bne.n	80036f2 <HAL_DSI_ConfigFlowControl+0x16>
 80036ee:	2302      	movs	r3, #2
 80036f0:	e016      	b.n	8003720 <HAL_DSI_ConfigFlowControl+0x44>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2201      	movs	r2, #1
 80036f6:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_FLOW_CONTROL(FlowControl));

  /* Set the DSI Host Protocol Configuration Register */
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f022 021f 	bic.w	r2, r2, #31
 8003706:	62da      	str	r2, [r3, #44]	; 0x2c
  hdsi->Instance->PCR |= FlowControl;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	683a      	ldr	r2, [r7, #0]
 8003714:	430a      	orrs	r2, r1
 8003716:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800371e:	2300      	movs	r3, #0
}
 8003720:	4618      	mov	r0, r3
 8003722:	370c      	adds	r7, #12
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr

0800372c <HAL_DSI_ConfigPhyTimer>:
  * @param  PhyTimers  DSI_PHY_TimerTypeDef structure that contains
  *                    the DSI PHY timing parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigPhyTimer(DSI_HandleTypeDef *hdsi, DSI_PHY_TimerTypeDef *PhyTimers)
{
 800372c:	b480      	push	{r7}
 800372e:	b085      	sub	sp, #20
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	6039      	str	r1, [r7, #0]
  uint32_t maxTime;
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	7c1b      	ldrb	r3, [r3, #16]
 800373a:	2b01      	cmp	r3, #1
 800373c:	d101      	bne.n	8003742 <HAL_DSI_ConfigPhyTimer+0x16>
 800373e:	2302      	movs	r3, #2
 8003740:	e058      	b.n	80037f4 <HAL_DSI_ConfigPhyTimer+0xc8>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2201      	movs	r2, #1
 8003746:	741a      	strb	r2, [r3, #16]

  maxTime = (PhyTimers->ClockLaneLP2HSTime > PhyTimers->ClockLaneHS2LPTime) ? PhyTimers->ClockLaneLP2HSTime :
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	4293      	cmp	r3, r2
 8003752:	bf38      	it	cc
 8003754:	4613      	movcc	r3, r2
 8003756:	60fb      	str	r3, [r7, #12]
     Register (DSI_CLTCR).
     But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.

     Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.
    */
  hdsi->Instance->CLTCR &= ~(DSI_CLTCR_LP2HS_TIME | DSI_CLTCR_HS2LP_TIME);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f002 22fc 	and.w	r2, r2, #4227922944	; 0xfc00fc00
 8003768:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  hdsi->Instance->CLTCR |= (maxTime | ((maxTime) << 16U));
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	041a      	lsls	r2, r3, #16
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	431a      	orrs	r2, r3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	430a      	orrs	r2, r1
 8003782:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

  /* Data lane timer configuration */
  hdsi->Instance->DLTCR &= ~(DSI_DLTCR_MRD_TIME | DSI_DLTCR_LP2HS_TIME | DSI_DLTCR_HS2LP_TIME);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8003796:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	691a      	ldr	r2, [r3, #16]
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	041b      	lsls	r3, r3, #16
 80037ac:	431a      	orrs	r2, r3
                              PhyTimers->DataLaneHS2LPTime) << 24U));
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	061b      	lsls	r3, r3, #24
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 80037b4:	431a      	orrs	r2, r3
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	430a      	orrs	r2, r1
 80037bc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Configure the wait period to request HS transmission after a stop state */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_SW_TIME;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80037d0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= ((PhyTimers->StopWaitTime) << 8U);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	695b      	ldr	r3, [r3, #20]
 80037e0:	021a      	lsls	r2, r3, #8
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	430a      	orrs	r2, r1
 80037e8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80037f2:	2300      	movs	r3, #0
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3714      	adds	r7, #20
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr

08003800 <HAL_DSI_ConfigHostTimeouts>:
  * @param  HostTimeouts  DSI_HOST_TimeoutTypeDef structure that contains
  *                       the DSI host timeout parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigHostTimeouts(DSI_HandleTypeDef *hdsi, DSI_HOST_TimeoutTypeDef *HostTimeouts)
{
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	7c1b      	ldrb	r3, [r3, #16]
 800380e:	2b01      	cmp	r3, #1
 8003810:	d101      	bne.n	8003816 <HAL_DSI_ConfigHostTimeouts+0x16>
 8003812:	2302      	movs	r3, #2
 8003814:	e0b4      	b.n	8003980 <HAL_DSI_ConfigHostTimeouts+0x180>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2201      	movs	r2, #1
 800381a:	741a      	strb	r2, [r3, #16]

  /* Set the timeout clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TOCKDIV;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	689a      	ldr	r2, [r3, #8]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800382a:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= ((HostTimeouts->TimeoutCkdiv) << 8U);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	6899      	ldr	r1, [r3, #8]
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	021a      	lsls	r2, r3, #8
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	430a      	orrs	r2, r1
 800383e:	609a      	str	r2, [r3, #8]

  /* High-speed transmission timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_HSTX_TOCNT;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	b292      	uxth	r2, r2
 800384c:	679a      	str	r2, [r3, #120]	; 0x78
  hdsi->Instance->TCCR[0U] |= ((HostTimeouts->HighSpeedTransmissionTimeout) << 16U);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	6f99      	ldr	r1, [r3, #120]	; 0x78
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	041a      	lsls	r2, r3, #16
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	430a      	orrs	r2, r1
 8003860:	679a      	str	r2, [r3, #120]	; 0x78

  /* Low-power reception timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_LPRX_TOCNT;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	6f99      	ldr	r1, [r3, #120]	; 0x78
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	4b47      	ldr	r3, [pc, #284]	; (800398c <HAL_DSI_ConfigHostTimeouts+0x18c>)
 800386e:	400b      	ands	r3, r1
 8003870:	6793      	str	r3, [r2, #120]	; 0x78
  hdsi->Instance->TCCR[0U] |= HostTimeouts->LowPowerReceptionTimeout;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	6f99      	ldr	r1, [r3, #120]	; 0x78
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	689a      	ldr	r2, [r3, #8]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	430a      	orrs	r2, r1
 8003882:	679a      	str	r2, [r3, #120]	; 0x78

  /* High-speed read timeout */
  hdsi->Instance->TCCR[1U] &= ~DSI_TCCR1_HSRD_TOCNT;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	4b3f      	ldr	r3, [pc, #252]	; (800398c <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8003890:	400b      	ands	r3, r1
 8003892:	67d3      	str	r3, [r2, #124]	; 0x7c
  hdsi->Instance->TCCR[1U] |= HostTimeouts->HighSpeedReadTimeout;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	68da      	ldr	r2, [r3, #12]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	430a      	orrs	r2, r1
 80038a4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Low-power read timeout */
  hdsi->Instance->TCCR[2U] &= ~DSI_TCCR2_LPRD_TOCNT;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	4b36      	ldr	r3, [pc, #216]	; (800398c <HAL_DSI_ConfigHostTimeouts+0x18c>)
 80038b4:	400b      	ands	r3, r1
 80038b6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  hdsi->Instance->TCCR[2U] |= HostTimeouts->LowPowerReadTimeout;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	691a      	ldr	r2, [r3, #16]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* High-speed write timeout */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_HSWR_TOCNT;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	4b2b      	ldr	r3, [pc, #172]	; (800398c <HAL_DSI_ConfigHostTimeouts+0x18c>)
 80038de:	400b      	ands	r3, r1
 80038e0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWriteTimeout;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	695a      	ldr	r2, [r3, #20]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	430a      	orrs	r2, r1
 80038f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* High-speed write presp mode */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_PM;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800390a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWritePrespMode;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	699a      	ldr	r2, [r3, #24]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	430a      	orrs	r2, r1
 8003920:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Low-speed write timeout */
  hdsi->Instance->TCCR[4U] &= ~DSI_TCCR4_LPWR_TOCNT;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	4b16      	ldr	r3, [pc, #88]	; (800398c <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8003932:	400b      	ands	r3, r1
 8003934:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  hdsi->Instance->TCCR[4U] |= HostTimeouts->LowPowerWriteTimeout;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	69da      	ldr	r2, [r3, #28]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	430a      	orrs	r2, r1
 800394a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* BTA timeout */
  hdsi->Instance->TCCR[5U] &= ~DSI_TCCR5_BTA_TOCNT;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	4b0c      	ldr	r3, [pc, #48]	; (800398c <HAL_DSI_ConfigHostTimeouts+0x18c>)
 800395c:	400b      	ands	r3, r1
 800395e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  hdsi->Instance->TCCR[5U] |= HostTimeouts->BTATimeout;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	6a1a      	ldr	r2, [r3, #32]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	430a      	orrs	r2, r1
 8003974:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	370c      	adds	r7, #12
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr
 800398c:	ffff0000 	.word	0xffff0000

08003990 <HAL_DSI_SetLowPowerRXFilter>:
  *               the configuration information for the DSI.
  * @param  Frequency  cutoff frequency of low-pass filter at the input of LPRX
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetLowPowerRXFilter(DSI_HandleTypeDef *hdsi, uint32_t Frequency)
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	7c1b      	ldrb	r3, [r3, #16]
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d101      	bne.n	80039a6 <HAL_DSI_SetLowPowerRXFilter+0x16>
 80039a2:	2302      	movs	r3, #2
 80039a4:	e01b      	b.n	80039de <HAL_DSI_SetLowPowerRXFilter+0x4e>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2201      	movs	r2, #1
 80039aa:	741a      	strb	r2, [r3, #16]

  /* Low-Power RX low-pass Filtering Tuning */
  hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_LPRXFT;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 80039bc:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
  hdsi->Instance->WPCR[1U] |= Frequency << 25U;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f8d3 141c 	ldr.w	r1, [r3, #1052]	; 0x41c
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	065a      	lsls	r2, r3, #25
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	430a      	orrs	r2, r1
 80039d2:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80039dc:	2300      	movs	r3, #0
}
 80039de:	4618      	mov	r0, r3
 80039e0:	370c      	adds	r7, #12
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr
	...

080039ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b089      	sub	sp, #36	; 0x24
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
 80039f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80039f6:	2300      	movs	r3, #0
 80039f8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80039fa:	2300      	movs	r3, #0
 80039fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80039fe:	2300      	movs	r3, #0
 8003a00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003a02:	2300      	movs	r3, #0
 8003a04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003a06:	2300      	movs	r3, #0
 8003a08:	61fb      	str	r3, [r7, #28]
 8003a0a:	e175      	b.n	8003cf8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	69fb      	ldr	r3, [r7, #28]
 8003a10:	fa02 f303 	lsl.w	r3, r2, r3
 8003a14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	697a      	ldr	r2, [r7, #20]
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a20:	693a      	ldr	r2, [r7, #16]
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	429a      	cmp	r2, r3
 8003a26:	f040 8164 	bne.w	8003cf2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	f003 0303 	and.w	r3, r3, #3
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d005      	beq.n	8003a42 <HAL_GPIO_Init+0x56>
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	f003 0303 	and.w	r3, r3, #3
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d130      	bne.n	8003aa4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	005b      	lsls	r3, r3, #1
 8003a4c:	2203      	movs	r2, #3
 8003a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a52:	43db      	mvns	r3, r3
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	4013      	ands	r3, r2
 8003a58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	68da      	ldr	r2, [r3, #12]
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	005b      	lsls	r3, r3, #1
 8003a62:	fa02 f303 	lsl.w	r3, r2, r3
 8003a66:	69ba      	ldr	r2, [r7, #24]
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	69ba      	ldr	r2, [r7, #24]
 8003a70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a78:	2201      	movs	r2, #1
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a80:	43db      	mvns	r3, r3
 8003a82:	69ba      	ldr	r2, [r7, #24]
 8003a84:	4013      	ands	r3, r2
 8003a86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	091b      	lsrs	r3, r3, #4
 8003a8e:	f003 0201 	and.w	r2, r3, #1
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	fa02 f303 	lsl.w	r3, r2, r3
 8003a98:	69ba      	ldr	r2, [r7, #24]
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	69ba      	ldr	r2, [r7, #24]
 8003aa2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f003 0303 	and.w	r3, r3, #3
 8003aac:	2b03      	cmp	r3, #3
 8003aae:	d017      	beq.n	8003ae0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	005b      	lsls	r3, r3, #1
 8003aba:	2203      	movs	r2, #3
 8003abc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac0:	43db      	mvns	r3, r3
 8003ac2:	69ba      	ldr	r2, [r7, #24]
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	689a      	ldr	r2, [r3, #8]
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	005b      	lsls	r3, r3, #1
 8003ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad4:	69ba      	ldr	r2, [r7, #24]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	69ba      	ldr	r2, [r7, #24]
 8003ade:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f003 0303 	and.w	r3, r3, #3
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d123      	bne.n	8003b34 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003aec:	69fb      	ldr	r3, [r7, #28]
 8003aee:	08da      	lsrs	r2, r3, #3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	3208      	adds	r2, #8
 8003af4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003af8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	f003 0307 	and.w	r3, r3, #7
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	220f      	movs	r2, #15
 8003b04:	fa02 f303 	lsl.w	r3, r2, r3
 8003b08:	43db      	mvns	r3, r3
 8003b0a:	69ba      	ldr	r2, [r7, #24]
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	691a      	ldr	r2, [r3, #16]
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	f003 0307 	and.w	r3, r3, #7
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b20:	69ba      	ldr	r2, [r7, #24]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	08da      	lsrs	r2, r3, #3
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	3208      	adds	r2, #8
 8003b2e:	69b9      	ldr	r1, [r7, #24]
 8003b30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	005b      	lsls	r3, r3, #1
 8003b3e:	2203      	movs	r2, #3
 8003b40:	fa02 f303 	lsl.w	r3, r2, r3
 8003b44:	43db      	mvns	r3, r3
 8003b46:	69ba      	ldr	r2, [r7, #24]
 8003b48:	4013      	ands	r3, r2
 8003b4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f003 0203 	and.w	r2, r3, #3
 8003b54:	69fb      	ldr	r3, [r7, #28]
 8003b56:	005b      	lsls	r3, r3, #1
 8003b58:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5c:	69ba      	ldr	r2, [r7, #24]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	69ba      	ldr	r2, [r7, #24]
 8003b66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	f000 80be 	beq.w	8003cf2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b76:	4b66      	ldr	r3, [pc, #408]	; (8003d10 <HAL_GPIO_Init+0x324>)
 8003b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b7a:	4a65      	ldr	r2, [pc, #404]	; (8003d10 <HAL_GPIO_Init+0x324>)
 8003b7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b80:	6453      	str	r3, [r2, #68]	; 0x44
 8003b82:	4b63      	ldr	r3, [pc, #396]	; (8003d10 <HAL_GPIO_Init+0x324>)
 8003b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b8a:	60fb      	str	r3, [r7, #12]
 8003b8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003b8e:	4a61      	ldr	r2, [pc, #388]	; (8003d14 <HAL_GPIO_Init+0x328>)
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	089b      	lsrs	r3, r3, #2
 8003b94:	3302      	adds	r3, #2
 8003b96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	f003 0303 	and.w	r3, r3, #3
 8003ba2:	009b      	lsls	r3, r3, #2
 8003ba4:	220f      	movs	r2, #15
 8003ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8003baa:	43db      	mvns	r3, r3
 8003bac:	69ba      	ldr	r2, [r7, #24]
 8003bae:	4013      	ands	r3, r2
 8003bb0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4a58      	ldr	r2, [pc, #352]	; (8003d18 <HAL_GPIO_Init+0x32c>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d037      	beq.n	8003c2a <HAL_GPIO_Init+0x23e>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	4a57      	ldr	r2, [pc, #348]	; (8003d1c <HAL_GPIO_Init+0x330>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d031      	beq.n	8003c26 <HAL_GPIO_Init+0x23a>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	4a56      	ldr	r2, [pc, #344]	; (8003d20 <HAL_GPIO_Init+0x334>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d02b      	beq.n	8003c22 <HAL_GPIO_Init+0x236>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4a55      	ldr	r2, [pc, #340]	; (8003d24 <HAL_GPIO_Init+0x338>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d025      	beq.n	8003c1e <HAL_GPIO_Init+0x232>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	4a54      	ldr	r2, [pc, #336]	; (8003d28 <HAL_GPIO_Init+0x33c>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d01f      	beq.n	8003c1a <HAL_GPIO_Init+0x22e>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	4a53      	ldr	r2, [pc, #332]	; (8003d2c <HAL_GPIO_Init+0x340>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d019      	beq.n	8003c16 <HAL_GPIO_Init+0x22a>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	4a52      	ldr	r2, [pc, #328]	; (8003d30 <HAL_GPIO_Init+0x344>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d013      	beq.n	8003c12 <HAL_GPIO_Init+0x226>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a51      	ldr	r2, [pc, #324]	; (8003d34 <HAL_GPIO_Init+0x348>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d00d      	beq.n	8003c0e <HAL_GPIO_Init+0x222>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a50      	ldr	r2, [pc, #320]	; (8003d38 <HAL_GPIO_Init+0x34c>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d007      	beq.n	8003c0a <HAL_GPIO_Init+0x21e>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	4a4f      	ldr	r2, [pc, #316]	; (8003d3c <HAL_GPIO_Init+0x350>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d101      	bne.n	8003c06 <HAL_GPIO_Init+0x21a>
 8003c02:	2309      	movs	r3, #9
 8003c04:	e012      	b.n	8003c2c <HAL_GPIO_Init+0x240>
 8003c06:	230a      	movs	r3, #10
 8003c08:	e010      	b.n	8003c2c <HAL_GPIO_Init+0x240>
 8003c0a:	2308      	movs	r3, #8
 8003c0c:	e00e      	b.n	8003c2c <HAL_GPIO_Init+0x240>
 8003c0e:	2307      	movs	r3, #7
 8003c10:	e00c      	b.n	8003c2c <HAL_GPIO_Init+0x240>
 8003c12:	2306      	movs	r3, #6
 8003c14:	e00a      	b.n	8003c2c <HAL_GPIO_Init+0x240>
 8003c16:	2305      	movs	r3, #5
 8003c18:	e008      	b.n	8003c2c <HAL_GPIO_Init+0x240>
 8003c1a:	2304      	movs	r3, #4
 8003c1c:	e006      	b.n	8003c2c <HAL_GPIO_Init+0x240>
 8003c1e:	2303      	movs	r3, #3
 8003c20:	e004      	b.n	8003c2c <HAL_GPIO_Init+0x240>
 8003c22:	2302      	movs	r3, #2
 8003c24:	e002      	b.n	8003c2c <HAL_GPIO_Init+0x240>
 8003c26:	2301      	movs	r3, #1
 8003c28:	e000      	b.n	8003c2c <HAL_GPIO_Init+0x240>
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	69fa      	ldr	r2, [r7, #28]
 8003c2e:	f002 0203 	and.w	r2, r2, #3
 8003c32:	0092      	lsls	r2, r2, #2
 8003c34:	4093      	lsls	r3, r2
 8003c36:	69ba      	ldr	r2, [r7, #24]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003c3c:	4935      	ldr	r1, [pc, #212]	; (8003d14 <HAL_GPIO_Init+0x328>)
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	089b      	lsrs	r3, r3, #2
 8003c42:	3302      	adds	r3, #2
 8003c44:	69ba      	ldr	r2, [r7, #24]
 8003c46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c4a:	4b3d      	ldr	r3, [pc, #244]	; (8003d40 <HAL_GPIO_Init+0x354>)
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	43db      	mvns	r3, r3
 8003c54:	69ba      	ldr	r2, [r7, #24]
 8003c56:	4013      	ands	r3, r2
 8003c58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d003      	beq.n	8003c6e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003c66:	69ba      	ldr	r2, [r7, #24]
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c6e:	4a34      	ldr	r2, [pc, #208]	; (8003d40 <HAL_GPIO_Init+0x354>)
 8003c70:	69bb      	ldr	r3, [r7, #24]
 8003c72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c74:	4b32      	ldr	r3, [pc, #200]	; (8003d40 <HAL_GPIO_Init+0x354>)
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	43db      	mvns	r3, r3
 8003c7e:	69ba      	ldr	r2, [r7, #24]
 8003c80:	4013      	ands	r3, r2
 8003c82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d003      	beq.n	8003c98 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003c90:	69ba      	ldr	r2, [r7, #24]
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c98:	4a29      	ldr	r2, [pc, #164]	; (8003d40 <HAL_GPIO_Init+0x354>)
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c9e:	4b28      	ldr	r3, [pc, #160]	; (8003d40 <HAL_GPIO_Init+0x354>)
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	43db      	mvns	r3, r3
 8003ca8:	69ba      	ldr	r2, [r7, #24]
 8003caa:	4013      	ands	r3, r2
 8003cac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d003      	beq.n	8003cc2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003cba:	69ba      	ldr	r2, [r7, #24]
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003cc2:	4a1f      	ldr	r2, [pc, #124]	; (8003d40 <HAL_GPIO_Init+0x354>)
 8003cc4:	69bb      	ldr	r3, [r7, #24]
 8003cc6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cc8:	4b1d      	ldr	r3, [pc, #116]	; (8003d40 <HAL_GPIO_Init+0x354>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	43db      	mvns	r3, r3
 8003cd2:	69ba      	ldr	r2, [r7, #24]
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d003      	beq.n	8003cec <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003ce4:	69ba      	ldr	r2, [r7, #24]
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003cec:	4a14      	ldr	r2, [pc, #80]	; (8003d40 <HAL_GPIO_Init+0x354>)
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	61fb      	str	r3, [r7, #28]
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	2b0f      	cmp	r3, #15
 8003cfc:	f67f ae86 	bls.w	8003a0c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003d00:	bf00      	nop
 8003d02:	bf00      	nop
 8003d04:	3724      	adds	r7, #36	; 0x24
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop
 8003d10:	40023800 	.word	0x40023800
 8003d14:	40013800 	.word	0x40013800
 8003d18:	40020000 	.word	0x40020000
 8003d1c:	40020400 	.word	0x40020400
 8003d20:	40020800 	.word	0x40020800
 8003d24:	40020c00 	.word	0x40020c00
 8003d28:	40021000 	.word	0x40021000
 8003d2c:	40021400 	.word	0x40021400
 8003d30:	40021800 	.word	0x40021800
 8003d34:	40021c00 	.word	0x40021c00
 8003d38:	40022000 	.word	0x40022000
 8003d3c:	40022400 	.word	0x40022400
 8003d40:	40013c00 	.word	0x40013c00

08003d44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	460b      	mov	r3, r1
 8003d4e:	807b      	strh	r3, [r7, #2]
 8003d50:	4613      	mov	r3, r2
 8003d52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d54:	787b      	ldrb	r3, [r7, #1]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d003      	beq.n	8003d62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d5a:	887a      	ldrh	r2, [r7, #2]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003d60:	e003      	b.n	8003d6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003d62:	887b      	ldrh	r3, [r7, #2]
 8003d64:	041a      	lsls	r2, r3, #16
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	619a      	str	r2, [r3, #24]
}
 8003d6a:	bf00      	nop
 8003d6c:	370c      	adds	r7, #12
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr

08003d76 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8003d76:	b580      	push	{r7, lr}
 8003d78:	b084      	sub	sp, #16
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d84:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d8c:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	f003 0304 	and.w	r3, r3, #4
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d023      	beq.n	8003de0 <HAL_LTDC_IRQHandler+0x6a>
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	f003 0304 	and.w	r3, r3, #4
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d01e      	beq.n	8003de0 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f022 0204 	bic.w	r2, r2, #4
 8003db0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2204      	movs	r2, #4
 8003db8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003dc0:	f043 0201 	orr.w	r2, r3, #1
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2204      	movs	r2, #4
 8003dce:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f000 f86f 	bl	8003ebe <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f003 0302 	and.w	r3, r3, #2
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d023      	beq.n	8003e32 <HAL_LTDC_IRQHandler+0xbc>
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	f003 0302 	and.w	r3, r3, #2
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d01e      	beq.n	8003e32 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f022 0202 	bic.w	r2, r2, #2
 8003e02:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	2202      	movs	r2, #2
 8003e0a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003e12:	f043 0202 	orr.w	r2, r3, #2
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2204      	movs	r2, #4
 8003e20:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f000 f846 	bl	8003ebe <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	f003 0301 	and.w	r3, r3, #1
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d01b      	beq.n	8003e74 <HAL_LTDC_IRQHandler+0xfe>
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d016      	beq.n	8003e74 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f022 0201 	bic.w	r2, r2, #1
 8003e54:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2201      	movs	r2, #1
 8003e62:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f000 f82f 	bl	8003ed2 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f003 0308 	and.w	r3, r3, #8
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d01b      	beq.n	8003eb6 <HAL_LTDC_IRQHandler+0x140>
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	f003 0308 	and.w	r3, r3, #8
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d016      	beq.n	8003eb6 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f022 0208 	bic.w	r2, r2, #8
 8003e96:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2208      	movs	r2, #8
 8003e9e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f000 f818 	bl	8003ee6 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8003eb6:	bf00      	nop
 8003eb8:	3710      	adds	r7, #16
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}

08003ebe <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8003ebe:	b480      	push	{r7}
 8003ec0:	b083      	sub	sp, #12
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8003ec6:	bf00      	nop
 8003ec8:	370c      	adds	r7, #12
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr

08003ed2 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8003ed2:	b480      	push	{r7}
 8003ed4:	b083      	sub	sp, #12
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8003eda:	bf00      	nop
 8003edc:	370c      	adds	r7, #12
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr

08003ee6 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8003ee6:	b480      	push	{r7}
 8003ee8:	b083      	sub	sp, #12
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8003eee:	bf00      	nop
 8003ef0:	370c      	adds	r7, #12
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr

08003efa <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003efa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003efc:	b08f      	sub	sp, #60	; 0x3c
 8003efe:	af0a      	add	r7, sp, #40	; 0x28
 8003f00:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d101      	bne.n	8003f0c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e116      	b.n	800413a <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d106      	bne.n	8003f2c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2200      	movs	r2, #0
 8003f22:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f7fd fe4e 	bl	8001bc8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2203      	movs	r2, #3
 8003f30:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d102      	bne.n	8003f46 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f003 ff84 	bl	8007e58 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	603b      	str	r3, [r7, #0]
 8003f56:	687e      	ldr	r6, [r7, #4]
 8003f58:	466d      	mov	r5, sp
 8003f5a:	f106 0410 	add.w	r4, r6, #16
 8003f5e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f60:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f62:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f64:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f66:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003f6a:	e885 0003 	stmia.w	r5, {r0, r1}
 8003f6e:	1d33      	adds	r3, r6, #4
 8003f70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003f72:	6838      	ldr	r0, [r7, #0]
 8003f74:	f003 fe76 	bl	8007c64 <USB_CoreInit>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d005      	beq.n	8003f8a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2202      	movs	r2, #2
 8003f82:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e0d7      	b.n	800413a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2100      	movs	r1, #0
 8003f90:	4618      	mov	r0, r3
 8003f92:	f003 ff72 	bl	8007e7a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f96:	2300      	movs	r3, #0
 8003f98:	73fb      	strb	r3, [r7, #15]
 8003f9a:	e04a      	b.n	8004032 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003f9c:	7bfa      	ldrb	r2, [r7, #15]
 8003f9e:	6879      	ldr	r1, [r7, #4]
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	00db      	lsls	r3, r3, #3
 8003fa4:	1a9b      	subs	r3, r3, r2
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	440b      	add	r3, r1
 8003faa:	333d      	adds	r3, #61	; 0x3d
 8003fac:	2201      	movs	r2, #1
 8003fae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003fb0:	7bfa      	ldrb	r2, [r7, #15]
 8003fb2:	6879      	ldr	r1, [r7, #4]
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	00db      	lsls	r3, r3, #3
 8003fb8:	1a9b      	subs	r3, r3, r2
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	440b      	add	r3, r1
 8003fbe:	333c      	adds	r3, #60	; 0x3c
 8003fc0:	7bfa      	ldrb	r2, [r7, #15]
 8003fc2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003fc4:	7bfa      	ldrb	r2, [r7, #15]
 8003fc6:	7bfb      	ldrb	r3, [r7, #15]
 8003fc8:	b298      	uxth	r0, r3
 8003fca:	6879      	ldr	r1, [r7, #4]
 8003fcc:	4613      	mov	r3, r2
 8003fce:	00db      	lsls	r3, r3, #3
 8003fd0:	1a9b      	subs	r3, r3, r2
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	440b      	add	r3, r1
 8003fd6:	3342      	adds	r3, #66	; 0x42
 8003fd8:	4602      	mov	r2, r0
 8003fda:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003fdc:	7bfa      	ldrb	r2, [r7, #15]
 8003fde:	6879      	ldr	r1, [r7, #4]
 8003fe0:	4613      	mov	r3, r2
 8003fe2:	00db      	lsls	r3, r3, #3
 8003fe4:	1a9b      	subs	r3, r3, r2
 8003fe6:	009b      	lsls	r3, r3, #2
 8003fe8:	440b      	add	r3, r1
 8003fea:	333f      	adds	r3, #63	; 0x3f
 8003fec:	2200      	movs	r2, #0
 8003fee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003ff0:	7bfa      	ldrb	r2, [r7, #15]
 8003ff2:	6879      	ldr	r1, [r7, #4]
 8003ff4:	4613      	mov	r3, r2
 8003ff6:	00db      	lsls	r3, r3, #3
 8003ff8:	1a9b      	subs	r3, r3, r2
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	440b      	add	r3, r1
 8003ffe:	3344      	adds	r3, #68	; 0x44
 8004000:	2200      	movs	r2, #0
 8004002:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004004:	7bfa      	ldrb	r2, [r7, #15]
 8004006:	6879      	ldr	r1, [r7, #4]
 8004008:	4613      	mov	r3, r2
 800400a:	00db      	lsls	r3, r3, #3
 800400c:	1a9b      	subs	r3, r3, r2
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	440b      	add	r3, r1
 8004012:	3348      	adds	r3, #72	; 0x48
 8004014:	2200      	movs	r2, #0
 8004016:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004018:	7bfa      	ldrb	r2, [r7, #15]
 800401a:	6879      	ldr	r1, [r7, #4]
 800401c:	4613      	mov	r3, r2
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	1a9b      	subs	r3, r3, r2
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	440b      	add	r3, r1
 8004026:	3350      	adds	r3, #80	; 0x50
 8004028:	2200      	movs	r2, #0
 800402a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800402c:	7bfb      	ldrb	r3, [r7, #15]
 800402e:	3301      	adds	r3, #1
 8004030:	73fb      	strb	r3, [r7, #15]
 8004032:	7bfa      	ldrb	r2, [r7, #15]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	429a      	cmp	r2, r3
 800403a:	d3af      	bcc.n	8003f9c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800403c:	2300      	movs	r3, #0
 800403e:	73fb      	strb	r3, [r7, #15]
 8004040:	e044      	b.n	80040cc <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004042:	7bfa      	ldrb	r2, [r7, #15]
 8004044:	6879      	ldr	r1, [r7, #4]
 8004046:	4613      	mov	r3, r2
 8004048:	00db      	lsls	r3, r3, #3
 800404a:	1a9b      	subs	r3, r3, r2
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	440b      	add	r3, r1
 8004050:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004054:	2200      	movs	r2, #0
 8004056:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004058:	7bfa      	ldrb	r2, [r7, #15]
 800405a:	6879      	ldr	r1, [r7, #4]
 800405c:	4613      	mov	r3, r2
 800405e:	00db      	lsls	r3, r3, #3
 8004060:	1a9b      	subs	r3, r3, r2
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	440b      	add	r3, r1
 8004066:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800406a:	7bfa      	ldrb	r2, [r7, #15]
 800406c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800406e:	7bfa      	ldrb	r2, [r7, #15]
 8004070:	6879      	ldr	r1, [r7, #4]
 8004072:	4613      	mov	r3, r2
 8004074:	00db      	lsls	r3, r3, #3
 8004076:	1a9b      	subs	r3, r3, r2
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	440b      	add	r3, r1
 800407c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004080:	2200      	movs	r2, #0
 8004082:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004084:	7bfa      	ldrb	r2, [r7, #15]
 8004086:	6879      	ldr	r1, [r7, #4]
 8004088:	4613      	mov	r3, r2
 800408a:	00db      	lsls	r3, r3, #3
 800408c:	1a9b      	subs	r3, r3, r2
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	440b      	add	r3, r1
 8004092:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004096:	2200      	movs	r2, #0
 8004098:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800409a:	7bfa      	ldrb	r2, [r7, #15]
 800409c:	6879      	ldr	r1, [r7, #4]
 800409e:	4613      	mov	r3, r2
 80040a0:	00db      	lsls	r3, r3, #3
 80040a2:	1a9b      	subs	r3, r3, r2
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	440b      	add	r3, r1
 80040a8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80040ac:	2200      	movs	r2, #0
 80040ae:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80040b0:	7bfa      	ldrb	r2, [r7, #15]
 80040b2:	6879      	ldr	r1, [r7, #4]
 80040b4:	4613      	mov	r3, r2
 80040b6:	00db      	lsls	r3, r3, #3
 80040b8:	1a9b      	subs	r3, r3, r2
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	440b      	add	r3, r1
 80040be:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80040c2:	2200      	movs	r2, #0
 80040c4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040c6:	7bfb      	ldrb	r3, [r7, #15]
 80040c8:	3301      	adds	r3, #1
 80040ca:	73fb      	strb	r3, [r7, #15]
 80040cc:	7bfa      	ldrb	r2, [r7, #15]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d3b5      	bcc.n	8004042 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	603b      	str	r3, [r7, #0]
 80040dc:	687e      	ldr	r6, [r7, #4]
 80040de:	466d      	mov	r5, sp
 80040e0:	f106 0410 	add.w	r4, r6, #16
 80040e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80040e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80040e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80040ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80040ec:	e894 0003 	ldmia.w	r4, {r0, r1}
 80040f0:	e885 0003 	stmia.w	r5, {r0, r1}
 80040f4:	1d33      	adds	r3, r6, #4
 80040f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80040f8:	6838      	ldr	r0, [r7, #0]
 80040fa:	f003 ff0b 	bl	8007f14 <USB_DevInit>
 80040fe:	4603      	mov	r3, r0
 8004100:	2b00      	cmp	r3, #0
 8004102:	d005      	beq.n	8004110 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2202      	movs	r2, #2
 8004108:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e014      	b.n	800413a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004124:	2b01      	cmp	r3, #1
 8004126:	d102      	bne.n	800412e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f000 fe2f 	bl	8004d8c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4618      	mov	r0, r3
 8004134:	f004 f980 	bl	8008438 <USB_DevDisconnect>

  return HAL_OK;
 8004138:	2300      	movs	r3, #0
}
 800413a:	4618      	mov	r0, r3
 800413c:	3714      	adds	r7, #20
 800413e:	46bd      	mov	sp, r7
 8004140:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004142 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004142:	b590      	push	{r4, r7, lr}
 8004144:	b08d      	sub	sp, #52	; 0x34
 8004146:	af00      	add	r7, sp, #0
 8004148:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004150:	6a3b      	ldr	r3, [r7, #32]
 8004152:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4618      	mov	r0, r3
 800415a:	f004 fa21 	bl	80085a0 <USB_GetMode>
 800415e:	4603      	mov	r3, r0
 8004160:	2b00      	cmp	r3, #0
 8004162:	f040 83ba 	bne.w	80048da <HAL_PCD_IRQHandler+0x798>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4618      	mov	r0, r3
 800416c:	f004 f985 	bl	800847a <USB_ReadInterrupts>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	f000 83b0 	beq.w	80048d8 <HAL_PCD_IRQHandler+0x796>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4618      	mov	r0, r3
 800417e:	f004 f97c 	bl	800847a <USB_ReadInterrupts>
 8004182:	4603      	mov	r3, r0
 8004184:	f003 0302 	and.w	r3, r3, #2
 8004188:	2b02      	cmp	r3, #2
 800418a:	d107      	bne.n	800419c <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	695a      	ldr	r2, [r3, #20]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f002 0202 	and.w	r2, r2, #2
 800419a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4618      	mov	r0, r3
 80041a2:	f004 f96a 	bl	800847a <USB_ReadInterrupts>
 80041a6:	4603      	mov	r3, r0
 80041a8:	f003 0310 	and.w	r3, r3, #16
 80041ac:	2b10      	cmp	r3, #16
 80041ae:	d161      	bne.n	8004274 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	699a      	ldr	r2, [r3, #24]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f022 0210 	bic.w	r2, r2, #16
 80041be:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80041c0:	6a3b      	ldr	r3, [r7, #32]
 80041c2:	6a1b      	ldr	r3, [r3, #32]
 80041c4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	f003 020f 	and.w	r2, r3, #15
 80041cc:	4613      	mov	r3, r2
 80041ce:	00db      	lsls	r3, r3, #3
 80041d0:	1a9b      	subs	r3, r3, r2
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	4413      	add	r3, r2
 80041dc:	3304      	adds	r3, #4
 80041de:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80041e0:	69bb      	ldr	r3, [r7, #24]
 80041e2:	0c5b      	lsrs	r3, r3, #17
 80041e4:	f003 030f 	and.w	r3, r3, #15
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d124      	bne.n	8004236 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80041ec:	69ba      	ldr	r2, [r7, #24]
 80041ee:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80041f2:	4013      	ands	r3, r2
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d035      	beq.n	8004264 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	091b      	lsrs	r3, r3, #4
 8004200:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004202:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004206:	b29b      	uxth	r3, r3
 8004208:	461a      	mov	r2, r3
 800420a:	6a38      	ldr	r0, [r7, #32]
 800420c:	f004 f8bc 	bl	8008388 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	68da      	ldr	r2, [r3, #12]
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	091b      	lsrs	r3, r3, #4
 8004218:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800421c:	441a      	add	r2, r3
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	699a      	ldr	r2, [r3, #24]
 8004226:	69bb      	ldr	r3, [r7, #24]
 8004228:	091b      	lsrs	r3, r3, #4
 800422a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800422e:	441a      	add	r2, r3
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	619a      	str	r2, [r3, #24]
 8004234:	e016      	b.n	8004264 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	0c5b      	lsrs	r3, r3, #17
 800423a:	f003 030f 	and.w	r3, r3, #15
 800423e:	2b06      	cmp	r3, #6
 8004240:	d110      	bne.n	8004264 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004248:	2208      	movs	r2, #8
 800424a:	4619      	mov	r1, r3
 800424c:	6a38      	ldr	r0, [r7, #32]
 800424e:	f004 f89b 	bl	8008388 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	699a      	ldr	r2, [r3, #24]
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	091b      	lsrs	r3, r3, #4
 800425a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800425e:	441a      	add	r2, r3
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	619a      	str	r2, [r3, #24]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	699a      	ldr	r2, [r3, #24]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f042 0210 	orr.w	r2, r2, #16
 8004272:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4618      	mov	r0, r3
 800427a:	f004 f8fe 	bl	800847a <USB_ReadInterrupts>
 800427e:	4603      	mov	r3, r0
 8004280:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004284:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004288:	d16e      	bne.n	8004368 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800428a:	2300      	movs	r3, #0
 800428c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4618      	mov	r0, r3
 8004294:	f004 f904 	bl	80084a0 <USB_ReadDevAllOutEpInterrupt>
 8004298:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800429a:	e062      	b.n	8004362 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800429c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800429e:	f003 0301 	and.w	r3, r3, #1
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d057      	beq.n	8004356 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042ac:	b2d2      	uxtb	r2, r2
 80042ae:	4611      	mov	r1, r2
 80042b0:	4618      	mov	r0, r3
 80042b2:	f004 f929 	bl	8008508 <USB_ReadDevOutEPInterrupt>
 80042b6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	f003 0301 	and.w	r3, r3, #1
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d00c      	beq.n	80042dc <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80042c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c4:	015a      	lsls	r2, r3, #5
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	4413      	add	r3, r2
 80042ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042ce:	461a      	mov	r2, r3
 80042d0:	2301      	movs	r3, #1
 80042d2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80042d4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f000 fc06 	bl	8004ae8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	f003 0308 	and.w	r3, r3, #8
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d00c      	beq.n	8004300 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80042e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e8:	015a      	lsls	r2, r3, #5
 80042ea:	69fb      	ldr	r3, [r7, #28]
 80042ec:	4413      	add	r3, r2
 80042ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042f2:	461a      	mov	r2, r3
 80042f4:	2308      	movs	r3, #8
 80042f6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80042f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 fd00 	bl	8004d00 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	f003 0310 	and.w	r3, r3, #16
 8004306:	2b00      	cmp	r3, #0
 8004308:	d008      	beq.n	800431c <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800430a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800430c:	015a      	lsls	r2, r3, #5
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	4413      	add	r3, r2
 8004312:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004316:	461a      	mov	r2, r3
 8004318:	2310      	movs	r3, #16
 800431a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	f003 0320 	and.w	r3, r3, #32
 8004322:	2b00      	cmp	r3, #0
 8004324:	d008      	beq.n	8004338 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004328:	015a      	lsls	r2, r3, #5
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	4413      	add	r3, r2
 800432e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004332:	461a      	mov	r2, r3
 8004334:	2320      	movs	r3, #32
 8004336:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800433e:	2b00      	cmp	r3, #0
 8004340:	d009      	beq.n	8004356 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004344:	015a      	lsls	r2, r3, #5
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	4413      	add	r3, r2
 800434a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800434e:	461a      	mov	r2, r3
 8004350:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004354:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004358:	3301      	adds	r3, #1
 800435a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800435c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800435e:	085b      	lsrs	r3, r3, #1
 8004360:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004364:	2b00      	cmp	r3, #0
 8004366:	d199      	bne.n	800429c <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4618      	mov	r0, r3
 800436e:	f004 f884 	bl	800847a <USB_ReadInterrupts>
 8004372:	4603      	mov	r3, r0
 8004374:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004378:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800437c:	f040 80c0 	bne.w	8004500 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4618      	mov	r0, r3
 8004386:	f004 f8a5 	bl	80084d4 <USB_ReadDevAllInEpInterrupt>
 800438a:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800438c:	2300      	movs	r3, #0
 800438e:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004390:	e0b2      	b.n	80044f8 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004394:	f003 0301 	and.w	r3, r3, #1
 8004398:	2b00      	cmp	r3, #0
 800439a:	f000 80a7 	beq.w	80044ec <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043a4:	b2d2      	uxtb	r2, r2
 80043a6:	4611      	mov	r1, r2
 80043a8:	4618      	mov	r0, r3
 80043aa:	f004 f8cb 	bl	8008544 <USB_ReadDevInEPInterrupt>
 80043ae:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	f003 0301 	and.w	r3, r3, #1
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d057      	beq.n	800446a <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80043ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043bc:	f003 030f 	and.w	r3, r3, #15
 80043c0:	2201      	movs	r2, #1
 80043c2:	fa02 f303 	lsl.w	r3, r2, r3
 80043c6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80043c8:	69fb      	ldr	r3, [r7, #28]
 80043ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	43db      	mvns	r3, r3
 80043d4:	69f9      	ldr	r1, [r7, #28]
 80043d6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80043da:	4013      	ands	r3, r2
 80043dc:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80043de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e0:	015a      	lsls	r2, r3, #5
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	4413      	add	r3, r2
 80043e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043ea:	461a      	mov	r2, r3
 80043ec:	2301      	movs	r3, #1
 80043ee:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d132      	bne.n	800445e <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80043f8:	6879      	ldr	r1, [r7, #4]
 80043fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043fc:	4613      	mov	r3, r2
 80043fe:	00db      	lsls	r3, r3, #3
 8004400:	1a9b      	subs	r3, r3, r2
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	440b      	add	r3, r1
 8004406:	3348      	adds	r3, #72	; 0x48
 8004408:	6819      	ldr	r1, [r3, #0]
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800440e:	4613      	mov	r3, r2
 8004410:	00db      	lsls	r3, r3, #3
 8004412:	1a9b      	subs	r3, r3, r2
 8004414:	009b      	lsls	r3, r3, #2
 8004416:	4403      	add	r3, r0
 8004418:	3344      	adds	r3, #68	; 0x44
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4419      	add	r1, r3
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004422:	4613      	mov	r3, r2
 8004424:	00db      	lsls	r3, r3, #3
 8004426:	1a9b      	subs	r3, r3, r2
 8004428:	009b      	lsls	r3, r3, #2
 800442a:	4403      	add	r3, r0
 800442c:	3348      	adds	r3, #72	; 0x48
 800442e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004432:	2b00      	cmp	r3, #0
 8004434:	d113      	bne.n	800445e <HAL_PCD_IRQHandler+0x31c>
 8004436:	6879      	ldr	r1, [r7, #4]
 8004438:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800443a:	4613      	mov	r3, r2
 800443c:	00db      	lsls	r3, r3, #3
 800443e:	1a9b      	subs	r3, r3, r2
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	440b      	add	r3, r1
 8004444:	3350      	adds	r3, #80	; 0x50
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d108      	bne.n	800445e <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6818      	ldr	r0, [r3, #0]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004456:	461a      	mov	r2, r3
 8004458:	2101      	movs	r1, #1
 800445a:	f004 f8d3 	bl	8008604 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800445e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004460:	b2db      	uxtb	r3, r3
 8004462:	4619      	mov	r1, r3
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f000 fa47 	bl	80048f8 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	f003 0308 	and.w	r3, r3, #8
 8004470:	2b00      	cmp	r3, #0
 8004472:	d008      	beq.n	8004486 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004476:	015a      	lsls	r2, r3, #5
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	4413      	add	r3, r2
 800447c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004480:	461a      	mov	r2, r3
 8004482:	2308      	movs	r3, #8
 8004484:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	f003 0310 	and.w	r3, r3, #16
 800448c:	2b00      	cmp	r3, #0
 800448e:	d008      	beq.n	80044a2 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004492:	015a      	lsls	r2, r3, #5
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	4413      	add	r3, r2
 8004498:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800449c:	461a      	mov	r2, r3
 800449e:	2310      	movs	r3, #16
 80044a0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d008      	beq.n	80044be <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80044ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ae:	015a      	lsls	r2, r3, #5
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	4413      	add	r3, r2
 80044b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044b8:	461a      	mov	r2, r3
 80044ba:	2340      	movs	r3, #64	; 0x40
 80044bc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	f003 0302 	and.w	r3, r3, #2
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d008      	beq.n	80044da <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80044c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ca:	015a      	lsls	r2, r3, #5
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	4413      	add	r3, r2
 80044d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044d4:	461a      	mov	r2, r3
 80044d6:	2302      	movs	r3, #2
 80044d8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d003      	beq.n	80044ec <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80044e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f000 fa70 	bl	80049cc <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80044ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ee:	3301      	adds	r3, #1
 80044f0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80044f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044f4:	085b      	lsrs	r3, r3, #1
 80044f6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80044f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	f47f af49 	bne.w	8004392 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4618      	mov	r0, r3
 8004506:	f003 ffb8 	bl	800847a <USB_ReadInterrupts>
 800450a:	4603      	mov	r3, r0
 800450c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004510:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004514:	d122      	bne.n	800455c <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004516:	69fb      	ldr	r3, [r7, #28]
 8004518:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	69fa      	ldr	r2, [r7, #28]
 8004520:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004524:	f023 0301 	bic.w	r3, r3, #1
 8004528:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004530:	2b01      	cmp	r3, #1
 8004532:	d108      	bne.n	8004546 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2200      	movs	r2, #0
 8004538:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800453c:	2100      	movs	r1, #0
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f000 fc48 	bl	8004dd4 <HAL_PCDEx_LPM_Callback>
 8004544:	e002      	b.n	800454c <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f000 fa0a 	bl	8004960 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	695a      	ldr	r2, [r3, #20]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800455a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4618      	mov	r0, r3
 8004562:	f003 ff8a 	bl	800847a <USB_ReadInterrupts>
 8004566:	4603      	mov	r3, r0
 8004568:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800456c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004570:	d112      	bne.n	8004598 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	f003 0301 	and.w	r3, r3, #1
 800457e:	2b01      	cmp	r3, #1
 8004580:	d102      	bne.n	8004588 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 f9e2 	bl	800494c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	695a      	ldr	r2, [r3, #20]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004596:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4618      	mov	r0, r3
 800459e:	f003 ff6c 	bl	800847a <USB_ReadInterrupts>
 80045a2:	4603      	mov	r3, r0
 80045a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80045ac:	d121      	bne.n	80045f2 <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	695a      	ldr	r2, [r3, #20]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 80045bc:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d111      	bne.n	80045ec <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045d6:	089b      	lsrs	r3, r3, #2
 80045d8:	f003 020f 	and.w	r2, r3, #15
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80045e2:	2101      	movs	r1, #1
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f000 fbf5 	bl	8004dd4 <HAL_PCDEx_LPM_Callback>
 80045ea:	e002      	b.n	80045f2 <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f000 f9ad 	bl	800494c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4618      	mov	r0, r3
 80045f8:	f003 ff3f 	bl	800847a <USB_ReadInterrupts>
 80045fc:	4603      	mov	r3, r0
 80045fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004602:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004606:	f040 80b7 	bne.w	8004778 <HAL_PCD_IRQHandler+0x636>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	69fa      	ldr	r2, [r7, #28]
 8004614:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004618:	f023 0301 	bic.w	r3, r3, #1
 800461c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	2110      	movs	r1, #16
 8004624:	4618      	mov	r0, r3
 8004626:	f003 fdd3 	bl	80081d0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800462a:	2300      	movs	r3, #0
 800462c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800462e:	e046      	b.n	80046be <HAL_PCD_IRQHandler+0x57c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004632:	015a      	lsls	r2, r3, #5
 8004634:	69fb      	ldr	r3, [r7, #28]
 8004636:	4413      	add	r3, r2
 8004638:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800463c:	461a      	mov	r2, r3
 800463e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004642:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004646:	015a      	lsls	r2, r3, #5
 8004648:	69fb      	ldr	r3, [r7, #28]
 800464a:	4413      	add	r3, r2
 800464c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004654:	0151      	lsls	r1, r2, #5
 8004656:	69fa      	ldr	r2, [r7, #28]
 8004658:	440a      	add	r2, r1
 800465a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800465e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004662:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004666:	015a      	lsls	r2, r3, #5
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	4413      	add	r3, r2
 800466c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004670:	461a      	mov	r2, r3
 8004672:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004676:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800467a:	015a      	lsls	r2, r3, #5
 800467c:	69fb      	ldr	r3, [r7, #28]
 800467e:	4413      	add	r3, r2
 8004680:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004688:	0151      	lsls	r1, r2, #5
 800468a:	69fa      	ldr	r2, [r7, #28]
 800468c:	440a      	add	r2, r1
 800468e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004692:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004696:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800469a:	015a      	lsls	r2, r3, #5
 800469c:	69fb      	ldr	r3, [r7, #28]
 800469e:	4413      	add	r3, r2
 80046a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80046a8:	0151      	lsls	r1, r2, #5
 80046aa:	69fa      	ldr	r2, [r7, #28]
 80046ac:	440a      	add	r2, r1
 80046ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80046b2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80046b6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046ba:	3301      	adds	r3, #1
 80046bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d3b3      	bcc.n	8004630 <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80046c8:	69fb      	ldr	r3, [r7, #28]
 80046ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046ce:	69db      	ldr	r3, [r3, #28]
 80046d0:	69fa      	ldr	r2, [r7, #28]
 80046d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046d6:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80046da:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d016      	beq.n	8004712 <HAL_PCD_IRQHandler+0x5d0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80046e4:	69fb      	ldr	r3, [r7, #28]
 80046e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046ee:	69fa      	ldr	r2, [r7, #28]
 80046f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046f4:	f043 030b 	orr.w	r3, r3, #11
 80046f8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80046fc:	69fb      	ldr	r3, [r7, #28]
 80046fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004704:	69fa      	ldr	r2, [r7, #28]
 8004706:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800470a:	f043 030b 	orr.w	r3, r3, #11
 800470e:	6453      	str	r3, [r2, #68]	; 0x44
 8004710:	e015      	b.n	800473e <HAL_PCD_IRQHandler+0x5fc>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004712:	69fb      	ldr	r3, [r7, #28]
 8004714:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004718:	695a      	ldr	r2, [r3, #20]
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004720:	4619      	mov	r1, r3
 8004722:	f242 032b 	movw	r3, #8235	; 0x202b
 8004726:	4313      	orrs	r3, r2
 8004728:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004730:	691b      	ldr	r3, [r3, #16]
 8004732:	69fa      	ldr	r2, [r7, #28]
 8004734:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004738:	f043 030b 	orr.w	r3, r3, #11
 800473c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	69fa      	ldr	r2, [r7, #28]
 8004748:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800474c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004750:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6818      	ldr	r0, [r3, #0]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	691b      	ldr	r3, [r3, #16]
 800475a:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004762:	461a      	mov	r2, r3
 8004764:	f003 ff4e 	bl	8008604 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	695a      	ldr	r2, [r3, #20]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004776:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4618      	mov	r0, r3
 800477e:	f003 fe7c 	bl	800847a <USB_ReadInterrupts>
 8004782:	4603      	mov	r3, r0
 8004784:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004788:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800478c:	d124      	bne.n	80047d8 <HAL_PCD_IRQHandler+0x696>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4618      	mov	r0, r3
 8004794:	f003 ff12 	bl	80085bc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4618      	mov	r0, r3
 800479e:	f003 fd90 	bl	80082c2 <USB_GetDevSpeed>
 80047a2:	4603      	mov	r3, r0
 80047a4:	461a      	mov	r2, r3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681c      	ldr	r4, [r3, #0]
 80047ae:	f001 f831 	bl	8005814 <HAL_RCC_GetHCLKFreq>
 80047b2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	461a      	mov	r2, r3
 80047bc:	4620      	mov	r0, r4
 80047be:	f003 faa9 	bl	8007d14 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 f8b8 	bl	8004938 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	695a      	ldr	r2, [r3, #20]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80047d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4618      	mov	r0, r3
 80047de:	f003 fe4c 	bl	800847a <USB_ReadInterrupts>
 80047e2:	4603      	mov	r3, r0
 80047e4:	f003 0308 	and.w	r3, r3, #8
 80047e8:	2b08      	cmp	r3, #8
 80047ea:	d10a      	bne.n	8004802 <HAL_PCD_IRQHandler+0x6c0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80047ec:	6878      	ldr	r0, [r7, #4]
 80047ee:	f000 f899 	bl	8004924 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	695a      	ldr	r2, [r3, #20]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f002 0208 	and.w	r2, r2, #8
 8004800:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4618      	mov	r0, r3
 8004808:	f003 fe37 	bl	800847a <USB_ReadInterrupts>
 800480c:	4603      	mov	r3, r0
 800480e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004812:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004816:	d10f      	bne.n	8004838 <HAL_PCD_IRQHandler+0x6f6>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004818:	2300      	movs	r3, #0
 800481a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800481c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800481e:	b2db      	uxtb	r3, r3
 8004820:	4619      	mov	r1, r3
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f000 f8b2 	bl	800498c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	695a      	ldr	r2, [r3, #20]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004836:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4618      	mov	r0, r3
 800483e:	f003 fe1c 	bl	800847a <USB_ReadInterrupts>
 8004842:	4603      	mov	r3, r0
 8004844:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004848:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800484c:	d10f      	bne.n	800486e <HAL_PCD_IRQHandler+0x72c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800484e:	2300      	movs	r3, #0
 8004850:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004854:	b2db      	uxtb	r3, r3
 8004856:	4619      	mov	r1, r3
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f000 f88b 	bl	8004974 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	695a      	ldr	r2, [r3, #20]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800486c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4618      	mov	r0, r3
 8004874:	f003 fe01 	bl	800847a <USB_ReadInterrupts>
 8004878:	4603      	mov	r3, r0
 800487a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800487e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004882:	d10a      	bne.n	800489a <HAL_PCD_IRQHandler+0x758>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f000 f88d 	bl	80049a4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	695a      	ldr	r2, [r3, #20]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004898:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4618      	mov	r0, r3
 80048a0:	f003 fdeb 	bl	800847a <USB_ReadInterrupts>
 80048a4:	4603      	mov	r3, r0
 80048a6:	f003 0304 	and.w	r3, r3, #4
 80048aa:	2b04      	cmp	r3, #4
 80048ac:	d115      	bne.n	80048da <HAL_PCD_IRQHandler+0x798>
    {
      temp = hpcd->Instance->GOTGINT;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80048b6:	69bb      	ldr	r3, [r7, #24]
 80048b8:	f003 0304 	and.w	r3, r3, #4
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d002      	beq.n	80048c6 <HAL_PCD_IRQHandler+0x784>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80048c0:	6878      	ldr	r0, [r7, #4]
 80048c2:	f000 f879 	bl	80049b8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	6859      	ldr	r1, [r3, #4]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	69ba      	ldr	r2, [r7, #24]
 80048d2:	430a      	orrs	r2, r1
 80048d4:	605a      	str	r2, [r3, #4]
 80048d6:	e000      	b.n	80048da <HAL_PCD_IRQHandler+0x798>
      return;
 80048d8:	bf00      	nop
    }
  }
}
 80048da:	3734      	adds	r7, #52	; 0x34
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd90      	pop	{r4, r7, pc}

080048e0 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b083      	sub	sp, #12
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	460b      	mov	r3, r1
 80048ea:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 80048ec:	bf00      	nop
 80048ee:	370c      	adds	r7, #12
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr

080048f8 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b083      	sub	sp, #12
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	460b      	mov	r3, r1
 8004902:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8004904:	bf00      	nop
 8004906:	370c      	adds	r7, #12
 8004908:	46bd      	mov	sp, r7
 800490a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490e:	4770      	bx	lr

08004910 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8004910:	b480      	push	{r7}
 8004912:	b083      	sub	sp, #12
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8004918:	bf00      	nop
 800491a:	370c      	adds	r7, #12
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr

08004924 <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8004924:	b480      	push	{r7}
 8004926:	b083      	sub	sp, #12
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 800492c:	bf00      	nop
 800492e:	370c      	adds	r7, #12
 8004930:	46bd      	mov	sp, r7
 8004932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004936:	4770      	bx	lr

08004938 <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8004938:	b480      	push	{r7}
 800493a:	b083      	sub	sp, #12
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8004940:	bf00      	nop
 8004942:	370c      	adds	r7, #12
 8004944:	46bd      	mov	sp, r7
 8004946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494a:	4770      	bx	lr

0800494c <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 800494c:	b480      	push	{r7}
 800494e:	b083      	sub	sp, #12
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8004954:	bf00      	nop
 8004956:	370c      	adds	r7, #12
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr

08004960 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8004968:	bf00      	nop
 800496a:	370c      	adds	r7, #12
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr

08004974 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8004974:	b480      	push	{r7}
 8004976:	b083      	sub	sp, #12
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	460b      	mov	r3, r1
 800497e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOOUTIncompleteCallback could be implemented in the user file
   */
}
 8004980:	bf00      	nop
 8004982:	370c      	adds	r7, #12
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr

0800498c <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	460b      	mov	r3, r1
 8004996:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOINIncompleteCallback could be implemented in the user file
   */
}
 8004998:	bf00      	nop
 800499a:	370c      	adds	r7, #12
 800499c:	46bd      	mov	sp, r7
 800499e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a2:	4770      	bx	lr

080049a4 <HAL_PCD_ConnectCallback>:
  * @brief  Connection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ConnectCallback could be implemented in the user file
   */
}
 80049ac:	bf00      	nop
 80049ae:	370c      	adds	r7, #12
 80049b0:	46bd      	mov	sp, r7
 80049b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b6:	4770      	bx	lr

080049b8 <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DisconnectCallback could be implemented in the user file
   */
}
 80049c0:	bf00      	nop
 80049c2:	370c      	adds	r7, #12
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b08a      	sub	sp, #40	; 0x28
 80049d0:	af02      	add	r7, sp, #8
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80049e0:	683a      	ldr	r2, [r7, #0]
 80049e2:	4613      	mov	r3, r2
 80049e4:	00db      	lsls	r3, r3, #3
 80049e6:	1a9b      	subs	r3, r3, r2
 80049e8:	009b      	lsls	r3, r3, #2
 80049ea:	3338      	adds	r3, #56	; 0x38
 80049ec:	687a      	ldr	r2, [r7, #4]
 80049ee:	4413      	add	r3, r2
 80049f0:	3304      	adds	r3, #4
 80049f2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	699a      	ldr	r2, [r3, #24]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	695b      	ldr	r3, [r3, #20]
 80049fc:	429a      	cmp	r2, r3
 80049fe:	d901      	bls.n	8004a04 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e06c      	b.n	8004ade <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	695a      	ldr	r2, [r3, #20]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	699b      	ldr	r3, [r3, #24]
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	69fa      	ldr	r2, [r7, #28]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d902      	bls.n	8004a20 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	3303      	adds	r3, #3
 8004a24:	089b      	lsrs	r3, r3, #2
 8004a26:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004a28:	e02b      	b.n	8004a82 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	695a      	ldr	r2, [r3, #20]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	699b      	ldr	r3, [r3, #24]
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	69fa      	ldr	r2, [r7, #28]
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	d902      	bls.n	8004a46 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	3303      	adds	r3, #3
 8004a4a:	089b      	lsrs	r3, r3, #2
 8004a4c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	68d9      	ldr	r1, [r3, #12]
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	b2da      	uxtb	r2, r3
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	9300      	str	r3, [sp, #0]
 8004a62:	4603      	mov	r3, r0
 8004a64:	6978      	ldr	r0, [r7, #20]
 8004a66:	f003 fc51 	bl	800830c <USB_WritePacket>

    ep->xfer_buff  += len;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	68da      	ldr	r2, [r3, #12]
 8004a6e:	69fb      	ldr	r3, [r7, #28]
 8004a70:	441a      	add	r2, r3
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	699a      	ldr	r2, [r3, #24]
 8004a7a:	69fb      	ldr	r3, [r7, #28]
 8004a7c:	441a      	add	r2, r3
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	015a      	lsls	r2, r3, #5
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	4413      	add	r3, r2
 8004a8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a8e:	699b      	ldr	r3, [r3, #24]
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	69ba      	ldr	r2, [r7, #24]
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d809      	bhi.n	8004aac <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	699a      	ldr	r2, [r3, #24]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d203      	bcs.n	8004aac <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	695b      	ldr	r3, [r3, #20]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d1be      	bne.n	8004a2a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	695a      	ldr	r2, [r3, #20]
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	699b      	ldr	r3, [r3, #24]
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d811      	bhi.n	8004adc <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	f003 030f 	and.w	r3, r3, #15
 8004abe:	2201      	movs	r2, #1
 8004ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004acc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	43db      	mvns	r3, r3
 8004ad2:	6939      	ldr	r1, [r7, #16]
 8004ad4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004ad8:	4013      	ands	r3, r2
 8004ada:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004adc:	2300      	movs	r3, #0
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	3720      	adds	r7, #32
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}
	...

08004ae8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b086      	sub	sp, #24
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
 8004af0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	333c      	adds	r3, #60	; 0x3c
 8004b00:	3304      	adds	r3, #4
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	015a      	lsls	r2, r3, #5
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	4413      	add	r3, r2
 8004b0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	691b      	ldr	r3, [r3, #16]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	f040 80a0 	bne.w	8004c60 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	f003 0308 	and.w	r3, r3, #8
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d015      	beq.n	8004b56 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	4a72      	ldr	r2, [pc, #456]	; (8004cf8 <PCD_EP_OutXfrComplete_int+0x210>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	f240 80dd 	bls.w	8004cee <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	f000 80d7 	beq.w	8004cee <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	015a      	lsls	r2, r3, #5
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	4413      	add	r3, r2
 8004b48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b52:	6093      	str	r3, [r2, #8]
 8004b54:	e0cb      	b.n	8004cee <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	f003 0320 	and.w	r3, r3, #32
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d009      	beq.n	8004b74 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	015a      	lsls	r2, r3, #5
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	4413      	add	r3, r2
 8004b68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	2320      	movs	r3, #32
 8004b70:	6093      	str	r3, [r2, #8]
 8004b72:	e0bc      	b.n	8004cee <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	f040 80b7 	bne.w	8004cee <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	4a5d      	ldr	r2, [pc, #372]	; (8004cf8 <PCD_EP_OutXfrComplete_int+0x210>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d90f      	bls.n	8004ba8 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d00a      	beq.n	8004ba8 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	015a      	lsls	r2, r3, #5
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	4413      	add	r3, r2
 8004b9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b9e:	461a      	mov	r2, r3
 8004ba0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ba4:	6093      	str	r3, [r2, #8]
 8004ba6:	e0a2      	b.n	8004cee <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8004ba8:	6879      	ldr	r1, [r7, #4]
 8004baa:	683a      	ldr	r2, [r7, #0]
 8004bac:	4613      	mov	r3, r2
 8004bae:	00db      	lsls	r3, r3, #3
 8004bb0:	1a9b      	subs	r3, r3, r2
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	440b      	add	r3, r1
 8004bb6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004bba:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	0159      	lsls	r1, r3, #5
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	440b      	add	r3, r1
 8004bc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8004bce:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	683a      	ldr	r2, [r7, #0]
 8004bd4:	4613      	mov	r3, r2
 8004bd6:	00db      	lsls	r3, r3, #3
 8004bd8:	1a9b      	subs	r3, r3, r2
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	4403      	add	r3, r0
 8004bde:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004be2:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8004be4:	6879      	ldr	r1, [r7, #4]
 8004be6:	683a      	ldr	r2, [r7, #0]
 8004be8:	4613      	mov	r3, r2
 8004bea:	00db      	lsls	r3, r3, #3
 8004bec:	1a9b      	subs	r3, r3, r2
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	440b      	add	r3, r1
 8004bf2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004bf6:	6819      	ldr	r1, [r3, #0]
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	683a      	ldr	r2, [r7, #0]
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	00db      	lsls	r3, r3, #3
 8004c00:	1a9b      	subs	r3, r3, r2
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	4403      	add	r3, r0
 8004c06:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4419      	add	r1, r3
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	683a      	ldr	r2, [r7, #0]
 8004c12:	4613      	mov	r3, r2
 8004c14:	00db      	lsls	r3, r3, #3
 8004c16:	1a9b      	subs	r3, r3, r2
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	4403      	add	r3, r0
 8004c1c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004c20:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d114      	bne.n	8004c52 <PCD_EP_OutXfrComplete_int+0x16a>
 8004c28:	6879      	ldr	r1, [r7, #4]
 8004c2a:	683a      	ldr	r2, [r7, #0]
 8004c2c:	4613      	mov	r3, r2
 8004c2e:	00db      	lsls	r3, r3, #3
 8004c30:	1a9b      	subs	r3, r3, r2
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	440b      	add	r3, r1
 8004c36:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d108      	bne.n	8004c52 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6818      	ldr	r0, [r3, #0]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004c4a:	461a      	mov	r2, r3
 8004c4c:	2101      	movs	r1, #1
 8004c4e:	f003 fcd9 	bl	8008604 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	4619      	mov	r1, r3
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f7ff fe41 	bl	80048e0 <HAL_PCD_DataOutStageCallback>
 8004c5e:	e046      	b.n	8004cee <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	4a26      	ldr	r2, [pc, #152]	; (8004cfc <PCD_EP_OutXfrComplete_int+0x214>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d124      	bne.n	8004cb2 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d00a      	beq.n	8004c88 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	015a      	lsls	r2, r3, #5
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	4413      	add	r3, r2
 8004c7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c7e:	461a      	mov	r2, r3
 8004c80:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c84:	6093      	str	r3, [r2, #8]
 8004c86:	e032      	b.n	8004cee <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	f003 0320 	and.w	r3, r3, #32
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d008      	beq.n	8004ca4 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	015a      	lsls	r2, r3, #5
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	4413      	add	r3, r2
 8004c9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c9e:	461a      	mov	r2, r3
 8004ca0:	2320      	movs	r3, #32
 8004ca2:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	4619      	mov	r1, r3
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f7ff fe18 	bl	80048e0 <HAL_PCD_DataOutStageCallback>
 8004cb0:	e01d      	b.n	8004cee <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d114      	bne.n	8004ce2 <PCD_EP_OutXfrComplete_int+0x1fa>
 8004cb8:	6879      	ldr	r1, [r7, #4]
 8004cba:	683a      	ldr	r2, [r7, #0]
 8004cbc:	4613      	mov	r3, r2
 8004cbe:	00db      	lsls	r3, r3, #3
 8004cc0:	1a9b      	subs	r3, r3, r2
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	440b      	add	r3, r1
 8004cc6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d108      	bne.n	8004ce2 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6818      	ldr	r0, [r3, #0]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004cda:	461a      	mov	r2, r3
 8004cdc:	2100      	movs	r1, #0
 8004cde:	f003 fc91 	bl	8008604 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f7ff fdf9 	bl	80048e0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3718      	adds	r7, #24
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	4f54300a 	.word	0x4f54300a
 8004cfc:	4f54310a 	.word	0x4f54310a

08004d00 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b086      	sub	sp, #24
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	333c      	adds	r3, #60	; 0x3c
 8004d18:	3304      	adds	r3, #4
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	015a      	lsls	r2, r3, #5
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	4413      	add	r3, r2
 8004d26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	4a15      	ldr	r2, [pc, #84]	; (8004d88 <PCD_EP_OutSetupPacket_int+0x88>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d90e      	bls.n	8004d54 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d009      	beq.n	8004d54 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	015a      	lsls	r2, r3, #5
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	4413      	add	r3, r2
 8004d48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d52:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f7ff fddb 	bl	8004910 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	4a0a      	ldr	r2, [pc, #40]	; (8004d88 <PCD_EP_OutSetupPacket_int+0x88>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d90c      	bls.n	8004d7c <PCD_EP_OutSetupPacket_int+0x7c>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	691b      	ldr	r3, [r3, #16]
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d108      	bne.n	8004d7c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6818      	ldr	r0, [r3, #0]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004d74:	461a      	mov	r2, r3
 8004d76:	2101      	movs	r1, #1
 8004d78:	f003 fc44 	bl	8008604 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004d7c:	2300      	movs	r3, #0
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3718      	adds	r7, #24
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}
 8004d86:	bf00      	nop
 8004d88:	4f54300a 	.word	0x4f54300a

08004d8c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b085      	sub	sp, #20
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	699b      	ldr	r3, [r3, #24]
 8004dae:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004dba:	4b05      	ldr	r3, [pc, #20]	; (8004dd0 <HAL_PCDEx_ActivateLPM+0x44>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8004dc2:	2300      	movs	r3, #0
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3714      	adds	r7, #20
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr
 8004dd0:	10000003 	.word	0x10000003

08004dd4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
 8004ddc:	460b      	mov	r3, r1
 8004dde:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004de0:	bf00      	nop
 8004de2:	370c      	adds	r7, #12
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr

08004dec <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004dec:	b480      	push	{r7}
 8004dee:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004df0:	4b05      	ldr	r3, [pc, #20]	; (8004e08 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a04      	ldr	r2, [pc, #16]	; (8004e08 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004df6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004dfa:	6013      	str	r3, [r2, #0]
}
 8004dfc:	bf00      	nop
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	40007000 	.word	0x40007000

08004e0c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b082      	sub	sp, #8
 8004e10:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004e12:	2300      	movs	r3, #0
 8004e14:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004e16:	4b23      	ldr	r3, [pc, #140]	; (8004ea4 <HAL_PWREx_EnableOverDrive+0x98>)
 8004e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1a:	4a22      	ldr	r2, [pc, #136]	; (8004ea4 <HAL_PWREx_EnableOverDrive+0x98>)
 8004e1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e20:	6413      	str	r3, [r2, #64]	; 0x40
 8004e22:	4b20      	ldr	r3, [pc, #128]	; (8004ea4 <HAL_PWREx_EnableOverDrive+0x98>)
 8004e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e2a:	603b      	str	r3, [r7, #0]
 8004e2c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004e2e:	4b1e      	ldr	r3, [pc, #120]	; (8004ea8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a1d      	ldr	r2, [pc, #116]	; (8004ea8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004e34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e38:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004e3a:	f7fd f89d 	bl	8001f78 <HAL_GetTick>
 8004e3e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004e40:	e009      	b.n	8004e56 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004e42:	f7fd f899 	bl	8001f78 <HAL_GetTick>
 8004e46:	4602      	mov	r2, r0
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	1ad3      	subs	r3, r2, r3
 8004e4c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004e50:	d901      	bls.n	8004e56 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	e022      	b.n	8004e9c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004e56:	4b14      	ldr	r3, [pc, #80]	; (8004ea8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e62:	d1ee      	bne.n	8004e42 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004e64:	4b10      	ldr	r3, [pc, #64]	; (8004ea8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a0f      	ldr	r2, [pc, #60]	; (8004ea8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004e6a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e6e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004e70:	f7fd f882 	bl	8001f78 <HAL_GetTick>
 8004e74:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004e76:	e009      	b.n	8004e8c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004e78:	f7fd f87e 	bl	8001f78 <HAL_GetTick>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	1ad3      	subs	r3, r2, r3
 8004e82:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004e86:	d901      	bls.n	8004e8c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004e88:	2303      	movs	r3, #3
 8004e8a:	e007      	b.n	8004e9c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004e8c:	4b06      	ldr	r3, [pc, #24]	; (8004ea8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e94:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004e98:	d1ee      	bne.n	8004e78 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004e9a:	2300      	movs	r3, #0
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	3708      	adds	r7, #8
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	40023800 	.word	0x40023800
 8004ea8:	40007000 	.word	0x40007000

08004eac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b086      	sub	sp, #24
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d101      	bne.n	8004ec2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e29b      	b.n	80053fa <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0301 	and.w	r3, r3, #1
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	f000 8087 	beq.w	8004fde <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ed0:	4b96      	ldr	r3, [pc, #600]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	f003 030c 	and.w	r3, r3, #12
 8004ed8:	2b04      	cmp	r3, #4
 8004eda:	d00c      	beq.n	8004ef6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004edc:	4b93      	ldr	r3, [pc, #588]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	f003 030c 	and.w	r3, r3, #12
 8004ee4:	2b08      	cmp	r3, #8
 8004ee6:	d112      	bne.n	8004f0e <HAL_RCC_OscConfig+0x62>
 8004ee8:	4b90      	ldr	r3, [pc, #576]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ef0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ef4:	d10b      	bne.n	8004f0e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ef6:	4b8d      	ldr	r3, [pc, #564]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d06c      	beq.n	8004fdc <HAL_RCC_OscConfig+0x130>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d168      	bne.n	8004fdc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e275      	b.n	80053fa <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f16:	d106      	bne.n	8004f26 <HAL_RCC_OscConfig+0x7a>
 8004f18:	4b84      	ldr	r3, [pc, #528]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a83      	ldr	r2, [pc, #524]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004f1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f22:	6013      	str	r3, [r2, #0]
 8004f24:	e02e      	b.n	8004f84 <HAL_RCC_OscConfig+0xd8>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d10c      	bne.n	8004f48 <HAL_RCC_OscConfig+0x9c>
 8004f2e:	4b7f      	ldr	r3, [pc, #508]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a7e      	ldr	r2, [pc, #504]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004f34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f38:	6013      	str	r3, [r2, #0]
 8004f3a:	4b7c      	ldr	r3, [pc, #496]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a7b      	ldr	r2, [pc, #492]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004f40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f44:	6013      	str	r3, [r2, #0]
 8004f46:	e01d      	b.n	8004f84 <HAL_RCC_OscConfig+0xd8>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004f50:	d10c      	bne.n	8004f6c <HAL_RCC_OscConfig+0xc0>
 8004f52:	4b76      	ldr	r3, [pc, #472]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a75      	ldr	r2, [pc, #468]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004f58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004f5c:	6013      	str	r3, [r2, #0]
 8004f5e:	4b73      	ldr	r3, [pc, #460]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a72      	ldr	r2, [pc, #456]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004f64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f68:	6013      	str	r3, [r2, #0]
 8004f6a:	e00b      	b.n	8004f84 <HAL_RCC_OscConfig+0xd8>
 8004f6c:	4b6f      	ldr	r3, [pc, #444]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a6e      	ldr	r2, [pc, #440]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004f72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f76:	6013      	str	r3, [r2, #0]
 8004f78:	4b6c      	ldr	r3, [pc, #432]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a6b      	ldr	r2, [pc, #428]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004f7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d013      	beq.n	8004fb4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f8c:	f7fc fff4 	bl	8001f78 <HAL_GetTick>
 8004f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f92:	e008      	b.n	8004fa6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f94:	f7fc fff0 	bl	8001f78 <HAL_GetTick>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	2b64      	cmp	r3, #100	; 0x64
 8004fa0:	d901      	bls.n	8004fa6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e229      	b.n	80053fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fa6:	4b61      	ldr	r3, [pc, #388]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d0f0      	beq.n	8004f94 <HAL_RCC_OscConfig+0xe8>
 8004fb2:	e014      	b.n	8004fde <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fb4:	f7fc ffe0 	bl	8001f78 <HAL_GetTick>
 8004fb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fba:	e008      	b.n	8004fce <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fbc:	f7fc ffdc 	bl	8001f78 <HAL_GetTick>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	2b64      	cmp	r3, #100	; 0x64
 8004fc8:	d901      	bls.n	8004fce <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004fca:	2303      	movs	r3, #3
 8004fcc:	e215      	b.n	80053fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fce:	4b57      	ldr	r3, [pc, #348]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d1f0      	bne.n	8004fbc <HAL_RCC_OscConfig+0x110>
 8004fda:	e000      	b.n	8004fde <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0302 	and.w	r3, r3, #2
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d069      	beq.n	80050be <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004fea:	4b50      	ldr	r3, [pc, #320]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f003 030c 	and.w	r3, r3, #12
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d00b      	beq.n	800500e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ff6:	4b4d      	ldr	r3, [pc, #308]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	f003 030c 	and.w	r3, r3, #12
 8004ffe:	2b08      	cmp	r3, #8
 8005000:	d11c      	bne.n	800503c <HAL_RCC_OscConfig+0x190>
 8005002:	4b4a      	ldr	r3, [pc, #296]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800500a:	2b00      	cmp	r3, #0
 800500c:	d116      	bne.n	800503c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800500e:	4b47      	ldr	r3, [pc, #284]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f003 0302 	and.w	r3, r3, #2
 8005016:	2b00      	cmp	r3, #0
 8005018:	d005      	beq.n	8005026 <HAL_RCC_OscConfig+0x17a>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	2b01      	cmp	r3, #1
 8005020:	d001      	beq.n	8005026 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e1e9      	b.n	80053fa <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005026:	4b41      	ldr	r3, [pc, #260]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	691b      	ldr	r3, [r3, #16]
 8005032:	00db      	lsls	r3, r3, #3
 8005034:	493d      	ldr	r1, [pc, #244]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8005036:	4313      	orrs	r3, r2
 8005038:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800503a:	e040      	b.n	80050be <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	68db      	ldr	r3, [r3, #12]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d023      	beq.n	800508c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005044:	4b39      	ldr	r3, [pc, #228]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a38      	ldr	r2, [pc, #224]	; (800512c <HAL_RCC_OscConfig+0x280>)
 800504a:	f043 0301 	orr.w	r3, r3, #1
 800504e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005050:	f7fc ff92 	bl	8001f78 <HAL_GetTick>
 8005054:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005056:	e008      	b.n	800506a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005058:	f7fc ff8e 	bl	8001f78 <HAL_GetTick>
 800505c:	4602      	mov	r2, r0
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	2b02      	cmp	r3, #2
 8005064:	d901      	bls.n	800506a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e1c7      	b.n	80053fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800506a:	4b30      	ldr	r3, [pc, #192]	; (800512c <HAL_RCC_OscConfig+0x280>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f003 0302 	and.w	r3, r3, #2
 8005072:	2b00      	cmp	r3, #0
 8005074:	d0f0      	beq.n	8005058 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005076:	4b2d      	ldr	r3, [pc, #180]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	00db      	lsls	r3, r3, #3
 8005084:	4929      	ldr	r1, [pc, #164]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8005086:	4313      	orrs	r3, r2
 8005088:	600b      	str	r3, [r1, #0]
 800508a:	e018      	b.n	80050be <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800508c:	4b27      	ldr	r3, [pc, #156]	; (800512c <HAL_RCC_OscConfig+0x280>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a26      	ldr	r2, [pc, #152]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8005092:	f023 0301 	bic.w	r3, r3, #1
 8005096:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005098:	f7fc ff6e 	bl	8001f78 <HAL_GetTick>
 800509c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800509e:	e008      	b.n	80050b2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050a0:	f7fc ff6a 	bl	8001f78 <HAL_GetTick>
 80050a4:	4602      	mov	r2, r0
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	1ad3      	subs	r3, r2, r3
 80050aa:	2b02      	cmp	r3, #2
 80050ac:	d901      	bls.n	80050b2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80050ae:	2303      	movs	r3, #3
 80050b0:	e1a3      	b.n	80053fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050b2:	4b1e      	ldr	r3, [pc, #120]	; (800512c <HAL_RCC_OscConfig+0x280>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 0302 	and.w	r3, r3, #2
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d1f0      	bne.n	80050a0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 0308 	and.w	r3, r3, #8
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d038      	beq.n	800513c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d019      	beq.n	8005106 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050d2:	4b16      	ldr	r3, [pc, #88]	; (800512c <HAL_RCC_OscConfig+0x280>)
 80050d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050d6:	4a15      	ldr	r2, [pc, #84]	; (800512c <HAL_RCC_OscConfig+0x280>)
 80050d8:	f043 0301 	orr.w	r3, r3, #1
 80050dc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050de:	f7fc ff4b 	bl	8001f78 <HAL_GetTick>
 80050e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050e4:	e008      	b.n	80050f8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050e6:	f7fc ff47 	bl	8001f78 <HAL_GetTick>
 80050ea:	4602      	mov	r2, r0
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	1ad3      	subs	r3, r2, r3
 80050f0:	2b02      	cmp	r3, #2
 80050f2:	d901      	bls.n	80050f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80050f4:	2303      	movs	r3, #3
 80050f6:	e180      	b.n	80053fa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050f8:	4b0c      	ldr	r3, [pc, #48]	; (800512c <HAL_RCC_OscConfig+0x280>)
 80050fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050fc:	f003 0302 	and.w	r3, r3, #2
 8005100:	2b00      	cmp	r3, #0
 8005102:	d0f0      	beq.n	80050e6 <HAL_RCC_OscConfig+0x23a>
 8005104:	e01a      	b.n	800513c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005106:	4b09      	ldr	r3, [pc, #36]	; (800512c <HAL_RCC_OscConfig+0x280>)
 8005108:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800510a:	4a08      	ldr	r2, [pc, #32]	; (800512c <HAL_RCC_OscConfig+0x280>)
 800510c:	f023 0301 	bic.w	r3, r3, #1
 8005110:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005112:	f7fc ff31 	bl	8001f78 <HAL_GetTick>
 8005116:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005118:	e00a      	b.n	8005130 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800511a:	f7fc ff2d 	bl	8001f78 <HAL_GetTick>
 800511e:	4602      	mov	r2, r0
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	2b02      	cmp	r3, #2
 8005126:	d903      	bls.n	8005130 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e166      	b.n	80053fa <HAL_RCC_OscConfig+0x54e>
 800512c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005130:	4b92      	ldr	r3, [pc, #584]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 8005132:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005134:	f003 0302 	and.w	r3, r3, #2
 8005138:	2b00      	cmp	r3, #0
 800513a:	d1ee      	bne.n	800511a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f003 0304 	and.w	r3, r3, #4
 8005144:	2b00      	cmp	r3, #0
 8005146:	f000 80a4 	beq.w	8005292 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800514a:	4b8c      	ldr	r3, [pc, #560]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 800514c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800514e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005152:	2b00      	cmp	r3, #0
 8005154:	d10d      	bne.n	8005172 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005156:	4b89      	ldr	r3, [pc, #548]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 8005158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800515a:	4a88      	ldr	r2, [pc, #544]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 800515c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005160:	6413      	str	r3, [r2, #64]	; 0x40
 8005162:	4b86      	ldr	r3, [pc, #536]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 8005164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005166:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800516a:	60bb      	str	r3, [r7, #8]
 800516c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800516e:	2301      	movs	r3, #1
 8005170:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005172:	4b83      	ldr	r3, [pc, #524]	; (8005380 <HAL_RCC_OscConfig+0x4d4>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800517a:	2b00      	cmp	r3, #0
 800517c:	d118      	bne.n	80051b0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800517e:	4b80      	ldr	r3, [pc, #512]	; (8005380 <HAL_RCC_OscConfig+0x4d4>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a7f      	ldr	r2, [pc, #508]	; (8005380 <HAL_RCC_OscConfig+0x4d4>)
 8005184:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005188:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800518a:	f7fc fef5 	bl	8001f78 <HAL_GetTick>
 800518e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005190:	e008      	b.n	80051a4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005192:	f7fc fef1 	bl	8001f78 <HAL_GetTick>
 8005196:	4602      	mov	r2, r0
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	1ad3      	subs	r3, r2, r3
 800519c:	2b64      	cmp	r3, #100	; 0x64
 800519e:	d901      	bls.n	80051a4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80051a0:	2303      	movs	r3, #3
 80051a2:	e12a      	b.n	80053fa <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80051a4:	4b76      	ldr	r3, [pc, #472]	; (8005380 <HAL_RCC_OscConfig+0x4d4>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d0f0      	beq.n	8005192 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d106      	bne.n	80051c6 <HAL_RCC_OscConfig+0x31a>
 80051b8:	4b70      	ldr	r3, [pc, #448]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 80051ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051bc:	4a6f      	ldr	r2, [pc, #444]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 80051be:	f043 0301 	orr.w	r3, r3, #1
 80051c2:	6713      	str	r3, [r2, #112]	; 0x70
 80051c4:	e02d      	b.n	8005222 <HAL_RCC_OscConfig+0x376>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d10c      	bne.n	80051e8 <HAL_RCC_OscConfig+0x33c>
 80051ce:	4b6b      	ldr	r3, [pc, #428]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 80051d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051d2:	4a6a      	ldr	r2, [pc, #424]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 80051d4:	f023 0301 	bic.w	r3, r3, #1
 80051d8:	6713      	str	r3, [r2, #112]	; 0x70
 80051da:	4b68      	ldr	r3, [pc, #416]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 80051dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051de:	4a67      	ldr	r2, [pc, #412]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 80051e0:	f023 0304 	bic.w	r3, r3, #4
 80051e4:	6713      	str	r3, [r2, #112]	; 0x70
 80051e6:	e01c      	b.n	8005222 <HAL_RCC_OscConfig+0x376>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	2b05      	cmp	r3, #5
 80051ee:	d10c      	bne.n	800520a <HAL_RCC_OscConfig+0x35e>
 80051f0:	4b62      	ldr	r3, [pc, #392]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 80051f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051f4:	4a61      	ldr	r2, [pc, #388]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 80051f6:	f043 0304 	orr.w	r3, r3, #4
 80051fa:	6713      	str	r3, [r2, #112]	; 0x70
 80051fc:	4b5f      	ldr	r3, [pc, #380]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 80051fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005200:	4a5e      	ldr	r2, [pc, #376]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 8005202:	f043 0301 	orr.w	r3, r3, #1
 8005206:	6713      	str	r3, [r2, #112]	; 0x70
 8005208:	e00b      	b.n	8005222 <HAL_RCC_OscConfig+0x376>
 800520a:	4b5c      	ldr	r3, [pc, #368]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 800520c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800520e:	4a5b      	ldr	r2, [pc, #364]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 8005210:	f023 0301 	bic.w	r3, r3, #1
 8005214:	6713      	str	r3, [r2, #112]	; 0x70
 8005216:	4b59      	ldr	r3, [pc, #356]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 8005218:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800521a:	4a58      	ldr	r2, [pc, #352]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 800521c:	f023 0304 	bic.w	r3, r3, #4
 8005220:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d015      	beq.n	8005256 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800522a:	f7fc fea5 	bl	8001f78 <HAL_GetTick>
 800522e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005230:	e00a      	b.n	8005248 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005232:	f7fc fea1 	bl	8001f78 <HAL_GetTick>
 8005236:	4602      	mov	r2, r0
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	1ad3      	subs	r3, r2, r3
 800523c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005240:	4293      	cmp	r3, r2
 8005242:	d901      	bls.n	8005248 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005244:	2303      	movs	r3, #3
 8005246:	e0d8      	b.n	80053fa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005248:	4b4c      	ldr	r3, [pc, #304]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 800524a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800524c:	f003 0302 	and.w	r3, r3, #2
 8005250:	2b00      	cmp	r3, #0
 8005252:	d0ee      	beq.n	8005232 <HAL_RCC_OscConfig+0x386>
 8005254:	e014      	b.n	8005280 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005256:	f7fc fe8f 	bl	8001f78 <HAL_GetTick>
 800525a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800525c:	e00a      	b.n	8005274 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800525e:	f7fc fe8b 	bl	8001f78 <HAL_GetTick>
 8005262:	4602      	mov	r2, r0
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	f241 3288 	movw	r2, #5000	; 0x1388
 800526c:	4293      	cmp	r3, r2
 800526e:	d901      	bls.n	8005274 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005270:	2303      	movs	r3, #3
 8005272:	e0c2      	b.n	80053fa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005274:	4b41      	ldr	r3, [pc, #260]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 8005276:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005278:	f003 0302 	and.w	r3, r3, #2
 800527c:	2b00      	cmp	r3, #0
 800527e:	d1ee      	bne.n	800525e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005280:	7dfb      	ldrb	r3, [r7, #23]
 8005282:	2b01      	cmp	r3, #1
 8005284:	d105      	bne.n	8005292 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005286:	4b3d      	ldr	r3, [pc, #244]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 8005288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528a:	4a3c      	ldr	r2, [pc, #240]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 800528c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005290:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	699b      	ldr	r3, [r3, #24]
 8005296:	2b00      	cmp	r3, #0
 8005298:	f000 80ae 	beq.w	80053f8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800529c:	4b37      	ldr	r3, [pc, #220]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	f003 030c 	and.w	r3, r3, #12
 80052a4:	2b08      	cmp	r3, #8
 80052a6:	d06d      	beq.n	8005384 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	699b      	ldr	r3, [r3, #24]
 80052ac:	2b02      	cmp	r3, #2
 80052ae:	d14b      	bne.n	8005348 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052b0:	4b32      	ldr	r3, [pc, #200]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a31      	ldr	r2, [pc, #196]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 80052b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80052ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052bc:	f7fc fe5c 	bl	8001f78 <HAL_GetTick>
 80052c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052c2:	e008      	b.n	80052d6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052c4:	f7fc fe58 	bl	8001f78 <HAL_GetTick>
 80052c8:	4602      	mov	r2, r0
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	1ad3      	subs	r3, r2, r3
 80052ce:	2b02      	cmp	r3, #2
 80052d0:	d901      	bls.n	80052d6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80052d2:	2303      	movs	r3, #3
 80052d4:	e091      	b.n	80053fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052d6:	4b29      	ldr	r3, [pc, #164]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d1f0      	bne.n	80052c4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	69da      	ldr	r2, [r3, #28]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a1b      	ldr	r3, [r3, #32]
 80052ea:	431a      	orrs	r2, r3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f0:	019b      	lsls	r3, r3, #6
 80052f2:	431a      	orrs	r2, r3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f8:	085b      	lsrs	r3, r3, #1
 80052fa:	3b01      	subs	r3, #1
 80052fc:	041b      	lsls	r3, r3, #16
 80052fe:	431a      	orrs	r2, r3
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005304:	061b      	lsls	r3, r3, #24
 8005306:	431a      	orrs	r2, r3
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800530c:	071b      	lsls	r3, r3, #28
 800530e:	491b      	ldr	r1, [pc, #108]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 8005310:	4313      	orrs	r3, r2
 8005312:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005314:	4b19      	ldr	r3, [pc, #100]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a18      	ldr	r2, [pc, #96]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 800531a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800531e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005320:	f7fc fe2a 	bl	8001f78 <HAL_GetTick>
 8005324:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005326:	e008      	b.n	800533a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005328:	f7fc fe26 	bl	8001f78 <HAL_GetTick>
 800532c:	4602      	mov	r2, r0
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	1ad3      	subs	r3, r2, r3
 8005332:	2b02      	cmp	r3, #2
 8005334:	d901      	bls.n	800533a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005336:	2303      	movs	r3, #3
 8005338:	e05f      	b.n	80053fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800533a:	4b10      	ldr	r3, [pc, #64]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005342:	2b00      	cmp	r3, #0
 8005344:	d0f0      	beq.n	8005328 <HAL_RCC_OscConfig+0x47c>
 8005346:	e057      	b.n	80053f8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005348:	4b0c      	ldr	r3, [pc, #48]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a0b      	ldr	r2, [pc, #44]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 800534e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005352:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005354:	f7fc fe10 	bl	8001f78 <HAL_GetTick>
 8005358:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800535a:	e008      	b.n	800536e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800535c:	f7fc fe0c 	bl	8001f78 <HAL_GetTick>
 8005360:	4602      	mov	r2, r0
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	2b02      	cmp	r3, #2
 8005368:	d901      	bls.n	800536e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800536a:	2303      	movs	r3, #3
 800536c:	e045      	b.n	80053fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800536e:	4b03      	ldr	r3, [pc, #12]	; (800537c <HAL_RCC_OscConfig+0x4d0>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005376:	2b00      	cmp	r3, #0
 8005378:	d1f0      	bne.n	800535c <HAL_RCC_OscConfig+0x4b0>
 800537a:	e03d      	b.n	80053f8 <HAL_RCC_OscConfig+0x54c>
 800537c:	40023800 	.word	0x40023800
 8005380:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005384:	4b1f      	ldr	r3, [pc, #124]	; (8005404 <HAL_RCC_OscConfig+0x558>)
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	699b      	ldr	r3, [r3, #24]
 800538e:	2b01      	cmp	r3, #1
 8005390:	d030      	beq.n	80053f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800539c:	429a      	cmp	r2, r3
 800539e:	d129      	bne.n	80053f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d122      	bne.n	80053f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80053ae:	68fa      	ldr	r2, [r7, #12]
 80053b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80053b4:	4013      	ands	r3, r2
 80053b6:	687a      	ldr	r2, [r7, #4]
 80053b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80053ba:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80053bc:	4293      	cmp	r3, r2
 80053be:	d119      	bne.n	80053f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ca:	085b      	lsrs	r3, r3, #1
 80053cc:	3b01      	subs	r3, #1
 80053ce:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d10f      	bne.n	80053f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053de:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d107      	bne.n	80053f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ee:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d001      	beq.n	80053f8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e000      	b.n	80053fa <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80053f8:	2300      	movs	r3, #0
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	3718      	adds	r7, #24
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	40023800 	.word	0x40023800

08005408 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b084      	sub	sp, #16
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
 8005410:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005412:	2300      	movs	r3, #0
 8005414:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d101      	bne.n	8005420 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e0d0      	b.n	80055c2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005420:	4b6a      	ldr	r3, [pc, #424]	; (80055cc <HAL_RCC_ClockConfig+0x1c4>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 030f 	and.w	r3, r3, #15
 8005428:	683a      	ldr	r2, [r7, #0]
 800542a:	429a      	cmp	r2, r3
 800542c:	d910      	bls.n	8005450 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800542e:	4b67      	ldr	r3, [pc, #412]	; (80055cc <HAL_RCC_ClockConfig+0x1c4>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f023 020f 	bic.w	r2, r3, #15
 8005436:	4965      	ldr	r1, [pc, #404]	; (80055cc <HAL_RCC_ClockConfig+0x1c4>)
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	4313      	orrs	r3, r2
 800543c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800543e:	4b63      	ldr	r3, [pc, #396]	; (80055cc <HAL_RCC_ClockConfig+0x1c4>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 030f 	and.w	r3, r3, #15
 8005446:	683a      	ldr	r2, [r7, #0]
 8005448:	429a      	cmp	r2, r3
 800544a:	d001      	beq.n	8005450 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e0b8      	b.n	80055c2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 0302 	and.w	r3, r3, #2
 8005458:	2b00      	cmp	r3, #0
 800545a:	d020      	beq.n	800549e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f003 0304 	and.w	r3, r3, #4
 8005464:	2b00      	cmp	r3, #0
 8005466:	d005      	beq.n	8005474 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005468:	4b59      	ldr	r3, [pc, #356]	; (80055d0 <HAL_RCC_ClockConfig+0x1c8>)
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	4a58      	ldr	r2, [pc, #352]	; (80055d0 <HAL_RCC_ClockConfig+0x1c8>)
 800546e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005472:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 0308 	and.w	r3, r3, #8
 800547c:	2b00      	cmp	r3, #0
 800547e:	d005      	beq.n	800548c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005480:	4b53      	ldr	r3, [pc, #332]	; (80055d0 <HAL_RCC_ClockConfig+0x1c8>)
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	4a52      	ldr	r2, [pc, #328]	; (80055d0 <HAL_RCC_ClockConfig+0x1c8>)
 8005486:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800548a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800548c:	4b50      	ldr	r3, [pc, #320]	; (80055d0 <HAL_RCC_ClockConfig+0x1c8>)
 800548e:	689b      	ldr	r3, [r3, #8]
 8005490:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	494d      	ldr	r1, [pc, #308]	; (80055d0 <HAL_RCC_ClockConfig+0x1c8>)
 800549a:	4313      	orrs	r3, r2
 800549c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f003 0301 	and.w	r3, r3, #1
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d040      	beq.n	800552c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d107      	bne.n	80054c2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054b2:	4b47      	ldr	r3, [pc, #284]	; (80055d0 <HAL_RCC_ClockConfig+0x1c8>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d115      	bne.n	80054ea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e07f      	b.n	80055c2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	2b02      	cmp	r3, #2
 80054c8:	d107      	bne.n	80054da <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054ca:	4b41      	ldr	r3, [pc, #260]	; (80055d0 <HAL_RCC_ClockConfig+0x1c8>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d109      	bne.n	80054ea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	e073      	b.n	80055c2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054da:	4b3d      	ldr	r3, [pc, #244]	; (80055d0 <HAL_RCC_ClockConfig+0x1c8>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f003 0302 	and.w	r3, r3, #2
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d101      	bne.n	80054ea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e06b      	b.n	80055c2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054ea:	4b39      	ldr	r3, [pc, #228]	; (80055d0 <HAL_RCC_ClockConfig+0x1c8>)
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	f023 0203 	bic.w	r2, r3, #3
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	4936      	ldr	r1, [pc, #216]	; (80055d0 <HAL_RCC_ClockConfig+0x1c8>)
 80054f8:	4313      	orrs	r3, r2
 80054fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054fc:	f7fc fd3c 	bl	8001f78 <HAL_GetTick>
 8005500:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005502:	e00a      	b.n	800551a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005504:	f7fc fd38 	bl	8001f78 <HAL_GetTick>
 8005508:	4602      	mov	r2, r0
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	1ad3      	subs	r3, r2, r3
 800550e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005512:	4293      	cmp	r3, r2
 8005514:	d901      	bls.n	800551a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005516:	2303      	movs	r3, #3
 8005518:	e053      	b.n	80055c2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800551a:	4b2d      	ldr	r3, [pc, #180]	; (80055d0 <HAL_RCC_ClockConfig+0x1c8>)
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	f003 020c 	and.w	r2, r3, #12
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	009b      	lsls	r3, r3, #2
 8005528:	429a      	cmp	r2, r3
 800552a:	d1eb      	bne.n	8005504 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800552c:	4b27      	ldr	r3, [pc, #156]	; (80055cc <HAL_RCC_ClockConfig+0x1c4>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 030f 	and.w	r3, r3, #15
 8005534:	683a      	ldr	r2, [r7, #0]
 8005536:	429a      	cmp	r2, r3
 8005538:	d210      	bcs.n	800555c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800553a:	4b24      	ldr	r3, [pc, #144]	; (80055cc <HAL_RCC_ClockConfig+0x1c4>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f023 020f 	bic.w	r2, r3, #15
 8005542:	4922      	ldr	r1, [pc, #136]	; (80055cc <HAL_RCC_ClockConfig+0x1c4>)
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	4313      	orrs	r3, r2
 8005548:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800554a:	4b20      	ldr	r3, [pc, #128]	; (80055cc <HAL_RCC_ClockConfig+0x1c4>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f003 030f 	and.w	r3, r3, #15
 8005552:	683a      	ldr	r2, [r7, #0]
 8005554:	429a      	cmp	r2, r3
 8005556:	d001      	beq.n	800555c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e032      	b.n	80055c2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 0304 	and.w	r3, r3, #4
 8005564:	2b00      	cmp	r3, #0
 8005566:	d008      	beq.n	800557a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005568:	4b19      	ldr	r3, [pc, #100]	; (80055d0 <HAL_RCC_ClockConfig+0x1c8>)
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	4916      	ldr	r1, [pc, #88]	; (80055d0 <HAL_RCC_ClockConfig+0x1c8>)
 8005576:	4313      	orrs	r3, r2
 8005578:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f003 0308 	and.w	r3, r3, #8
 8005582:	2b00      	cmp	r3, #0
 8005584:	d009      	beq.n	800559a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005586:	4b12      	ldr	r3, [pc, #72]	; (80055d0 <HAL_RCC_ClockConfig+0x1c8>)
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	691b      	ldr	r3, [r3, #16]
 8005592:	00db      	lsls	r3, r3, #3
 8005594:	490e      	ldr	r1, [pc, #56]	; (80055d0 <HAL_RCC_ClockConfig+0x1c8>)
 8005596:	4313      	orrs	r3, r2
 8005598:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800559a:	f000 f885 	bl	80056a8 <HAL_RCC_GetSysClockFreq>
 800559e:	4602      	mov	r2, r0
 80055a0:	4b0b      	ldr	r3, [pc, #44]	; (80055d0 <HAL_RCC_ClockConfig+0x1c8>)
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	091b      	lsrs	r3, r3, #4
 80055a6:	f003 030f 	and.w	r3, r3, #15
 80055aa:	490a      	ldr	r1, [pc, #40]	; (80055d4 <HAL_RCC_ClockConfig+0x1cc>)
 80055ac:	5ccb      	ldrb	r3, [r1, r3]
 80055ae:	fa22 f303 	lsr.w	r3, r2, r3
 80055b2:	4a09      	ldr	r2, [pc, #36]	; (80055d8 <HAL_RCC_ClockConfig+0x1d0>)
 80055b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80055b6:	4b09      	ldr	r3, [pc, #36]	; (80055dc <HAL_RCC_ClockConfig+0x1d4>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4618      	mov	r0, r3
 80055bc:	f7fc fbd6 	bl	8001d6c <HAL_InitTick>

  return HAL_OK;
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3710      	adds	r7, #16
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	40023c00 	.word	0x40023c00
 80055d0:	40023800 	.word	0x40023800
 80055d4:	0800b3f4 	.word	0x0800b3f4
 80055d8:	20000000 	.word	0x20000000
 80055dc:	20000004 	.word	0x20000004

080055e0 <HAL_RCC_MCOConfig>:
  *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
  *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b08c      	sub	sp, #48	; 0x30
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	60f8      	str	r0, [r7, #12]
 80055e8:	60b9      	str	r1, [r7, #8]
 80055ea:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d127      	bne.n	8005642 <HAL_RCC_MCOConfig+0x62>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 80055f2:	4b2a      	ldr	r3, [pc, #168]	; (800569c <HAL_RCC_MCOConfig+0xbc>)
 80055f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055f6:	4a29      	ldr	r2, [pc, #164]	; (800569c <HAL_RCC_MCOConfig+0xbc>)
 80055f8:	f043 0301 	orr.w	r3, r3, #1
 80055fc:	6313      	str	r3, [r2, #48]	; 0x30
 80055fe:	4b27      	ldr	r3, [pc, #156]	; (800569c <HAL_RCC_MCOConfig+0xbc>)
 8005600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005602:	f003 0301 	and.w	r3, r3, #1
 8005606:	61bb      	str	r3, [r7, #24]
 8005608:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800560a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800560e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005610:	2302      	movs	r3, #2
 8005612:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8005614:	2303      	movs	r3, #3
 8005616:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005618:	2300      	movs	r3, #0
 800561a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800561c:	2300      	movs	r3, #0
 800561e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8005620:	f107 031c 	add.w	r3, r7, #28
 8005624:	4619      	mov	r1, r3
 8005626:	481e      	ldr	r0, [pc, #120]	; (80056a0 <HAL_RCC_MCOConfig+0xc0>)
 8005628:	f7fe f9e0 	bl	80039ec <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800562c:	4b1b      	ldr	r3, [pc, #108]	; (800569c <HAL_RCC_MCOConfig+0xbc>)
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8005634:	68b9      	ldr	r1, [r7, #8]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	430b      	orrs	r3, r1
 800563a:	4918      	ldr	r1, [pc, #96]	; (800569c <HAL_RCC_MCOConfig+0xbc>)
 800563c:	4313      	orrs	r3, r2
 800563e:	608b      	str	r3, [r1, #8]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3)));
  }
}
 8005640:	e027      	b.n	8005692 <HAL_RCC_MCOConfig+0xb2>
    MCO2_CLK_ENABLE();
 8005642:	4b16      	ldr	r3, [pc, #88]	; (800569c <HAL_RCC_MCOConfig+0xbc>)
 8005644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005646:	4a15      	ldr	r2, [pc, #84]	; (800569c <HAL_RCC_MCOConfig+0xbc>)
 8005648:	f043 0304 	orr.w	r3, r3, #4
 800564c:	6313      	str	r3, [r2, #48]	; 0x30
 800564e:	4b13      	ldr	r3, [pc, #76]	; (800569c <HAL_RCC_MCOConfig+0xbc>)
 8005650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005652:	f003 0304 	and.w	r3, r3, #4
 8005656:	617b      	str	r3, [r7, #20]
 8005658:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800565a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800565e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005660:	2302      	movs	r3, #2
 8005662:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8005664:	2303      	movs	r3, #3
 8005666:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005668:	2300      	movs	r3, #0
 800566a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800566c:	2300      	movs	r3, #0
 800566e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8005670:	f107 031c 	add.w	r3, r7, #28
 8005674:	4619      	mov	r1, r3
 8005676:	480b      	ldr	r0, [pc, #44]	; (80056a4 <HAL_RCC_MCOConfig+0xc4>)
 8005678:	f7fe f9b8 	bl	80039ec <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3)));
 800567c:	4b07      	ldr	r3, [pc, #28]	; (800569c <HAL_RCC_MCOConfig+0xbc>)
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	00d9      	lsls	r1, r3, #3
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	430b      	orrs	r3, r1
 800568c:	4903      	ldr	r1, [pc, #12]	; (800569c <HAL_RCC_MCOConfig+0xbc>)
 800568e:	4313      	orrs	r3, r2
 8005690:	608b      	str	r3, [r1, #8]
}
 8005692:	bf00      	nop
 8005694:	3730      	adds	r7, #48	; 0x30
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}
 800569a:	bf00      	nop
 800569c:	40023800 	.word	0x40023800
 80056a0:	40020000 	.word	0x40020000
 80056a4:	40020800 	.word	0x40020800

080056a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056a8:	b5b0      	push	{r4, r5, r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80056ae:	2100      	movs	r1, #0
 80056b0:	6079      	str	r1, [r7, #4]
 80056b2:	2100      	movs	r1, #0
 80056b4:	60f9      	str	r1, [r7, #12]
 80056b6:	2100      	movs	r1, #0
 80056b8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 80056ba:	2100      	movs	r1, #0
 80056bc:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80056be:	4952      	ldr	r1, [pc, #328]	; (8005808 <HAL_RCC_GetSysClockFreq+0x160>)
 80056c0:	6889      	ldr	r1, [r1, #8]
 80056c2:	f001 010c 	and.w	r1, r1, #12
 80056c6:	2908      	cmp	r1, #8
 80056c8:	d00d      	beq.n	80056e6 <HAL_RCC_GetSysClockFreq+0x3e>
 80056ca:	2908      	cmp	r1, #8
 80056cc:	f200 8094 	bhi.w	80057f8 <HAL_RCC_GetSysClockFreq+0x150>
 80056d0:	2900      	cmp	r1, #0
 80056d2:	d002      	beq.n	80056da <HAL_RCC_GetSysClockFreq+0x32>
 80056d4:	2904      	cmp	r1, #4
 80056d6:	d003      	beq.n	80056e0 <HAL_RCC_GetSysClockFreq+0x38>
 80056d8:	e08e      	b.n	80057f8 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80056da:	4b4c      	ldr	r3, [pc, #304]	; (800580c <HAL_RCC_GetSysClockFreq+0x164>)
 80056dc:	60bb      	str	r3, [r7, #8]
      break;
 80056de:	e08e      	b.n	80057fe <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80056e0:	4b4b      	ldr	r3, [pc, #300]	; (8005810 <HAL_RCC_GetSysClockFreq+0x168>)
 80056e2:	60bb      	str	r3, [r7, #8]
      break;
 80056e4:	e08b      	b.n	80057fe <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80056e6:	4948      	ldr	r1, [pc, #288]	; (8005808 <HAL_RCC_GetSysClockFreq+0x160>)
 80056e8:	6849      	ldr	r1, [r1, #4]
 80056ea:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80056ee:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80056f0:	4945      	ldr	r1, [pc, #276]	; (8005808 <HAL_RCC_GetSysClockFreq+0x160>)
 80056f2:	6849      	ldr	r1, [r1, #4]
 80056f4:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80056f8:	2900      	cmp	r1, #0
 80056fa:	d024      	beq.n	8005746 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056fc:	4942      	ldr	r1, [pc, #264]	; (8005808 <HAL_RCC_GetSysClockFreq+0x160>)
 80056fe:	6849      	ldr	r1, [r1, #4]
 8005700:	0989      	lsrs	r1, r1, #6
 8005702:	4608      	mov	r0, r1
 8005704:	f04f 0100 	mov.w	r1, #0
 8005708:	f240 14ff 	movw	r4, #511	; 0x1ff
 800570c:	f04f 0500 	mov.w	r5, #0
 8005710:	ea00 0204 	and.w	r2, r0, r4
 8005714:	ea01 0305 	and.w	r3, r1, r5
 8005718:	493d      	ldr	r1, [pc, #244]	; (8005810 <HAL_RCC_GetSysClockFreq+0x168>)
 800571a:	fb01 f003 	mul.w	r0, r1, r3
 800571e:	2100      	movs	r1, #0
 8005720:	fb01 f102 	mul.w	r1, r1, r2
 8005724:	1844      	adds	r4, r0, r1
 8005726:	493a      	ldr	r1, [pc, #232]	; (8005810 <HAL_RCC_GetSysClockFreq+0x168>)
 8005728:	fba2 0101 	umull	r0, r1, r2, r1
 800572c:	1863      	adds	r3, r4, r1
 800572e:	4619      	mov	r1, r3
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	461a      	mov	r2, r3
 8005734:	f04f 0300 	mov.w	r3, #0
 8005738:	f7fa fd82 	bl	8000240 <__aeabi_uldivmod>
 800573c:	4602      	mov	r2, r0
 800573e:	460b      	mov	r3, r1
 8005740:	4613      	mov	r3, r2
 8005742:	60fb      	str	r3, [r7, #12]
 8005744:	e04a      	b.n	80057dc <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005746:	4b30      	ldr	r3, [pc, #192]	; (8005808 <HAL_RCC_GetSysClockFreq+0x160>)
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	099b      	lsrs	r3, r3, #6
 800574c:	461a      	mov	r2, r3
 800574e:	f04f 0300 	mov.w	r3, #0
 8005752:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005756:	f04f 0100 	mov.w	r1, #0
 800575a:	ea02 0400 	and.w	r4, r2, r0
 800575e:	ea03 0501 	and.w	r5, r3, r1
 8005762:	4620      	mov	r0, r4
 8005764:	4629      	mov	r1, r5
 8005766:	f04f 0200 	mov.w	r2, #0
 800576a:	f04f 0300 	mov.w	r3, #0
 800576e:	014b      	lsls	r3, r1, #5
 8005770:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005774:	0142      	lsls	r2, r0, #5
 8005776:	4610      	mov	r0, r2
 8005778:	4619      	mov	r1, r3
 800577a:	1b00      	subs	r0, r0, r4
 800577c:	eb61 0105 	sbc.w	r1, r1, r5
 8005780:	f04f 0200 	mov.w	r2, #0
 8005784:	f04f 0300 	mov.w	r3, #0
 8005788:	018b      	lsls	r3, r1, #6
 800578a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800578e:	0182      	lsls	r2, r0, #6
 8005790:	1a12      	subs	r2, r2, r0
 8005792:	eb63 0301 	sbc.w	r3, r3, r1
 8005796:	f04f 0000 	mov.w	r0, #0
 800579a:	f04f 0100 	mov.w	r1, #0
 800579e:	00d9      	lsls	r1, r3, #3
 80057a0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80057a4:	00d0      	lsls	r0, r2, #3
 80057a6:	4602      	mov	r2, r0
 80057a8:	460b      	mov	r3, r1
 80057aa:	1912      	adds	r2, r2, r4
 80057ac:	eb45 0303 	adc.w	r3, r5, r3
 80057b0:	f04f 0000 	mov.w	r0, #0
 80057b4:	f04f 0100 	mov.w	r1, #0
 80057b8:	0299      	lsls	r1, r3, #10
 80057ba:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80057be:	0290      	lsls	r0, r2, #10
 80057c0:	4602      	mov	r2, r0
 80057c2:	460b      	mov	r3, r1
 80057c4:	4610      	mov	r0, r2
 80057c6:	4619      	mov	r1, r3
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	461a      	mov	r2, r3
 80057cc:	f04f 0300 	mov.w	r3, #0
 80057d0:	f7fa fd36 	bl	8000240 <__aeabi_uldivmod>
 80057d4:	4602      	mov	r2, r0
 80057d6:	460b      	mov	r3, r1
 80057d8:	4613      	mov	r3, r2
 80057da:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80057dc:	4b0a      	ldr	r3, [pc, #40]	; (8005808 <HAL_RCC_GetSysClockFreq+0x160>)
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	0c1b      	lsrs	r3, r3, #16
 80057e2:	f003 0303 	and.w	r3, r3, #3
 80057e6:	3301      	adds	r3, #1
 80057e8:	005b      	lsls	r3, r3, #1
 80057ea:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80057ec:	68fa      	ldr	r2, [r7, #12]
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80057f4:	60bb      	str	r3, [r7, #8]
      break;
 80057f6:	e002      	b.n	80057fe <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80057f8:	4b04      	ldr	r3, [pc, #16]	; (800580c <HAL_RCC_GetSysClockFreq+0x164>)
 80057fa:	60bb      	str	r3, [r7, #8]
      break;
 80057fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80057fe:	68bb      	ldr	r3, [r7, #8]
}
 8005800:	4618      	mov	r0, r3
 8005802:	3710      	adds	r7, #16
 8005804:	46bd      	mov	sp, r7
 8005806:	bdb0      	pop	{r4, r5, r7, pc}
 8005808:	40023800 	.word	0x40023800
 800580c:	00f42400 	.word	0x00f42400
 8005810:	017d7840 	.word	0x017d7840

08005814 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005814:	b480      	push	{r7}
 8005816:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005818:	4b03      	ldr	r3, [pc, #12]	; (8005828 <HAL_RCC_GetHCLKFreq+0x14>)
 800581a:	681b      	ldr	r3, [r3, #0]
}
 800581c:	4618      	mov	r0, r3
 800581e:	46bd      	mov	sp, r7
 8005820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005824:	4770      	bx	lr
 8005826:	bf00      	nop
 8005828:	20000000 	.word	0x20000000

0800582c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005830:	f7ff fff0 	bl	8005814 <HAL_RCC_GetHCLKFreq>
 8005834:	4602      	mov	r2, r0
 8005836:	4b05      	ldr	r3, [pc, #20]	; (800584c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	0a9b      	lsrs	r3, r3, #10
 800583c:	f003 0307 	and.w	r3, r3, #7
 8005840:	4903      	ldr	r1, [pc, #12]	; (8005850 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005842:	5ccb      	ldrb	r3, [r1, r3]
 8005844:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005848:	4618      	mov	r0, r3
 800584a:	bd80      	pop	{r7, pc}
 800584c:	40023800 	.word	0x40023800
 8005850:	0800b404 	.word	0x0800b404

08005854 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005858:	f7ff ffdc 	bl	8005814 <HAL_RCC_GetHCLKFreq>
 800585c:	4602      	mov	r2, r0
 800585e:	4b05      	ldr	r3, [pc, #20]	; (8005874 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	0b5b      	lsrs	r3, r3, #13
 8005864:	f003 0307 	and.w	r3, r3, #7
 8005868:	4903      	ldr	r1, [pc, #12]	; (8005878 <HAL_RCC_GetPCLK2Freq+0x24>)
 800586a:	5ccb      	ldrb	r3, [r1, r3]
 800586c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005870:	4618      	mov	r0, r3
 8005872:	bd80      	pop	{r7, pc}
 8005874:	40023800 	.word	0x40023800
 8005878:	0800b404 	.word	0x0800b404

0800587c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800587c:	b480      	push	{r7}
 800587e:	b083      	sub	sp, #12
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	220f      	movs	r2, #15
 800588a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800588c:	4b12      	ldr	r3, [pc, #72]	; (80058d8 <HAL_RCC_GetClockConfig+0x5c>)
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	f003 0203 	and.w	r2, r3, #3
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005898:	4b0f      	ldr	r3, [pc, #60]	; (80058d8 <HAL_RCC_GetClockConfig+0x5c>)
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80058a4:	4b0c      	ldr	r3, [pc, #48]	; (80058d8 <HAL_RCC_GetClockConfig+0x5c>)
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80058b0:	4b09      	ldr	r3, [pc, #36]	; (80058d8 <HAL_RCC_GetClockConfig+0x5c>)
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	08db      	lsrs	r3, r3, #3
 80058b6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80058be:	4b07      	ldr	r3, [pc, #28]	; (80058dc <HAL_RCC_GetClockConfig+0x60>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f003 020f 	and.w	r2, r3, #15
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	601a      	str	r2, [r3, #0]
}
 80058ca:	bf00      	nop
 80058cc:	370c      	adds	r7, #12
 80058ce:	46bd      	mov	sp, r7
 80058d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d4:	4770      	bx	lr
 80058d6:	bf00      	nop
 80058d8:	40023800 	.word	0x40023800
 80058dc:	40023c00 	.word	0x40023c00

080058e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b088      	sub	sp, #32
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80058e8:	2300      	movs	r3, #0
 80058ea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80058ec:	2300      	movs	r3, #0
 80058ee:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80058f0:	2300      	movs	r3, #0
 80058f2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80058f4:	2300      	movs	r3, #0
 80058f6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80058f8:	2300      	movs	r3, #0
 80058fa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 0301 	and.w	r3, r3, #1
 8005904:	2b00      	cmp	r3, #0
 8005906:	d012      	beq.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005908:	4b69      	ldr	r3, [pc, #420]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	4a68      	ldr	r2, [pc, #416]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800590e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005912:	6093      	str	r3, [r2, #8]
 8005914:	4b66      	ldr	r3, [pc, #408]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005916:	689a      	ldr	r2, [r3, #8]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800591c:	4964      	ldr	r1, [pc, #400]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800591e:	4313      	orrs	r3, r2
 8005920:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005926:	2b00      	cmp	r3, #0
 8005928:	d101      	bne.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800592a:	2301      	movs	r3, #1
 800592c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005936:	2b00      	cmp	r3, #0
 8005938:	d017      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800593a:	4b5d      	ldr	r3, [pc, #372]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800593c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005940:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005948:	4959      	ldr	r1, [pc, #356]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800594a:	4313      	orrs	r3, r2
 800594c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005954:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005958:	d101      	bne.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800595a:	2301      	movs	r3, #1
 800595c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005962:	2b00      	cmp	r3, #0
 8005964:	d101      	bne.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005966:	2301      	movs	r3, #1
 8005968:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d017      	beq.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005976:	4b4e      	ldr	r3, [pc, #312]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005978:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800597c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005984:	494a      	ldr	r1, [pc, #296]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005986:	4313      	orrs	r3, r2
 8005988:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005990:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005994:	d101      	bne.n	800599a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005996:	2301      	movs	r3, #1
 8005998:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d101      	bne.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80059a2:	2301      	movs	r3, #1
 80059a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d001      	beq.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80059b2:	2301      	movs	r3, #1
 80059b4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f003 0320 	and.w	r3, r3, #32
 80059be:	2b00      	cmp	r3, #0
 80059c0:	f000 808b 	beq.w	8005ada <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80059c4:	4b3a      	ldr	r3, [pc, #232]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c8:	4a39      	ldr	r2, [pc, #228]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059ce:	6413      	str	r3, [r2, #64]	; 0x40
 80059d0:	4b37      	ldr	r3, [pc, #220]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059d8:	60bb      	str	r3, [r7, #8]
 80059da:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80059dc:	4b35      	ldr	r3, [pc, #212]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a34      	ldr	r2, [pc, #208]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80059e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059e8:	f7fc fac6 	bl	8001f78 <HAL_GetTick>
 80059ec:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80059ee:	e008      	b.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059f0:	f7fc fac2 	bl	8001f78 <HAL_GetTick>
 80059f4:	4602      	mov	r2, r0
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	1ad3      	subs	r3, r2, r3
 80059fa:	2b64      	cmp	r3, #100	; 0x64
 80059fc:	d901      	bls.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80059fe:	2303      	movs	r3, #3
 8005a00:	e38f      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005a02:	4b2c      	ldr	r3, [pc, #176]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d0f0      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a0e:	4b28      	ldr	r3, [pc, #160]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a16:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d035      	beq.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a26:	693a      	ldr	r2, [r7, #16]
 8005a28:	429a      	cmp	r2, r3
 8005a2a:	d02e      	beq.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a2c:	4b20      	ldr	r3, [pc, #128]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a34:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a36:	4b1e      	ldr	r3, [pc, #120]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a3a:	4a1d      	ldr	r2, [pc, #116]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a40:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a42:	4b1b      	ldr	r3, [pc, #108]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a46:	4a1a      	ldr	r2, [pc, #104]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a4c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005a4e:	4a18      	ldr	r2, [pc, #96]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005a54:	4b16      	ldr	r3, [pc, #88]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a58:	f003 0301 	and.w	r3, r3, #1
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d114      	bne.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a60:	f7fc fa8a 	bl	8001f78 <HAL_GetTick>
 8005a64:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a66:	e00a      	b.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a68:	f7fc fa86 	bl	8001f78 <HAL_GetTick>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	1ad3      	subs	r3, r2, r3
 8005a72:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d901      	bls.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005a7a:	2303      	movs	r3, #3
 8005a7c:	e351      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a7e:	4b0c      	ldr	r3, [pc, #48]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a82:	f003 0302 	and.w	r3, r3, #2
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d0ee      	beq.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a92:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005a96:	d111      	bne.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005a98:	4b05      	ldr	r3, [pc, #20]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005aa4:	4b04      	ldr	r3, [pc, #16]	; (8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005aa6:	400b      	ands	r3, r1
 8005aa8:	4901      	ldr	r1, [pc, #4]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	608b      	str	r3, [r1, #8]
 8005aae:	e00b      	b.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005ab0:	40023800 	.word	0x40023800
 8005ab4:	40007000 	.word	0x40007000
 8005ab8:	0ffffcff 	.word	0x0ffffcff
 8005abc:	4bb3      	ldr	r3, [pc, #716]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	4ab2      	ldr	r2, [pc, #712]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005ac2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005ac6:	6093      	str	r3, [r2, #8]
 8005ac8:	4bb0      	ldr	r3, [pc, #704]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005aca:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ad0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ad4:	49ad      	ldr	r1, [pc, #692]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0310 	and.w	r3, r3, #16
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d010      	beq.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005ae6:	4ba9      	ldr	r3, [pc, #676]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005ae8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005aec:	4aa7      	ldr	r2, [pc, #668]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005aee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005af2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005af6:	4ba5      	ldr	r3, [pc, #660]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005af8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b00:	49a2      	ldr	r1, [pc, #648]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005b02:	4313      	orrs	r3, r2
 8005b04:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00a      	beq.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b14:	4b9d      	ldr	r3, [pc, #628]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b1a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b22:	499a      	ldr	r1, [pc, #616]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005b24:	4313      	orrs	r3, r2
 8005b26:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d00a      	beq.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005b36:	4b95      	ldr	r3, [pc, #596]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b3c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b44:	4991      	ldr	r1, [pc, #580]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005b46:	4313      	orrs	r3, r2
 8005b48:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d00a      	beq.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005b58:	4b8c      	ldr	r3, [pc, #560]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b5e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005b66:	4989      	ldr	r1, [pc, #548]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d00a      	beq.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005b7a:	4b84      	ldr	r3, [pc, #528]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b80:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b88:	4980      	ldr	r1, [pc, #512]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d00a      	beq.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005b9c:	4b7b      	ldr	r3, [pc, #492]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ba2:	f023 0203 	bic.w	r2, r3, #3
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005baa:	4978      	ldr	r1, [pc, #480]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005bac:	4313      	orrs	r3, r2
 8005bae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d00a      	beq.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005bbe:	4b73      	ldr	r3, [pc, #460]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bc4:	f023 020c 	bic.w	r2, r3, #12
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bcc:	496f      	ldr	r1, [pc, #444]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d00a      	beq.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005be0:	4b6a      	ldr	r3, [pc, #424]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005be6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bee:	4967      	ldr	r1, [pc, #412]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00a      	beq.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005c02:	4b62      	ldr	r3, [pc, #392]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005c04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c08:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c10:	495e      	ldr	r1, [pc, #376]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005c12:	4313      	orrs	r3, r2
 8005c14:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d00a      	beq.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005c24:	4b59      	ldr	r3, [pc, #356]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005c26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c2a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c32:	4956      	ldr	r1, [pc, #344]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005c34:	4313      	orrs	r3, r2
 8005c36:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d00a      	beq.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005c46:	4b51      	ldr	r3, [pc, #324]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005c48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c4c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c54:	494d      	ldr	r1, [pc, #308]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005c56:	4313      	orrs	r3, r2
 8005c58:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d00a      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005c68:	4b48      	ldr	r3, [pc, #288]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c6e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c76:	4945      	ldr	r1, [pc, #276]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d00a      	beq.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005c8a:	4b40      	ldr	r3, [pc, #256]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005c8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c90:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c98:	493c      	ldr	r1, [pc, #240]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d00a      	beq.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005cac:	4b37      	ldr	r3, [pc, #220]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cb2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005cba:	4934      	ldr	r1, [pc, #208]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d011      	beq.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005cce:	4b2f      	ldr	r3, [pc, #188]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005cd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cd4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005cdc:	492b      	ldr	r1, [pc, #172]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ce8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005cec:	d101      	bne.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f003 0308 	and.w	r3, r3, #8
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d001      	beq.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d00a      	beq.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d0e:	4b1f      	ldr	r3, [pc, #124]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d14:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d1c:	491b      	ldr	r1, [pc, #108]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d00b      	beq.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005d30:	4b16      	ldr	r3, [pc, #88]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d36:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d40:	4912      	ldr	r1, [pc, #72]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005d42:	4313      	orrs	r3, r2
 8005d44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d00b      	beq.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005d54:	4b0d      	ldr	r3, [pc, #52]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d5a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d64:	4909      	ldr	r1, [pc, #36]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005d66:	4313      	orrs	r3, r2
 8005d68:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d00f      	beq.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005d78:	4b04      	ldr	r3, [pc, #16]	; (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005d7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d7e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d88:	e002      	b.n	8005d90 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8005d8a:	bf00      	nop
 8005d8c:	40023800 	.word	0x40023800
 8005d90:	4986      	ldr	r1, [pc, #536]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d92:	4313      	orrs	r3, r2
 8005d94:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d00b      	beq.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005da4:	4b81      	ldr	r3, [pc, #516]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005da6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005daa:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005db4:	497d      	ldr	r1, [pc, #500]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005db6:	4313      	orrs	r3, r2
 8005db8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005dbc:	69fb      	ldr	r3, [r7, #28]
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d006      	beq.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	f000 80d6 	beq.w	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005dd0:	4b76      	ldr	r3, [pc, #472]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a75      	ldr	r2, [pc, #468]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005dd6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005dda:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ddc:	f7fc f8cc 	bl	8001f78 <HAL_GetTick>
 8005de0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005de2:	e008      	b.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005de4:	f7fc f8c8 	bl	8001f78 <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	2b64      	cmp	r3, #100	; 0x64
 8005df0:	d901      	bls.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e195      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005df6:	4b6d      	ldr	r3, [pc, #436]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d1f0      	bne.n	8005de4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f003 0301 	and.w	r3, r3, #1
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d021      	beq.n	8005e52 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d11d      	bne.n	8005e52 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005e16:	4b65      	ldr	r3, [pc, #404]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e18:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e1c:	0c1b      	lsrs	r3, r3, #16
 8005e1e:	f003 0303 	and.w	r3, r3, #3
 8005e22:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005e24:	4b61      	ldr	r3, [pc, #388]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e26:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e2a:	0e1b      	lsrs	r3, r3, #24
 8005e2c:	f003 030f 	and.w	r3, r3, #15
 8005e30:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	019a      	lsls	r2, r3, #6
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	041b      	lsls	r3, r3, #16
 8005e3c:	431a      	orrs	r2, r3
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	061b      	lsls	r3, r3, #24
 8005e42:	431a      	orrs	r2, r3
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	071b      	lsls	r3, r3, #28
 8005e4a:	4958      	ldr	r1, [pc, #352]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d004      	beq.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e66:	d00a      	beq.n	8005e7e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d02e      	beq.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e78:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005e7c:	d129      	bne.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005e7e:	4b4b      	ldr	r3, [pc, #300]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e84:	0c1b      	lsrs	r3, r3, #16
 8005e86:	f003 0303 	and.w	r3, r3, #3
 8005e8a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005e8c:	4b47      	ldr	r3, [pc, #284]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e92:	0f1b      	lsrs	r3, r3, #28
 8005e94:	f003 0307 	and.w	r3, r3, #7
 8005e98:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	019a      	lsls	r2, r3, #6
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	041b      	lsls	r3, r3, #16
 8005ea4:	431a      	orrs	r2, r3
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	68db      	ldr	r3, [r3, #12]
 8005eaa:	061b      	lsls	r3, r3, #24
 8005eac:	431a      	orrs	r2, r3
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	071b      	lsls	r3, r3, #28
 8005eb2:	493e      	ldr	r1, [pc, #248]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005eba:	4b3c      	ldr	r3, [pc, #240]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ebc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ec0:	f023 021f 	bic.w	r2, r3, #31
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec8:	3b01      	subs	r3, #1
 8005eca:	4938      	ldr	r1, [pc, #224]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d01d      	beq.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005ede:	4b33      	ldr	r3, [pc, #204]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ee0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ee4:	0e1b      	lsrs	r3, r3, #24
 8005ee6:	f003 030f 	and.w	r3, r3, #15
 8005eea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005eec:	4b2f      	ldr	r3, [pc, #188]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005eee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ef2:	0f1b      	lsrs	r3, r3, #28
 8005ef4:	f003 0307 	and.w	r3, r3, #7
 8005ef8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	019a      	lsls	r2, r3, #6
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	691b      	ldr	r3, [r3, #16]
 8005f04:	041b      	lsls	r3, r3, #16
 8005f06:	431a      	orrs	r2, r3
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	061b      	lsls	r3, r3, #24
 8005f0c:	431a      	orrs	r2, r3
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	071b      	lsls	r3, r3, #28
 8005f12:	4926      	ldr	r1, [pc, #152]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f14:	4313      	orrs	r3, r2
 8005f16:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d011      	beq.n	8005f4a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	019a      	lsls	r2, r3, #6
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	691b      	ldr	r3, [r3, #16]
 8005f30:	041b      	lsls	r3, r3, #16
 8005f32:	431a      	orrs	r2, r3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	061b      	lsls	r3, r3, #24
 8005f3a:	431a      	orrs	r2, r3
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	071b      	lsls	r3, r3, #28
 8005f42:	491a      	ldr	r1, [pc, #104]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f44:	4313      	orrs	r3, r2
 8005f46:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005f4a:	4b18      	ldr	r3, [pc, #96]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a17      	ldr	r2, [pc, #92]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f50:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005f54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f56:	f7fc f80f 	bl	8001f78 <HAL_GetTick>
 8005f5a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f5c:	e008      	b.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005f5e:	f7fc f80b 	bl	8001f78 <HAL_GetTick>
 8005f62:	4602      	mov	r2, r0
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	1ad3      	subs	r3, r2, r3
 8005f68:	2b64      	cmp	r3, #100	; 0x64
 8005f6a:	d901      	bls.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f6c:	2303      	movs	r3, #3
 8005f6e:	e0d8      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f70:	4b0e      	ldr	r3, [pc, #56]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d0f0      	beq.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	f040 80ce 	bne.w	8006120 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005f84:	4b09      	ldr	r3, [pc, #36]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a08      	ldr	r2, [pc, #32]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f90:	f7fb fff2 	bl	8001f78 <HAL_GetTick>
 8005f94:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005f96:	e00b      	b.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005f98:	f7fb ffee 	bl	8001f78 <HAL_GetTick>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	1ad3      	subs	r3, r2, r3
 8005fa2:	2b64      	cmp	r3, #100	; 0x64
 8005fa4:	d904      	bls.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	e0bb      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005faa:	bf00      	nop
 8005fac:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005fb0:	4b5e      	ldr	r3, [pc, #376]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005fb8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005fbc:	d0ec      	beq.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d003      	beq.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d009      	beq.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d02e      	beq.n	800603c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d12a      	bne.n	800603c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005fe6:	4b51      	ldr	r3, [pc, #324]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fec:	0c1b      	lsrs	r3, r3, #16
 8005fee:	f003 0303 	and.w	r3, r3, #3
 8005ff2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005ff4:	4b4d      	ldr	r3, [pc, #308]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ffa:	0f1b      	lsrs	r3, r3, #28
 8005ffc:	f003 0307 	and.w	r3, r3, #7
 8006000:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	695b      	ldr	r3, [r3, #20]
 8006006:	019a      	lsls	r2, r3, #6
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	041b      	lsls	r3, r3, #16
 800600c:	431a      	orrs	r2, r3
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	699b      	ldr	r3, [r3, #24]
 8006012:	061b      	lsls	r3, r3, #24
 8006014:	431a      	orrs	r2, r3
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	071b      	lsls	r3, r3, #28
 800601a:	4944      	ldr	r1, [pc, #272]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800601c:	4313      	orrs	r3, r2
 800601e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006022:	4b42      	ldr	r3, [pc, #264]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006024:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006028:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006030:	3b01      	subs	r3, #1
 8006032:	021b      	lsls	r3, r3, #8
 8006034:	493d      	ldr	r1, [pc, #244]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006036:	4313      	orrs	r3, r2
 8006038:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006044:	2b00      	cmp	r3, #0
 8006046:	d022      	beq.n	800608e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800604c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006050:	d11d      	bne.n	800608e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006052:	4b36      	ldr	r3, [pc, #216]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006054:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006058:	0e1b      	lsrs	r3, r3, #24
 800605a:	f003 030f 	and.w	r3, r3, #15
 800605e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006060:	4b32      	ldr	r3, [pc, #200]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006062:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006066:	0f1b      	lsrs	r3, r3, #28
 8006068:	f003 0307 	and.w	r3, r3, #7
 800606c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	695b      	ldr	r3, [r3, #20]
 8006072:	019a      	lsls	r2, r3, #6
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6a1b      	ldr	r3, [r3, #32]
 8006078:	041b      	lsls	r3, r3, #16
 800607a:	431a      	orrs	r2, r3
 800607c:	693b      	ldr	r3, [r7, #16]
 800607e:	061b      	lsls	r3, r3, #24
 8006080:	431a      	orrs	r2, r3
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	071b      	lsls	r3, r3, #28
 8006086:	4929      	ldr	r1, [pc, #164]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006088:	4313      	orrs	r3, r2
 800608a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 0308 	and.w	r3, r3, #8
 8006096:	2b00      	cmp	r3, #0
 8006098:	d028      	beq.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800609a:	4b24      	ldr	r3, [pc, #144]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800609c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060a0:	0e1b      	lsrs	r3, r3, #24
 80060a2:	f003 030f 	and.w	r3, r3, #15
 80060a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80060a8:	4b20      	ldr	r3, [pc, #128]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80060aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060ae:	0c1b      	lsrs	r3, r3, #16
 80060b0:	f003 0303 	and.w	r3, r3, #3
 80060b4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	695b      	ldr	r3, [r3, #20]
 80060ba:	019a      	lsls	r2, r3, #6
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	041b      	lsls	r3, r3, #16
 80060c0:	431a      	orrs	r2, r3
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	061b      	lsls	r3, r3, #24
 80060c6:	431a      	orrs	r2, r3
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	69db      	ldr	r3, [r3, #28]
 80060cc:	071b      	lsls	r3, r3, #28
 80060ce:	4917      	ldr	r1, [pc, #92]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80060d0:	4313      	orrs	r3, r2
 80060d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80060d6:	4b15      	ldr	r3, [pc, #84]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80060d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060e4:	4911      	ldr	r1, [pc, #68]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80060e6:	4313      	orrs	r3, r2
 80060e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80060ec:	4b0f      	ldr	r3, [pc, #60]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a0e      	ldr	r2, [pc, #56]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80060f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060f8:	f7fb ff3e 	bl	8001f78 <HAL_GetTick>
 80060fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80060fe:	e008      	b.n	8006112 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006100:	f7fb ff3a 	bl	8001f78 <HAL_GetTick>
 8006104:	4602      	mov	r2, r0
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	1ad3      	subs	r3, r2, r3
 800610a:	2b64      	cmp	r3, #100	; 0x64
 800610c:	d901      	bls.n	8006112 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800610e:	2303      	movs	r3, #3
 8006110:	e007      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006112:	4b06      	ldr	r3, [pc, #24]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800611a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800611e:	d1ef      	bne.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8006120:	2300      	movs	r3, #0
}
 8006122:	4618      	mov	r0, r3
 8006124:	3720      	adds	r7, #32
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}
 800612a:	bf00      	nop
 800612c:	40023800 	.word	0x40023800

08006130 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b084      	sub	sp, #16
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d101      	bne.n	8006142 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	e09d      	b.n	800627e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006146:	2b00      	cmp	r3, #0
 8006148:	d108      	bne.n	800615c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006152:	d009      	beq.n	8006168 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2200      	movs	r2, #0
 8006158:	61da      	str	r2, [r3, #28]
 800615a:	e005      	b.n	8006168 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2200      	movs	r2, #0
 8006160:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2200      	movs	r2, #0
 800616c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006174:	b2db      	uxtb	r3, r3
 8006176:	2b00      	cmp	r3, #0
 8006178:	d106      	bne.n	8006188 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f7fb fab2 	bl	80016ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2202      	movs	r2, #2
 800618c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800619e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	68db      	ldr	r3, [r3, #12]
 80061a4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80061a8:	d902      	bls.n	80061b0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80061aa:	2300      	movs	r3, #0
 80061ac:	60fb      	str	r3, [r7, #12]
 80061ae:	e002      	b.n	80061b6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80061b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80061b4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	68db      	ldr	r3, [r3, #12]
 80061ba:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80061be:	d007      	beq.n	80061d0 <HAL_SPI_Init+0xa0>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	68db      	ldr	r3, [r3, #12]
 80061c4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80061c8:	d002      	beq.n	80061d0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80061e0:	431a      	orrs	r2, r3
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	691b      	ldr	r3, [r3, #16]
 80061e6:	f003 0302 	and.w	r3, r3, #2
 80061ea:	431a      	orrs	r2, r3
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	695b      	ldr	r3, [r3, #20]
 80061f0:	f003 0301 	and.w	r3, r3, #1
 80061f4:	431a      	orrs	r2, r3
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	699b      	ldr	r3, [r3, #24]
 80061fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061fe:	431a      	orrs	r2, r3
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	69db      	ldr	r3, [r3, #28]
 8006204:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006208:	431a      	orrs	r2, r3
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6a1b      	ldr	r3, [r3, #32]
 800620e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006212:	ea42 0103 	orr.w	r1, r2, r3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800621a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	430a      	orrs	r2, r1
 8006224:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	699b      	ldr	r3, [r3, #24]
 800622a:	0c1b      	lsrs	r3, r3, #16
 800622c:	f003 0204 	and.w	r2, r3, #4
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006234:	f003 0310 	and.w	r3, r3, #16
 8006238:	431a      	orrs	r2, r3
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800623e:	f003 0308 	and.w	r3, r3, #8
 8006242:	431a      	orrs	r2, r3
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	68db      	ldr	r3, [r3, #12]
 8006248:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800624c:	ea42 0103 	orr.w	r1, r2, r3
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	430a      	orrs	r2, r1
 800625c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	69da      	ldr	r2, [r3, #28]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800626c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2201      	movs	r2, #1
 8006278:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800627c:	2300      	movs	r3, #0
}
 800627e:	4618      	mov	r0, r3
 8006280:	3710      	adds	r7, #16
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}

08006286 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006286:	b580      	push	{r7, lr}
 8006288:	b082      	sub	sp, #8
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d101      	bne.n	8006298 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006294:	2301      	movs	r3, #1
 8006296:	e049      	b.n	800632c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800629e:	b2db      	uxtb	r3, r3
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d106      	bne.n	80062b2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2200      	movs	r2, #0
 80062a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f7fb fa91 	bl	80017d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2202      	movs	r2, #2
 80062b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681a      	ldr	r2, [r3, #0]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	3304      	adds	r3, #4
 80062c2:	4619      	mov	r1, r3
 80062c4:	4610      	mov	r0, r2
 80062c6:	f000 fc29 	bl	8006b1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2201      	movs	r2, #1
 80062ce:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2201      	movs	r2, #1
 80062d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2201      	movs	r2, #1
 80062de:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2201      	movs	r2, #1
 80062e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2201      	movs	r2, #1
 80062ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2201      	movs	r2, #1
 80062f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2201      	movs	r2, #1
 80062fe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2201      	movs	r2, #1
 8006306:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2201      	movs	r2, #1
 800630e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2201      	movs	r2, #1
 8006316:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2201      	movs	r2, #1
 800631e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2201      	movs	r2, #1
 8006326:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800632a:	2300      	movs	r3, #0
}
 800632c:	4618      	mov	r0, r3
 800632e:	3708      	adds	r7, #8
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}

08006334 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006334:	b480      	push	{r7}
 8006336:	b085      	sub	sp, #20
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006342:	b2db      	uxtb	r3, r3
 8006344:	2b01      	cmp	r3, #1
 8006346:	d001      	beq.n	800634c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006348:	2301      	movs	r3, #1
 800634a:	e054      	b.n	80063f6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2202      	movs	r2, #2
 8006350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	68da      	ldr	r2, [r3, #12]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f042 0201 	orr.w	r2, r2, #1
 8006362:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a26      	ldr	r2, [pc, #152]	; (8006404 <HAL_TIM_Base_Start_IT+0xd0>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d022      	beq.n	80063b4 <HAL_TIM_Base_Start_IT+0x80>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006376:	d01d      	beq.n	80063b4 <HAL_TIM_Base_Start_IT+0x80>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a22      	ldr	r2, [pc, #136]	; (8006408 <HAL_TIM_Base_Start_IT+0xd4>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d018      	beq.n	80063b4 <HAL_TIM_Base_Start_IT+0x80>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a21      	ldr	r2, [pc, #132]	; (800640c <HAL_TIM_Base_Start_IT+0xd8>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d013      	beq.n	80063b4 <HAL_TIM_Base_Start_IT+0x80>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a1f      	ldr	r2, [pc, #124]	; (8006410 <HAL_TIM_Base_Start_IT+0xdc>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d00e      	beq.n	80063b4 <HAL_TIM_Base_Start_IT+0x80>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a1e      	ldr	r2, [pc, #120]	; (8006414 <HAL_TIM_Base_Start_IT+0xe0>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d009      	beq.n	80063b4 <HAL_TIM_Base_Start_IT+0x80>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a1c      	ldr	r2, [pc, #112]	; (8006418 <HAL_TIM_Base_Start_IT+0xe4>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d004      	beq.n	80063b4 <HAL_TIM_Base_Start_IT+0x80>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a1b      	ldr	r2, [pc, #108]	; (800641c <HAL_TIM_Base_Start_IT+0xe8>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d115      	bne.n	80063e0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	689a      	ldr	r2, [r3, #8]
 80063ba:	4b19      	ldr	r3, [pc, #100]	; (8006420 <HAL_TIM_Base_Start_IT+0xec>)
 80063bc:	4013      	ands	r3, r2
 80063be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2b06      	cmp	r3, #6
 80063c4:	d015      	beq.n	80063f2 <HAL_TIM_Base_Start_IT+0xbe>
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063cc:	d011      	beq.n	80063f2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	681a      	ldr	r2, [r3, #0]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f042 0201 	orr.w	r2, r2, #1
 80063dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063de:	e008      	b.n	80063f2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f042 0201 	orr.w	r2, r2, #1
 80063ee:	601a      	str	r2, [r3, #0]
 80063f0:	e000      	b.n	80063f4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063f2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80063f4:	2300      	movs	r3, #0
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	3714      	adds	r7, #20
 80063fa:	46bd      	mov	sp, r7
 80063fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006400:	4770      	bx	lr
 8006402:	bf00      	nop
 8006404:	40010000 	.word	0x40010000
 8006408:	40000400 	.word	0x40000400
 800640c:	40000800 	.word	0x40000800
 8006410:	40000c00 	.word	0x40000c00
 8006414:	40010400 	.word	0x40010400
 8006418:	40014000 	.word	0x40014000
 800641c:	40001800 	.word	0x40001800
 8006420:	00010007 	.word	0x00010007

08006424 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b082      	sub	sp, #8
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d101      	bne.n	8006436 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	e049      	b.n	80064ca <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800643c:	b2db      	uxtb	r3, r3
 800643e:	2b00      	cmp	r3, #0
 8006440:	d106      	bne.n	8006450 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2200      	movs	r2, #0
 8006446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f7fb fa0a 	bl	8001864 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2202      	movs	r2, #2
 8006454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	3304      	adds	r3, #4
 8006460:	4619      	mov	r1, r3
 8006462:	4610      	mov	r0, r2
 8006464:	f000 fb5a 	bl	8006b1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2201      	movs	r2, #1
 800647c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2201      	movs	r2, #1
 8006484:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2201      	movs	r2, #1
 800648c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2201      	movs	r2, #1
 8006494:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2201      	movs	r2, #1
 800649c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2201      	movs	r2, #1
 80064c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80064c8:	2300      	movs	r3, #0
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	3708      	adds	r7, #8
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}

080064d2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064d2:	b580      	push	{r7, lr}
 80064d4:	b082      	sub	sp, #8
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	691b      	ldr	r3, [r3, #16]
 80064e0:	f003 0302 	and.w	r3, r3, #2
 80064e4:	2b02      	cmp	r3, #2
 80064e6:	d122      	bne.n	800652e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	68db      	ldr	r3, [r3, #12]
 80064ee:	f003 0302 	and.w	r3, r3, #2
 80064f2:	2b02      	cmp	r3, #2
 80064f4:	d11b      	bne.n	800652e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f06f 0202 	mvn.w	r2, #2
 80064fe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	699b      	ldr	r3, [r3, #24]
 800650c:	f003 0303 	and.w	r3, r3, #3
 8006510:	2b00      	cmp	r3, #0
 8006512:	d003      	beq.n	800651c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f000 fae3 	bl	8006ae0 <HAL_TIM_IC_CaptureCallback>
 800651a:	e005      	b.n	8006528 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	f000 fad5 	bl	8006acc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 fae6 	bl	8006af4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	691b      	ldr	r3, [r3, #16]
 8006534:	f003 0304 	and.w	r3, r3, #4
 8006538:	2b04      	cmp	r3, #4
 800653a:	d122      	bne.n	8006582 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	f003 0304 	and.w	r3, r3, #4
 8006546:	2b04      	cmp	r3, #4
 8006548:	d11b      	bne.n	8006582 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f06f 0204 	mvn.w	r2, #4
 8006552:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2202      	movs	r2, #2
 8006558:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	699b      	ldr	r3, [r3, #24]
 8006560:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006564:	2b00      	cmp	r3, #0
 8006566:	d003      	beq.n	8006570 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f000 fab9 	bl	8006ae0 <HAL_TIM_IC_CaptureCallback>
 800656e:	e005      	b.n	800657c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f000 faab 	bl	8006acc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 fabc 	bl	8006af4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	691b      	ldr	r3, [r3, #16]
 8006588:	f003 0308 	and.w	r3, r3, #8
 800658c:	2b08      	cmp	r3, #8
 800658e:	d122      	bne.n	80065d6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	f003 0308 	and.w	r3, r3, #8
 800659a:	2b08      	cmp	r3, #8
 800659c:	d11b      	bne.n	80065d6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f06f 0208 	mvn.w	r2, #8
 80065a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2204      	movs	r2, #4
 80065ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	69db      	ldr	r3, [r3, #28]
 80065b4:	f003 0303 	and.w	r3, r3, #3
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d003      	beq.n	80065c4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	f000 fa8f 	bl	8006ae0 <HAL_TIM_IC_CaptureCallback>
 80065c2:	e005      	b.n	80065d0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f000 fa81 	bl	8006acc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f000 fa92 	bl	8006af4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2200      	movs	r2, #0
 80065d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	691b      	ldr	r3, [r3, #16]
 80065dc:	f003 0310 	and.w	r3, r3, #16
 80065e0:	2b10      	cmp	r3, #16
 80065e2:	d122      	bne.n	800662a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	68db      	ldr	r3, [r3, #12]
 80065ea:	f003 0310 	and.w	r3, r3, #16
 80065ee:	2b10      	cmp	r3, #16
 80065f0:	d11b      	bne.n	800662a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f06f 0210 	mvn.w	r2, #16
 80065fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2208      	movs	r2, #8
 8006600:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	69db      	ldr	r3, [r3, #28]
 8006608:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800660c:	2b00      	cmp	r3, #0
 800660e:	d003      	beq.n	8006618 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	f000 fa65 	bl	8006ae0 <HAL_TIM_IC_CaptureCallback>
 8006616:	e005      	b.n	8006624 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f000 fa57 	bl	8006acc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f000 fa68 	bl	8006af4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2200      	movs	r2, #0
 8006628:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	691b      	ldr	r3, [r3, #16]
 8006630:	f003 0301 	and.w	r3, r3, #1
 8006634:	2b01      	cmp	r3, #1
 8006636:	d10e      	bne.n	8006656 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	68db      	ldr	r3, [r3, #12]
 800663e:	f003 0301 	and.w	r3, r3, #1
 8006642:	2b01      	cmp	r3, #1
 8006644:	d107      	bne.n	8006656 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f06f 0201 	mvn.w	r2, #1
 800664e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f7fa fef1 	bl	8001438 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	691b      	ldr	r3, [r3, #16]
 800665c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006660:	2b80      	cmp	r3, #128	; 0x80
 8006662:	d10e      	bne.n	8006682 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800666e:	2b80      	cmp	r3, #128	; 0x80
 8006670:	d107      	bne.n	8006682 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800667a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800667c:	6878      	ldr	r0, [r7, #4]
 800667e:	f000 fe7d 	bl	800737c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	691b      	ldr	r3, [r3, #16]
 8006688:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800668c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006690:	d10e      	bne.n	80066b0 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68db      	ldr	r3, [r3, #12]
 8006698:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800669c:	2b80      	cmp	r3, #128	; 0x80
 800669e:	d107      	bne.n	80066b0 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80066a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f000 fe70 	bl	8007390 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	691b      	ldr	r3, [r3, #16]
 80066b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ba:	2b40      	cmp	r3, #64	; 0x40
 80066bc:	d10e      	bne.n	80066dc <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	68db      	ldr	r3, [r3, #12]
 80066c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066c8:	2b40      	cmp	r3, #64	; 0x40
 80066ca:	d107      	bne.n	80066dc <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80066d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f000 fa16 	bl	8006b08 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	691b      	ldr	r3, [r3, #16]
 80066e2:	f003 0320 	and.w	r3, r3, #32
 80066e6:	2b20      	cmp	r3, #32
 80066e8:	d10e      	bne.n	8006708 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	f003 0320 	and.w	r3, r3, #32
 80066f4:	2b20      	cmp	r3, #32
 80066f6:	d107      	bne.n	8006708 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f06f 0220 	mvn.w	r2, #32
 8006700:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 fe30 	bl	8007368 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006708:	bf00      	nop
 800670a:	3708      	adds	r7, #8
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}

08006710 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b086      	sub	sp, #24
 8006714:	af00      	add	r7, sp, #0
 8006716:	60f8      	str	r0, [r7, #12]
 8006718:	60b9      	str	r1, [r7, #8]
 800671a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800671c:	2300      	movs	r3, #0
 800671e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006726:	2b01      	cmp	r3, #1
 8006728:	d101      	bne.n	800672e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800672a:	2302      	movs	r3, #2
 800672c:	e0ff      	b.n	800692e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2201      	movs	r2, #1
 8006732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2b14      	cmp	r3, #20
 800673a:	f200 80f0 	bhi.w	800691e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800673e:	a201      	add	r2, pc, #4	; (adr r2, 8006744 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006744:	08006799 	.word	0x08006799
 8006748:	0800691f 	.word	0x0800691f
 800674c:	0800691f 	.word	0x0800691f
 8006750:	0800691f 	.word	0x0800691f
 8006754:	080067d9 	.word	0x080067d9
 8006758:	0800691f 	.word	0x0800691f
 800675c:	0800691f 	.word	0x0800691f
 8006760:	0800691f 	.word	0x0800691f
 8006764:	0800681b 	.word	0x0800681b
 8006768:	0800691f 	.word	0x0800691f
 800676c:	0800691f 	.word	0x0800691f
 8006770:	0800691f 	.word	0x0800691f
 8006774:	0800685b 	.word	0x0800685b
 8006778:	0800691f 	.word	0x0800691f
 800677c:	0800691f 	.word	0x0800691f
 8006780:	0800691f 	.word	0x0800691f
 8006784:	0800689d 	.word	0x0800689d
 8006788:	0800691f 	.word	0x0800691f
 800678c:	0800691f 	.word	0x0800691f
 8006790:	0800691f 	.word	0x0800691f
 8006794:	080068dd 	.word	0x080068dd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	68b9      	ldr	r1, [r7, #8]
 800679e:	4618      	mov	r0, r3
 80067a0:	f000 fa5c 	bl	8006c5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	699a      	ldr	r2, [r3, #24]
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f042 0208 	orr.w	r2, r2, #8
 80067b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	699a      	ldr	r2, [r3, #24]
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f022 0204 	bic.w	r2, r2, #4
 80067c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	6999      	ldr	r1, [r3, #24]
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	691a      	ldr	r2, [r3, #16]
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	430a      	orrs	r2, r1
 80067d4:	619a      	str	r2, [r3, #24]
      break;
 80067d6:	e0a5      	b.n	8006924 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	68b9      	ldr	r1, [r7, #8]
 80067de:	4618      	mov	r0, r3
 80067e0:	f000 faae 	bl	8006d40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	699a      	ldr	r2, [r3, #24]
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80067f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	699a      	ldr	r2, [r3, #24]
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006802:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	6999      	ldr	r1, [r3, #24]
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	691b      	ldr	r3, [r3, #16]
 800680e:	021a      	lsls	r2, r3, #8
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	430a      	orrs	r2, r1
 8006816:	619a      	str	r2, [r3, #24]
      break;
 8006818:	e084      	b.n	8006924 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	68b9      	ldr	r1, [r7, #8]
 8006820:	4618      	mov	r0, r3
 8006822:	f000 fb05 	bl	8006e30 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	69da      	ldr	r2, [r3, #28]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f042 0208 	orr.w	r2, r2, #8
 8006834:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	69da      	ldr	r2, [r3, #28]
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f022 0204 	bic.w	r2, r2, #4
 8006844:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	69d9      	ldr	r1, [r3, #28]
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	691a      	ldr	r2, [r3, #16]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	430a      	orrs	r2, r1
 8006856:	61da      	str	r2, [r3, #28]
      break;
 8006858:	e064      	b.n	8006924 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	68b9      	ldr	r1, [r7, #8]
 8006860:	4618      	mov	r0, r3
 8006862:	f000 fb5b 	bl	8006f1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	69da      	ldr	r2, [r3, #28]
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006874:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	69da      	ldr	r2, [r3, #28]
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006884:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	69d9      	ldr	r1, [r3, #28]
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	691b      	ldr	r3, [r3, #16]
 8006890:	021a      	lsls	r2, r3, #8
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	430a      	orrs	r2, r1
 8006898:	61da      	str	r2, [r3, #28]
      break;
 800689a:	e043      	b.n	8006924 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	68b9      	ldr	r1, [r7, #8]
 80068a2:	4618      	mov	r0, r3
 80068a4:	f000 fb92 	bl	8006fcc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f042 0208 	orr.w	r2, r2, #8
 80068b6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f022 0204 	bic.w	r2, r2, #4
 80068c6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	691a      	ldr	r2, [r3, #16]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	430a      	orrs	r2, r1
 80068d8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80068da:	e023      	b.n	8006924 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	68b9      	ldr	r1, [r7, #8]
 80068e2:	4618      	mov	r0, r3
 80068e4:	f000 fbc4 	bl	8007070 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80068f6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006906:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	691b      	ldr	r3, [r3, #16]
 8006912:	021a      	lsls	r2, r3, #8
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	430a      	orrs	r2, r1
 800691a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800691c:	e002      	b.n	8006924 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800691e:	2301      	movs	r3, #1
 8006920:	75fb      	strb	r3, [r7, #23]
      break;
 8006922:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2200      	movs	r2, #0
 8006928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800692c:	7dfb      	ldrb	r3, [r7, #23]
}
 800692e:	4618      	mov	r0, r3
 8006930:	3718      	adds	r7, #24
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
 8006936:	bf00      	nop

08006938 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006942:	2300      	movs	r3, #0
 8006944:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800694c:	2b01      	cmp	r3, #1
 800694e:	d101      	bne.n	8006954 <HAL_TIM_ConfigClockSource+0x1c>
 8006950:	2302      	movs	r3, #2
 8006952:	e0b4      	b.n	8006abe <HAL_TIM_ConfigClockSource+0x186>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2201      	movs	r2, #1
 8006958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2202      	movs	r2, #2
 8006960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	689b      	ldr	r3, [r3, #8]
 800696a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800696c:	68ba      	ldr	r2, [r7, #8]
 800696e:	4b56      	ldr	r3, [pc, #344]	; (8006ac8 <HAL_TIM_ConfigClockSource+0x190>)
 8006970:	4013      	ands	r3, r2
 8006972:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800697a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	68ba      	ldr	r2, [r7, #8]
 8006982:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800698c:	d03e      	beq.n	8006a0c <HAL_TIM_ConfigClockSource+0xd4>
 800698e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006992:	f200 8087 	bhi.w	8006aa4 <HAL_TIM_ConfigClockSource+0x16c>
 8006996:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800699a:	f000 8086 	beq.w	8006aaa <HAL_TIM_ConfigClockSource+0x172>
 800699e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069a2:	d87f      	bhi.n	8006aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80069a4:	2b70      	cmp	r3, #112	; 0x70
 80069a6:	d01a      	beq.n	80069de <HAL_TIM_ConfigClockSource+0xa6>
 80069a8:	2b70      	cmp	r3, #112	; 0x70
 80069aa:	d87b      	bhi.n	8006aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80069ac:	2b60      	cmp	r3, #96	; 0x60
 80069ae:	d050      	beq.n	8006a52 <HAL_TIM_ConfigClockSource+0x11a>
 80069b0:	2b60      	cmp	r3, #96	; 0x60
 80069b2:	d877      	bhi.n	8006aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80069b4:	2b50      	cmp	r3, #80	; 0x50
 80069b6:	d03c      	beq.n	8006a32 <HAL_TIM_ConfigClockSource+0xfa>
 80069b8:	2b50      	cmp	r3, #80	; 0x50
 80069ba:	d873      	bhi.n	8006aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80069bc:	2b40      	cmp	r3, #64	; 0x40
 80069be:	d058      	beq.n	8006a72 <HAL_TIM_ConfigClockSource+0x13a>
 80069c0:	2b40      	cmp	r3, #64	; 0x40
 80069c2:	d86f      	bhi.n	8006aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80069c4:	2b30      	cmp	r3, #48	; 0x30
 80069c6:	d064      	beq.n	8006a92 <HAL_TIM_ConfigClockSource+0x15a>
 80069c8:	2b30      	cmp	r3, #48	; 0x30
 80069ca:	d86b      	bhi.n	8006aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80069cc:	2b20      	cmp	r3, #32
 80069ce:	d060      	beq.n	8006a92 <HAL_TIM_ConfigClockSource+0x15a>
 80069d0:	2b20      	cmp	r3, #32
 80069d2:	d867      	bhi.n	8006aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d05c      	beq.n	8006a92 <HAL_TIM_ConfigClockSource+0x15a>
 80069d8:	2b10      	cmp	r3, #16
 80069da:	d05a      	beq.n	8006a92 <HAL_TIM_ConfigClockSource+0x15a>
 80069dc:	e062      	b.n	8006aa4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6818      	ldr	r0, [r3, #0]
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	6899      	ldr	r1, [r3, #8]
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	685a      	ldr	r2, [r3, #4]
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	68db      	ldr	r3, [r3, #12]
 80069ee:	f000 fc0d 	bl	800720c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006a00:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	68ba      	ldr	r2, [r7, #8]
 8006a08:	609a      	str	r2, [r3, #8]
      break;
 8006a0a:	e04f      	b.n	8006aac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6818      	ldr	r0, [r3, #0]
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	6899      	ldr	r1, [r3, #8]
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	685a      	ldr	r2, [r3, #4]
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	68db      	ldr	r3, [r3, #12]
 8006a1c:	f000 fbf6 	bl	800720c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	689a      	ldr	r2, [r3, #8]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006a2e:	609a      	str	r2, [r3, #8]
      break;
 8006a30:	e03c      	b.n	8006aac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6818      	ldr	r0, [r3, #0]
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	6859      	ldr	r1, [r3, #4]
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	68db      	ldr	r3, [r3, #12]
 8006a3e:	461a      	mov	r2, r3
 8006a40:	f000 fb6a 	bl	8007118 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	2150      	movs	r1, #80	; 0x50
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	f000 fbc3 	bl	80071d6 <TIM_ITRx_SetConfig>
      break;
 8006a50:	e02c      	b.n	8006aac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6818      	ldr	r0, [r3, #0]
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	6859      	ldr	r1, [r3, #4]
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	68db      	ldr	r3, [r3, #12]
 8006a5e:	461a      	mov	r2, r3
 8006a60:	f000 fb89 	bl	8007176 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	2160      	movs	r1, #96	; 0x60
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f000 fbb3 	bl	80071d6 <TIM_ITRx_SetConfig>
      break;
 8006a70:	e01c      	b.n	8006aac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6818      	ldr	r0, [r3, #0]
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	6859      	ldr	r1, [r3, #4]
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	68db      	ldr	r3, [r3, #12]
 8006a7e:	461a      	mov	r2, r3
 8006a80:	f000 fb4a 	bl	8007118 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	2140      	movs	r1, #64	; 0x40
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f000 fba3 	bl	80071d6 <TIM_ITRx_SetConfig>
      break;
 8006a90:	e00c      	b.n	8006aac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681a      	ldr	r2, [r3, #0]
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4619      	mov	r1, r3
 8006a9c:	4610      	mov	r0, r2
 8006a9e:	f000 fb9a 	bl	80071d6 <TIM_ITRx_SetConfig>
      break;
 8006aa2:	e003      	b.n	8006aac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	73fb      	strb	r3, [r7, #15]
      break;
 8006aa8:	e000      	b.n	8006aac <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006aaa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2201      	movs	r2, #1
 8006ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	3710      	adds	r7, #16
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bd80      	pop	{r7, pc}
 8006ac6:	bf00      	nop
 8006ac8:	fffeff88 	.word	0xfffeff88

08006acc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b083      	sub	sp, #12
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ad4:	bf00      	nop
 8006ad6:	370c      	adds	r7, #12
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ade:	4770      	bx	lr

08006ae0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b083      	sub	sp, #12
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ae8:	bf00      	nop
 8006aea:	370c      	adds	r7, #12
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr

08006af4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b083      	sub	sp, #12
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006afc:	bf00      	nop
 8006afe:	370c      	adds	r7, #12
 8006b00:	46bd      	mov	sp, r7
 8006b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b06:	4770      	bx	lr

08006b08 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b083      	sub	sp, #12
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b10:	bf00      	nop
 8006b12:	370c      	adds	r7, #12
 8006b14:	46bd      	mov	sp, r7
 8006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1a:	4770      	bx	lr

08006b1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b085      	sub	sp, #20
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4a40      	ldr	r2, [pc, #256]	; (8006c30 <TIM_Base_SetConfig+0x114>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d013      	beq.n	8006b5c <TIM_Base_SetConfig+0x40>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b3a:	d00f      	beq.n	8006b5c <TIM_Base_SetConfig+0x40>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4a3d      	ldr	r2, [pc, #244]	; (8006c34 <TIM_Base_SetConfig+0x118>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d00b      	beq.n	8006b5c <TIM_Base_SetConfig+0x40>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a3c      	ldr	r2, [pc, #240]	; (8006c38 <TIM_Base_SetConfig+0x11c>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d007      	beq.n	8006b5c <TIM_Base_SetConfig+0x40>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	4a3b      	ldr	r2, [pc, #236]	; (8006c3c <TIM_Base_SetConfig+0x120>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d003      	beq.n	8006b5c <TIM_Base_SetConfig+0x40>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	4a3a      	ldr	r2, [pc, #232]	; (8006c40 <TIM_Base_SetConfig+0x124>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d108      	bne.n	8006b6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	68fa      	ldr	r2, [r7, #12]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	4a2f      	ldr	r2, [pc, #188]	; (8006c30 <TIM_Base_SetConfig+0x114>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d02b      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b7c:	d027      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	4a2c      	ldr	r2, [pc, #176]	; (8006c34 <TIM_Base_SetConfig+0x118>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d023      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	4a2b      	ldr	r2, [pc, #172]	; (8006c38 <TIM_Base_SetConfig+0x11c>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d01f      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	4a2a      	ldr	r2, [pc, #168]	; (8006c3c <TIM_Base_SetConfig+0x120>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d01b      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	4a29      	ldr	r2, [pc, #164]	; (8006c40 <TIM_Base_SetConfig+0x124>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d017      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	4a28      	ldr	r2, [pc, #160]	; (8006c44 <TIM_Base_SetConfig+0x128>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d013      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	4a27      	ldr	r2, [pc, #156]	; (8006c48 <TIM_Base_SetConfig+0x12c>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d00f      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	4a26      	ldr	r2, [pc, #152]	; (8006c4c <TIM_Base_SetConfig+0x130>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d00b      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	4a25      	ldr	r2, [pc, #148]	; (8006c50 <TIM_Base_SetConfig+0x134>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d007      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	4a24      	ldr	r2, [pc, #144]	; (8006c54 <TIM_Base_SetConfig+0x138>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d003      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	4a23      	ldr	r2, [pc, #140]	; (8006c58 <TIM_Base_SetConfig+0x13c>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d108      	bne.n	8006be0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	68db      	ldr	r3, [r3, #12]
 8006bda:	68fa      	ldr	r2, [r7, #12]
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	695b      	ldr	r3, [r3, #20]
 8006bea:	4313      	orrs	r3, r2
 8006bec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	68fa      	ldr	r2, [r7, #12]
 8006bf2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	689a      	ldr	r2, [r3, #8]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	4a0a      	ldr	r2, [pc, #40]	; (8006c30 <TIM_Base_SetConfig+0x114>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d003      	beq.n	8006c14 <TIM_Base_SetConfig+0xf8>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	4a0c      	ldr	r2, [pc, #48]	; (8006c40 <TIM_Base_SetConfig+0x124>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d103      	bne.n	8006c1c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	691a      	ldr	r2, [r3, #16]
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	615a      	str	r2, [r3, #20]
}
 8006c22:	bf00      	nop
 8006c24:	3714      	adds	r7, #20
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr
 8006c2e:	bf00      	nop
 8006c30:	40010000 	.word	0x40010000
 8006c34:	40000400 	.word	0x40000400
 8006c38:	40000800 	.word	0x40000800
 8006c3c:	40000c00 	.word	0x40000c00
 8006c40:	40010400 	.word	0x40010400
 8006c44:	40014000 	.word	0x40014000
 8006c48:	40014400 	.word	0x40014400
 8006c4c:	40014800 	.word	0x40014800
 8006c50:	40001800 	.word	0x40001800
 8006c54:	40001c00 	.word	0x40001c00
 8006c58:	40002000 	.word	0x40002000

08006c5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b087      	sub	sp, #28
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6a1b      	ldr	r3, [r3, #32]
 8006c6a:	f023 0201 	bic.w	r2, r3, #1
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6a1b      	ldr	r3, [r3, #32]
 8006c76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	699b      	ldr	r3, [r3, #24]
 8006c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006c84:	68fa      	ldr	r2, [r7, #12]
 8006c86:	4b2b      	ldr	r3, [pc, #172]	; (8006d34 <TIM_OC1_SetConfig+0xd8>)
 8006c88:	4013      	ands	r3, r2
 8006c8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	f023 0303 	bic.w	r3, r3, #3
 8006c92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	68fa      	ldr	r2, [r7, #12]
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	f023 0302 	bic.w	r3, r3, #2
 8006ca4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	689b      	ldr	r3, [r3, #8]
 8006caa:	697a      	ldr	r2, [r7, #20]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	4a21      	ldr	r2, [pc, #132]	; (8006d38 <TIM_OC1_SetConfig+0xdc>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d003      	beq.n	8006cc0 <TIM_OC1_SetConfig+0x64>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	4a20      	ldr	r2, [pc, #128]	; (8006d3c <TIM_OC1_SetConfig+0xe0>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d10c      	bne.n	8006cda <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	f023 0308 	bic.w	r3, r3, #8
 8006cc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	68db      	ldr	r3, [r3, #12]
 8006ccc:	697a      	ldr	r2, [r7, #20]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	f023 0304 	bic.w	r3, r3, #4
 8006cd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a16      	ldr	r2, [pc, #88]	; (8006d38 <TIM_OC1_SetConfig+0xdc>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d003      	beq.n	8006cea <TIM_OC1_SetConfig+0x8e>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	4a15      	ldr	r2, [pc, #84]	; (8006d3c <TIM_OC1_SetConfig+0xe0>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d111      	bne.n	8006d0e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006cea:	693b      	ldr	r3, [r7, #16]
 8006cec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006cf0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006cf8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	695b      	ldr	r3, [r3, #20]
 8006cfe:	693a      	ldr	r2, [r7, #16]
 8006d00:	4313      	orrs	r3, r2
 8006d02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	699b      	ldr	r3, [r3, #24]
 8006d08:	693a      	ldr	r2, [r7, #16]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	693a      	ldr	r2, [r7, #16]
 8006d12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	68fa      	ldr	r2, [r7, #12]
 8006d18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	685a      	ldr	r2, [r3, #4]
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	697a      	ldr	r2, [r7, #20]
 8006d26:	621a      	str	r2, [r3, #32]
}
 8006d28:	bf00      	nop
 8006d2a:	371c      	adds	r7, #28
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d32:	4770      	bx	lr
 8006d34:	fffeff8f 	.word	0xfffeff8f
 8006d38:	40010000 	.word	0x40010000
 8006d3c:	40010400 	.word	0x40010400

08006d40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b087      	sub	sp, #28
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6a1b      	ldr	r3, [r3, #32]
 8006d4e:	f023 0210 	bic.w	r2, r3, #16
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6a1b      	ldr	r3, [r3, #32]
 8006d5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	699b      	ldr	r3, [r3, #24]
 8006d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006d68:	68fa      	ldr	r2, [r7, #12]
 8006d6a:	4b2e      	ldr	r3, [pc, #184]	; (8006e24 <TIM_OC2_SetConfig+0xe4>)
 8006d6c:	4013      	ands	r3, r2
 8006d6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	021b      	lsls	r3, r3, #8
 8006d7e:	68fa      	ldr	r2, [r7, #12]
 8006d80:	4313      	orrs	r3, r2
 8006d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	f023 0320 	bic.w	r3, r3, #32
 8006d8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	689b      	ldr	r3, [r3, #8]
 8006d90:	011b      	lsls	r3, r3, #4
 8006d92:	697a      	ldr	r2, [r7, #20]
 8006d94:	4313      	orrs	r3, r2
 8006d96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a23      	ldr	r2, [pc, #140]	; (8006e28 <TIM_OC2_SetConfig+0xe8>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d003      	beq.n	8006da8 <TIM_OC2_SetConfig+0x68>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	4a22      	ldr	r2, [pc, #136]	; (8006e2c <TIM_OC2_SetConfig+0xec>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d10d      	bne.n	8006dc4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006dae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	68db      	ldr	r3, [r3, #12]
 8006db4:	011b      	lsls	r3, r3, #4
 8006db6:	697a      	ldr	r2, [r7, #20]
 8006db8:	4313      	orrs	r3, r2
 8006dba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006dc2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	4a18      	ldr	r2, [pc, #96]	; (8006e28 <TIM_OC2_SetConfig+0xe8>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d003      	beq.n	8006dd4 <TIM_OC2_SetConfig+0x94>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	4a17      	ldr	r2, [pc, #92]	; (8006e2c <TIM_OC2_SetConfig+0xec>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d113      	bne.n	8006dfc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006dda:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006de2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	695b      	ldr	r3, [r3, #20]
 8006de8:	009b      	lsls	r3, r3, #2
 8006dea:	693a      	ldr	r2, [r7, #16]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	699b      	ldr	r3, [r3, #24]
 8006df4:	009b      	lsls	r3, r3, #2
 8006df6:	693a      	ldr	r2, [r7, #16]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	693a      	ldr	r2, [r7, #16]
 8006e00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	68fa      	ldr	r2, [r7, #12]
 8006e06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	685a      	ldr	r2, [r3, #4]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	697a      	ldr	r2, [r7, #20]
 8006e14:	621a      	str	r2, [r3, #32]
}
 8006e16:	bf00      	nop
 8006e18:	371c      	adds	r7, #28
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e20:	4770      	bx	lr
 8006e22:	bf00      	nop
 8006e24:	feff8fff 	.word	0xfeff8fff
 8006e28:	40010000 	.word	0x40010000
 8006e2c:	40010400 	.word	0x40010400

08006e30 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b087      	sub	sp, #28
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
 8006e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6a1b      	ldr	r3, [r3, #32]
 8006e3e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6a1b      	ldr	r3, [r3, #32]
 8006e4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	69db      	ldr	r3, [r3, #28]
 8006e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006e58:	68fa      	ldr	r2, [r7, #12]
 8006e5a:	4b2d      	ldr	r3, [pc, #180]	; (8006f10 <TIM_OC3_SetConfig+0xe0>)
 8006e5c:	4013      	ands	r3, r2
 8006e5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	f023 0303 	bic.w	r3, r3, #3
 8006e66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	68fa      	ldr	r2, [r7, #12]
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006e78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	021b      	lsls	r3, r3, #8
 8006e80:	697a      	ldr	r2, [r7, #20]
 8006e82:	4313      	orrs	r3, r2
 8006e84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	4a22      	ldr	r2, [pc, #136]	; (8006f14 <TIM_OC3_SetConfig+0xe4>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d003      	beq.n	8006e96 <TIM_OC3_SetConfig+0x66>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4a21      	ldr	r2, [pc, #132]	; (8006f18 <TIM_OC3_SetConfig+0xe8>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d10d      	bne.n	8006eb2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	68db      	ldr	r3, [r3, #12]
 8006ea2:	021b      	lsls	r3, r3, #8
 8006ea4:	697a      	ldr	r2, [r7, #20]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006eb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	4a17      	ldr	r2, [pc, #92]	; (8006f14 <TIM_OC3_SetConfig+0xe4>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d003      	beq.n	8006ec2 <TIM_OC3_SetConfig+0x92>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	4a16      	ldr	r2, [pc, #88]	; (8006f18 <TIM_OC3_SetConfig+0xe8>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d113      	bne.n	8006eea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ec8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ed0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	695b      	ldr	r3, [r3, #20]
 8006ed6:	011b      	lsls	r3, r3, #4
 8006ed8:	693a      	ldr	r2, [r7, #16]
 8006eda:	4313      	orrs	r3, r2
 8006edc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	699b      	ldr	r3, [r3, #24]
 8006ee2:	011b      	lsls	r3, r3, #4
 8006ee4:	693a      	ldr	r2, [r7, #16]
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	693a      	ldr	r2, [r7, #16]
 8006eee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	68fa      	ldr	r2, [r7, #12]
 8006ef4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	685a      	ldr	r2, [r3, #4]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	697a      	ldr	r2, [r7, #20]
 8006f02:	621a      	str	r2, [r3, #32]
}
 8006f04:	bf00      	nop
 8006f06:	371c      	adds	r7, #28
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr
 8006f10:	fffeff8f 	.word	0xfffeff8f
 8006f14:	40010000 	.word	0x40010000
 8006f18:	40010400 	.word	0x40010400

08006f1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b087      	sub	sp, #28
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
 8006f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6a1b      	ldr	r3, [r3, #32]
 8006f2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6a1b      	ldr	r3, [r3, #32]
 8006f36:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	69db      	ldr	r3, [r3, #28]
 8006f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006f44:	68fa      	ldr	r2, [r7, #12]
 8006f46:	4b1e      	ldr	r3, [pc, #120]	; (8006fc0 <TIM_OC4_SetConfig+0xa4>)
 8006f48:	4013      	ands	r3, r2
 8006f4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	021b      	lsls	r3, r3, #8
 8006f5a:	68fa      	ldr	r2, [r7, #12]
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	689b      	ldr	r3, [r3, #8]
 8006f6c:	031b      	lsls	r3, r3, #12
 8006f6e:	693a      	ldr	r2, [r7, #16]
 8006f70:	4313      	orrs	r3, r2
 8006f72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a13      	ldr	r2, [pc, #76]	; (8006fc4 <TIM_OC4_SetConfig+0xa8>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d003      	beq.n	8006f84 <TIM_OC4_SetConfig+0x68>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a12      	ldr	r2, [pc, #72]	; (8006fc8 <TIM_OC4_SetConfig+0xac>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d109      	bne.n	8006f98 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	695b      	ldr	r3, [r3, #20]
 8006f90:	019b      	lsls	r3, r3, #6
 8006f92:	697a      	ldr	r2, [r7, #20]
 8006f94:	4313      	orrs	r3, r2
 8006f96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	697a      	ldr	r2, [r7, #20]
 8006f9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	68fa      	ldr	r2, [r7, #12]
 8006fa2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	685a      	ldr	r2, [r3, #4]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	693a      	ldr	r2, [r7, #16]
 8006fb0:	621a      	str	r2, [r3, #32]
}
 8006fb2:	bf00      	nop
 8006fb4:	371c      	adds	r7, #28
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbc:	4770      	bx	lr
 8006fbe:	bf00      	nop
 8006fc0:	feff8fff 	.word	0xfeff8fff
 8006fc4:	40010000 	.word	0x40010000
 8006fc8:	40010400 	.word	0x40010400

08006fcc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b087      	sub	sp, #28
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
 8006fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6a1b      	ldr	r3, [r3, #32]
 8006fda:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a1b      	ldr	r3, [r3, #32]
 8006fe6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006ff4:	68fa      	ldr	r2, [r7, #12]
 8006ff6:	4b1b      	ldr	r3, [pc, #108]	; (8007064 <TIM_OC5_SetConfig+0x98>)
 8006ff8:	4013      	ands	r3, r2
 8006ffa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	68fa      	ldr	r2, [r7, #12]
 8007002:	4313      	orrs	r3, r2
 8007004:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800700c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	689b      	ldr	r3, [r3, #8]
 8007012:	041b      	lsls	r3, r3, #16
 8007014:	693a      	ldr	r2, [r7, #16]
 8007016:	4313      	orrs	r3, r2
 8007018:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	4a12      	ldr	r2, [pc, #72]	; (8007068 <TIM_OC5_SetConfig+0x9c>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d003      	beq.n	800702a <TIM_OC5_SetConfig+0x5e>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	4a11      	ldr	r2, [pc, #68]	; (800706c <TIM_OC5_SetConfig+0xa0>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d109      	bne.n	800703e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800702a:	697b      	ldr	r3, [r7, #20]
 800702c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007030:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	695b      	ldr	r3, [r3, #20]
 8007036:	021b      	lsls	r3, r3, #8
 8007038:	697a      	ldr	r2, [r7, #20]
 800703a:	4313      	orrs	r3, r2
 800703c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	697a      	ldr	r2, [r7, #20]
 8007042:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	68fa      	ldr	r2, [r7, #12]
 8007048:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	685a      	ldr	r2, [r3, #4]
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	693a      	ldr	r2, [r7, #16]
 8007056:	621a      	str	r2, [r3, #32]
}
 8007058:	bf00      	nop
 800705a:	371c      	adds	r7, #28
 800705c:	46bd      	mov	sp, r7
 800705e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007062:	4770      	bx	lr
 8007064:	fffeff8f 	.word	0xfffeff8f
 8007068:	40010000 	.word	0x40010000
 800706c:	40010400 	.word	0x40010400

08007070 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007070:	b480      	push	{r7}
 8007072:	b087      	sub	sp, #28
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
 8007078:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6a1b      	ldr	r3, [r3, #32]
 800707e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6a1b      	ldr	r3, [r3, #32]
 800708a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007098:	68fa      	ldr	r2, [r7, #12]
 800709a:	4b1c      	ldr	r3, [pc, #112]	; (800710c <TIM_OC6_SetConfig+0x9c>)
 800709c:	4013      	ands	r3, r2
 800709e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	021b      	lsls	r3, r3, #8
 80070a6:	68fa      	ldr	r2, [r7, #12]
 80070a8:	4313      	orrs	r3, r2
 80070aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80070b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	689b      	ldr	r3, [r3, #8]
 80070b8:	051b      	lsls	r3, r3, #20
 80070ba:	693a      	ldr	r2, [r7, #16]
 80070bc:	4313      	orrs	r3, r2
 80070be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	4a13      	ldr	r2, [pc, #76]	; (8007110 <TIM_OC6_SetConfig+0xa0>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d003      	beq.n	80070d0 <TIM_OC6_SetConfig+0x60>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	4a12      	ldr	r2, [pc, #72]	; (8007114 <TIM_OC6_SetConfig+0xa4>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d109      	bne.n	80070e4 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80070d6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	695b      	ldr	r3, [r3, #20]
 80070dc:	029b      	lsls	r3, r3, #10
 80070de:	697a      	ldr	r2, [r7, #20]
 80070e0:	4313      	orrs	r3, r2
 80070e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	697a      	ldr	r2, [r7, #20]
 80070e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	68fa      	ldr	r2, [r7, #12]
 80070ee:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	685a      	ldr	r2, [r3, #4]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	693a      	ldr	r2, [r7, #16]
 80070fc:	621a      	str	r2, [r3, #32]
}
 80070fe:	bf00      	nop
 8007100:	371c      	adds	r7, #28
 8007102:	46bd      	mov	sp, r7
 8007104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007108:	4770      	bx	lr
 800710a:	bf00      	nop
 800710c:	feff8fff 	.word	0xfeff8fff
 8007110:	40010000 	.word	0x40010000
 8007114:	40010400 	.word	0x40010400

08007118 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007118:	b480      	push	{r7}
 800711a:	b087      	sub	sp, #28
 800711c:	af00      	add	r7, sp, #0
 800711e:	60f8      	str	r0, [r7, #12]
 8007120:	60b9      	str	r1, [r7, #8]
 8007122:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	6a1b      	ldr	r3, [r3, #32]
 8007128:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	6a1b      	ldr	r3, [r3, #32]
 800712e:	f023 0201 	bic.w	r2, r3, #1
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	699b      	ldr	r3, [r3, #24]
 800713a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800713c:	693b      	ldr	r3, [r7, #16]
 800713e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007142:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	011b      	lsls	r3, r3, #4
 8007148:	693a      	ldr	r2, [r7, #16]
 800714a:	4313      	orrs	r3, r2
 800714c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	f023 030a 	bic.w	r3, r3, #10
 8007154:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007156:	697a      	ldr	r2, [r7, #20]
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	4313      	orrs	r3, r2
 800715c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	693a      	ldr	r2, [r7, #16]
 8007162:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	697a      	ldr	r2, [r7, #20]
 8007168:	621a      	str	r2, [r3, #32]
}
 800716a:	bf00      	nop
 800716c:	371c      	adds	r7, #28
 800716e:	46bd      	mov	sp, r7
 8007170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007174:	4770      	bx	lr

08007176 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007176:	b480      	push	{r7}
 8007178:	b087      	sub	sp, #28
 800717a:	af00      	add	r7, sp, #0
 800717c:	60f8      	str	r0, [r7, #12]
 800717e:	60b9      	str	r1, [r7, #8]
 8007180:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	6a1b      	ldr	r3, [r3, #32]
 8007186:	f023 0210 	bic.w	r2, r3, #16
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	699b      	ldr	r3, [r3, #24]
 8007192:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	6a1b      	ldr	r3, [r3, #32]
 8007198:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80071a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	031b      	lsls	r3, r3, #12
 80071a6:	697a      	ldr	r2, [r7, #20]
 80071a8:	4313      	orrs	r3, r2
 80071aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80071b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	011b      	lsls	r3, r3, #4
 80071b8:	693a      	ldr	r2, [r7, #16]
 80071ba:	4313      	orrs	r3, r2
 80071bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	697a      	ldr	r2, [r7, #20]
 80071c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	693a      	ldr	r2, [r7, #16]
 80071c8:	621a      	str	r2, [r3, #32]
}
 80071ca:	bf00      	nop
 80071cc:	371c      	adds	r7, #28
 80071ce:	46bd      	mov	sp, r7
 80071d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d4:	4770      	bx	lr

080071d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80071d6:	b480      	push	{r7}
 80071d8:	b085      	sub	sp, #20
 80071da:	af00      	add	r7, sp, #0
 80071dc:	6078      	str	r0, [r7, #4]
 80071de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80071ee:	683a      	ldr	r2, [r7, #0]
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	4313      	orrs	r3, r2
 80071f4:	f043 0307 	orr.w	r3, r3, #7
 80071f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	68fa      	ldr	r2, [r7, #12]
 80071fe:	609a      	str	r2, [r3, #8]
}
 8007200:	bf00      	nop
 8007202:	3714      	adds	r7, #20
 8007204:	46bd      	mov	sp, r7
 8007206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720a:	4770      	bx	lr

0800720c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800720c:	b480      	push	{r7}
 800720e:	b087      	sub	sp, #28
 8007210:	af00      	add	r7, sp, #0
 8007212:	60f8      	str	r0, [r7, #12]
 8007214:	60b9      	str	r1, [r7, #8]
 8007216:	607a      	str	r2, [r7, #4]
 8007218:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007226:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	021a      	lsls	r2, r3, #8
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	431a      	orrs	r2, r3
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	4313      	orrs	r3, r2
 8007234:	697a      	ldr	r2, [r7, #20]
 8007236:	4313      	orrs	r3, r2
 8007238:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	697a      	ldr	r2, [r7, #20]
 800723e:	609a      	str	r2, [r3, #8]
}
 8007240:	bf00      	nop
 8007242:	371c      	adds	r7, #28
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr

0800724c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800724c:	b480      	push	{r7}
 800724e:	b085      	sub	sp, #20
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
 8007254:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800725c:	2b01      	cmp	r3, #1
 800725e:	d101      	bne.n	8007264 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007260:	2302      	movs	r3, #2
 8007262:	e06d      	b.n	8007340 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2201      	movs	r2, #1
 8007268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2202      	movs	r2, #2
 8007270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	685b      	ldr	r3, [r3, #4]
 800727a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	689b      	ldr	r3, [r3, #8]
 8007282:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4a30      	ldr	r2, [pc, #192]	; (800734c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d004      	beq.n	8007298 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4a2f      	ldr	r2, [pc, #188]	; (8007350 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d108      	bne.n	80072aa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800729e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	68fa      	ldr	r2, [r7, #12]
 80072a6:	4313      	orrs	r3, r2
 80072a8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072b0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	68fa      	ldr	r2, [r7, #12]
 80072b8:	4313      	orrs	r3, r2
 80072ba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	68fa      	ldr	r2, [r7, #12]
 80072c2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a20      	ldr	r2, [pc, #128]	; (800734c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d022      	beq.n	8007314 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072d6:	d01d      	beq.n	8007314 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a1d      	ldr	r2, [pc, #116]	; (8007354 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d018      	beq.n	8007314 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a1c      	ldr	r2, [pc, #112]	; (8007358 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d013      	beq.n	8007314 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a1a      	ldr	r2, [pc, #104]	; (800735c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d00e      	beq.n	8007314 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a15      	ldr	r2, [pc, #84]	; (8007350 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d009      	beq.n	8007314 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a16      	ldr	r2, [pc, #88]	; (8007360 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d004      	beq.n	8007314 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4a15      	ldr	r2, [pc, #84]	; (8007364 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d10c      	bne.n	800732e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800731a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	68ba      	ldr	r2, [r7, #8]
 8007322:	4313      	orrs	r3, r2
 8007324:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	68ba      	ldr	r2, [r7, #8]
 800732c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2201      	movs	r2, #1
 8007332:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2200      	movs	r2, #0
 800733a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800733e:	2300      	movs	r3, #0
}
 8007340:	4618      	mov	r0, r3
 8007342:	3714      	adds	r7, #20
 8007344:	46bd      	mov	sp, r7
 8007346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734a:	4770      	bx	lr
 800734c:	40010000 	.word	0x40010000
 8007350:	40010400 	.word	0x40010400
 8007354:	40000400 	.word	0x40000400
 8007358:	40000800 	.word	0x40000800
 800735c:	40000c00 	.word	0x40000c00
 8007360:	40014000 	.word	0x40014000
 8007364:	40001800 	.word	0x40001800

08007368 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007368:	b480      	push	{r7}
 800736a:	b083      	sub	sp, #12
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007370:	bf00      	nop
 8007372:	370c      	adds	r7, #12
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr

0800737c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800737c:	b480      	push	{r7}
 800737e:	b083      	sub	sp, #12
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007384:	bf00      	nop
 8007386:	370c      	adds	r7, #12
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr

08007390 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007390:	b480      	push	{r7}
 8007392:	b083      	sub	sp, #12
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007398:	bf00      	nop
 800739a:	370c      	adds	r7, #12
 800739c:	46bd      	mov	sp, r7
 800739e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a2:	4770      	bx	lr

080073a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b082      	sub	sp, #8
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d101      	bne.n	80073b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80073b2:	2301      	movs	r3, #1
 80073b4:	e040      	b.n	8007438 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d106      	bne.n	80073cc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2200      	movs	r2, #0
 80073c2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f7fa fb28 	bl	8001a1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2224      	movs	r2, #36	; 0x24
 80073d0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	681a      	ldr	r2, [r3, #0]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f022 0201 	bic.w	r2, r2, #1
 80073e0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 f82c 	bl	8007440 <UART_SetConfig>
 80073e8:	4603      	mov	r3, r0
 80073ea:	2b01      	cmp	r3, #1
 80073ec:	d101      	bne.n	80073f2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80073ee:	2301      	movs	r3, #1
 80073f0:	e022      	b.n	8007438 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d002      	beq.n	8007400 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 fa82 	bl	8007904 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	685a      	ldr	r2, [r3, #4]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800740e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	689a      	ldr	r2, [r3, #8]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800741e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	681a      	ldr	r2, [r3, #0]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f042 0201 	orr.w	r2, r2, #1
 800742e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f000 fb09 	bl	8007a48 <UART_CheckIdleState>
 8007436:	4603      	mov	r3, r0
}
 8007438:	4618      	mov	r0, r3
 800743a:	3708      	adds	r7, #8
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}

08007440 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b088      	sub	sp, #32
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007448:	2300      	movs	r3, #0
 800744a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	689a      	ldr	r2, [r3, #8]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	691b      	ldr	r3, [r3, #16]
 8007454:	431a      	orrs	r2, r3
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	695b      	ldr	r3, [r3, #20]
 800745a:	431a      	orrs	r2, r3
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	69db      	ldr	r3, [r3, #28]
 8007460:	4313      	orrs	r3, r2
 8007462:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	4ba7      	ldr	r3, [pc, #668]	; (8007708 <UART_SetConfig+0x2c8>)
 800746c:	4013      	ands	r3, r2
 800746e:	687a      	ldr	r2, [r7, #4]
 8007470:	6812      	ldr	r2, [r2, #0]
 8007472:	6979      	ldr	r1, [r7, #20]
 8007474:	430b      	orrs	r3, r1
 8007476:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	685b      	ldr	r3, [r3, #4]
 800747e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	68da      	ldr	r2, [r3, #12]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	430a      	orrs	r2, r1
 800748c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	699b      	ldr	r3, [r3, #24]
 8007492:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6a1b      	ldr	r3, [r3, #32]
 8007498:	697a      	ldr	r2, [r7, #20]
 800749a:	4313      	orrs	r3, r2
 800749c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	689b      	ldr	r3, [r3, #8]
 80074a4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	697a      	ldr	r2, [r7, #20]
 80074ae:	430a      	orrs	r2, r1
 80074b0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a95      	ldr	r2, [pc, #596]	; (800770c <UART_SetConfig+0x2cc>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d120      	bne.n	80074fe <UART_SetConfig+0xbe>
 80074bc:	4b94      	ldr	r3, [pc, #592]	; (8007710 <UART_SetConfig+0x2d0>)
 80074be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074c2:	f003 0303 	and.w	r3, r3, #3
 80074c6:	2b03      	cmp	r3, #3
 80074c8:	d816      	bhi.n	80074f8 <UART_SetConfig+0xb8>
 80074ca:	a201      	add	r2, pc, #4	; (adr r2, 80074d0 <UART_SetConfig+0x90>)
 80074cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074d0:	080074e1 	.word	0x080074e1
 80074d4:	080074ed 	.word	0x080074ed
 80074d8:	080074e7 	.word	0x080074e7
 80074dc:	080074f3 	.word	0x080074f3
 80074e0:	2301      	movs	r3, #1
 80074e2:	77fb      	strb	r3, [r7, #31]
 80074e4:	e14f      	b.n	8007786 <UART_SetConfig+0x346>
 80074e6:	2302      	movs	r3, #2
 80074e8:	77fb      	strb	r3, [r7, #31]
 80074ea:	e14c      	b.n	8007786 <UART_SetConfig+0x346>
 80074ec:	2304      	movs	r3, #4
 80074ee:	77fb      	strb	r3, [r7, #31]
 80074f0:	e149      	b.n	8007786 <UART_SetConfig+0x346>
 80074f2:	2308      	movs	r3, #8
 80074f4:	77fb      	strb	r3, [r7, #31]
 80074f6:	e146      	b.n	8007786 <UART_SetConfig+0x346>
 80074f8:	2310      	movs	r3, #16
 80074fa:	77fb      	strb	r3, [r7, #31]
 80074fc:	e143      	b.n	8007786 <UART_SetConfig+0x346>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a84      	ldr	r2, [pc, #528]	; (8007714 <UART_SetConfig+0x2d4>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d132      	bne.n	800756e <UART_SetConfig+0x12e>
 8007508:	4b81      	ldr	r3, [pc, #516]	; (8007710 <UART_SetConfig+0x2d0>)
 800750a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800750e:	f003 030c 	and.w	r3, r3, #12
 8007512:	2b0c      	cmp	r3, #12
 8007514:	d828      	bhi.n	8007568 <UART_SetConfig+0x128>
 8007516:	a201      	add	r2, pc, #4	; (adr r2, 800751c <UART_SetConfig+0xdc>)
 8007518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800751c:	08007551 	.word	0x08007551
 8007520:	08007569 	.word	0x08007569
 8007524:	08007569 	.word	0x08007569
 8007528:	08007569 	.word	0x08007569
 800752c:	0800755d 	.word	0x0800755d
 8007530:	08007569 	.word	0x08007569
 8007534:	08007569 	.word	0x08007569
 8007538:	08007569 	.word	0x08007569
 800753c:	08007557 	.word	0x08007557
 8007540:	08007569 	.word	0x08007569
 8007544:	08007569 	.word	0x08007569
 8007548:	08007569 	.word	0x08007569
 800754c:	08007563 	.word	0x08007563
 8007550:	2300      	movs	r3, #0
 8007552:	77fb      	strb	r3, [r7, #31]
 8007554:	e117      	b.n	8007786 <UART_SetConfig+0x346>
 8007556:	2302      	movs	r3, #2
 8007558:	77fb      	strb	r3, [r7, #31]
 800755a:	e114      	b.n	8007786 <UART_SetConfig+0x346>
 800755c:	2304      	movs	r3, #4
 800755e:	77fb      	strb	r3, [r7, #31]
 8007560:	e111      	b.n	8007786 <UART_SetConfig+0x346>
 8007562:	2308      	movs	r3, #8
 8007564:	77fb      	strb	r3, [r7, #31]
 8007566:	e10e      	b.n	8007786 <UART_SetConfig+0x346>
 8007568:	2310      	movs	r3, #16
 800756a:	77fb      	strb	r3, [r7, #31]
 800756c:	e10b      	b.n	8007786 <UART_SetConfig+0x346>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4a69      	ldr	r2, [pc, #420]	; (8007718 <UART_SetConfig+0x2d8>)
 8007574:	4293      	cmp	r3, r2
 8007576:	d120      	bne.n	80075ba <UART_SetConfig+0x17a>
 8007578:	4b65      	ldr	r3, [pc, #404]	; (8007710 <UART_SetConfig+0x2d0>)
 800757a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800757e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007582:	2b30      	cmp	r3, #48	; 0x30
 8007584:	d013      	beq.n	80075ae <UART_SetConfig+0x16e>
 8007586:	2b30      	cmp	r3, #48	; 0x30
 8007588:	d814      	bhi.n	80075b4 <UART_SetConfig+0x174>
 800758a:	2b20      	cmp	r3, #32
 800758c:	d009      	beq.n	80075a2 <UART_SetConfig+0x162>
 800758e:	2b20      	cmp	r3, #32
 8007590:	d810      	bhi.n	80075b4 <UART_SetConfig+0x174>
 8007592:	2b00      	cmp	r3, #0
 8007594:	d002      	beq.n	800759c <UART_SetConfig+0x15c>
 8007596:	2b10      	cmp	r3, #16
 8007598:	d006      	beq.n	80075a8 <UART_SetConfig+0x168>
 800759a:	e00b      	b.n	80075b4 <UART_SetConfig+0x174>
 800759c:	2300      	movs	r3, #0
 800759e:	77fb      	strb	r3, [r7, #31]
 80075a0:	e0f1      	b.n	8007786 <UART_SetConfig+0x346>
 80075a2:	2302      	movs	r3, #2
 80075a4:	77fb      	strb	r3, [r7, #31]
 80075a6:	e0ee      	b.n	8007786 <UART_SetConfig+0x346>
 80075a8:	2304      	movs	r3, #4
 80075aa:	77fb      	strb	r3, [r7, #31]
 80075ac:	e0eb      	b.n	8007786 <UART_SetConfig+0x346>
 80075ae:	2308      	movs	r3, #8
 80075b0:	77fb      	strb	r3, [r7, #31]
 80075b2:	e0e8      	b.n	8007786 <UART_SetConfig+0x346>
 80075b4:	2310      	movs	r3, #16
 80075b6:	77fb      	strb	r3, [r7, #31]
 80075b8:	e0e5      	b.n	8007786 <UART_SetConfig+0x346>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	4a57      	ldr	r2, [pc, #348]	; (800771c <UART_SetConfig+0x2dc>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d120      	bne.n	8007606 <UART_SetConfig+0x1c6>
 80075c4:	4b52      	ldr	r3, [pc, #328]	; (8007710 <UART_SetConfig+0x2d0>)
 80075c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075ca:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80075ce:	2bc0      	cmp	r3, #192	; 0xc0
 80075d0:	d013      	beq.n	80075fa <UART_SetConfig+0x1ba>
 80075d2:	2bc0      	cmp	r3, #192	; 0xc0
 80075d4:	d814      	bhi.n	8007600 <UART_SetConfig+0x1c0>
 80075d6:	2b80      	cmp	r3, #128	; 0x80
 80075d8:	d009      	beq.n	80075ee <UART_SetConfig+0x1ae>
 80075da:	2b80      	cmp	r3, #128	; 0x80
 80075dc:	d810      	bhi.n	8007600 <UART_SetConfig+0x1c0>
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d002      	beq.n	80075e8 <UART_SetConfig+0x1a8>
 80075e2:	2b40      	cmp	r3, #64	; 0x40
 80075e4:	d006      	beq.n	80075f4 <UART_SetConfig+0x1b4>
 80075e6:	e00b      	b.n	8007600 <UART_SetConfig+0x1c0>
 80075e8:	2300      	movs	r3, #0
 80075ea:	77fb      	strb	r3, [r7, #31]
 80075ec:	e0cb      	b.n	8007786 <UART_SetConfig+0x346>
 80075ee:	2302      	movs	r3, #2
 80075f0:	77fb      	strb	r3, [r7, #31]
 80075f2:	e0c8      	b.n	8007786 <UART_SetConfig+0x346>
 80075f4:	2304      	movs	r3, #4
 80075f6:	77fb      	strb	r3, [r7, #31]
 80075f8:	e0c5      	b.n	8007786 <UART_SetConfig+0x346>
 80075fa:	2308      	movs	r3, #8
 80075fc:	77fb      	strb	r3, [r7, #31]
 80075fe:	e0c2      	b.n	8007786 <UART_SetConfig+0x346>
 8007600:	2310      	movs	r3, #16
 8007602:	77fb      	strb	r3, [r7, #31]
 8007604:	e0bf      	b.n	8007786 <UART_SetConfig+0x346>
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4a45      	ldr	r2, [pc, #276]	; (8007720 <UART_SetConfig+0x2e0>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d125      	bne.n	800765c <UART_SetConfig+0x21c>
 8007610:	4b3f      	ldr	r3, [pc, #252]	; (8007710 <UART_SetConfig+0x2d0>)
 8007612:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007616:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800761a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800761e:	d017      	beq.n	8007650 <UART_SetConfig+0x210>
 8007620:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007624:	d817      	bhi.n	8007656 <UART_SetConfig+0x216>
 8007626:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800762a:	d00b      	beq.n	8007644 <UART_SetConfig+0x204>
 800762c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007630:	d811      	bhi.n	8007656 <UART_SetConfig+0x216>
 8007632:	2b00      	cmp	r3, #0
 8007634:	d003      	beq.n	800763e <UART_SetConfig+0x1fe>
 8007636:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800763a:	d006      	beq.n	800764a <UART_SetConfig+0x20a>
 800763c:	e00b      	b.n	8007656 <UART_SetConfig+0x216>
 800763e:	2300      	movs	r3, #0
 8007640:	77fb      	strb	r3, [r7, #31]
 8007642:	e0a0      	b.n	8007786 <UART_SetConfig+0x346>
 8007644:	2302      	movs	r3, #2
 8007646:	77fb      	strb	r3, [r7, #31]
 8007648:	e09d      	b.n	8007786 <UART_SetConfig+0x346>
 800764a:	2304      	movs	r3, #4
 800764c:	77fb      	strb	r3, [r7, #31]
 800764e:	e09a      	b.n	8007786 <UART_SetConfig+0x346>
 8007650:	2308      	movs	r3, #8
 8007652:	77fb      	strb	r3, [r7, #31]
 8007654:	e097      	b.n	8007786 <UART_SetConfig+0x346>
 8007656:	2310      	movs	r3, #16
 8007658:	77fb      	strb	r3, [r7, #31]
 800765a:	e094      	b.n	8007786 <UART_SetConfig+0x346>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a30      	ldr	r2, [pc, #192]	; (8007724 <UART_SetConfig+0x2e4>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d125      	bne.n	80076b2 <UART_SetConfig+0x272>
 8007666:	4b2a      	ldr	r3, [pc, #168]	; (8007710 <UART_SetConfig+0x2d0>)
 8007668:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800766c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007670:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007674:	d017      	beq.n	80076a6 <UART_SetConfig+0x266>
 8007676:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800767a:	d817      	bhi.n	80076ac <UART_SetConfig+0x26c>
 800767c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007680:	d00b      	beq.n	800769a <UART_SetConfig+0x25a>
 8007682:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007686:	d811      	bhi.n	80076ac <UART_SetConfig+0x26c>
 8007688:	2b00      	cmp	r3, #0
 800768a:	d003      	beq.n	8007694 <UART_SetConfig+0x254>
 800768c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007690:	d006      	beq.n	80076a0 <UART_SetConfig+0x260>
 8007692:	e00b      	b.n	80076ac <UART_SetConfig+0x26c>
 8007694:	2301      	movs	r3, #1
 8007696:	77fb      	strb	r3, [r7, #31]
 8007698:	e075      	b.n	8007786 <UART_SetConfig+0x346>
 800769a:	2302      	movs	r3, #2
 800769c:	77fb      	strb	r3, [r7, #31]
 800769e:	e072      	b.n	8007786 <UART_SetConfig+0x346>
 80076a0:	2304      	movs	r3, #4
 80076a2:	77fb      	strb	r3, [r7, #31]
 80076a4:	e06f      	b.n	8007786 <UART_SetConfig+0x346>
 80076a6:	2308      	movs	r3, #8
 80076a8:	77fb      	strb	r3, [r7, #31]
 80076aa:	e06c      	b.n	8007786 <UART_SetConfig+0x346>
 80076ac:	2310      	movs	r3, #16
 80076ae:	77fb      	strb	r3, [r7, #31]
 80076b0:	e069      	b.n	8007786 <UART_SetConfig+0x346>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	4a1c      	ldr	r2, [pc, #112]	; (8007728 <UART_SetConfig+0x2e8>)
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d137      	bne.n	800772c <UART_SetConfig+0x2ec>
 80076bc:	4b14      	ldr	r3, [pc, #80]	; (8007710 <UART_SetConfig+0x2d0>)
 80076be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076c2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80076c6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80076ca:	d017      	beq.n	80076fc <UART_SetConfig+0x2bc>
 80076cc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80076d0:	d817      	bhi.n	8007702 <UART_SetConfig+0x2c2>
 80076d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076d6:	d00b      	beq.n	80076f0 <UART_SetConfig+0x2b0>
 80076d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076dc:	d811      	bhi.n	8007702 <UART_SetConfig+0x2c2>
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d003      	beq.n	80076ea <UART_SetConfig+0x2aa>
 80076e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076e6:	d006      	beq.n	80076f6 <UART_SetConfig+0x2b6>
 80076e8:	e00b      	b.n	8007702 <UART_SetConfig+0x2c2>
 80076ea:	2300      	movs	r3, #0
 80076ec:	77fb      	strb	r3, [r7, #31]
 80076ee:	e04a      	b.n	8007786 <UART_SetConfig+0x346>
 80076f0:	2302      	movs	r3, #2
 80076f2:	77fb      	strb	r3, [r7, #31]
 80076f4:	e047      	b.n	8007786 <UART_SetConfig+0x346>
 80076f6:	2304      	movs	r3, #4
 80076f8:	77fb      	strb	r3, [r7, #31]
 80076fa:	e044      	b.n	8007786 <UART_SetConfig+0x346>
 80076fc:	2308      	movs	r3, #8
 80076fe:	77fb      	strb	r3, [r7, #31]
 8007700:	e041      	b.n	8007786 <UART_SetConfig+0x346>
 8007702:	2310      	movs	r3, #16
 8007704:	77fb      	strb	r3, [r7, #31]
 8007706:	e03e      	b.n	8007786 <UART_SetConfig+0x346>
 8007708:	efff69f3 	.word	0xefff69f3
 800770c:	40011000 	.word	0x40011000
 8007710:	40023800 	.word	0x40023800
 8007714:	40004400 	.word	0x40004400
 8007718:	40004800 	.word	0x40004800
 800771c:	40004c00 	.word	0x40004c00
 8007720:	40005000 	.word	0x40005000
 8007724:	40011400 	.word	0x40011400
 8007728:	40007800 	.word	0x40007800
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	4a71      	ldr	r2, [pc, #452]	; (80078f8 <UART_SetConfig+0x4b8>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d125      	bne.n	8007782 <UART_SetConfig+0x342>
 8007736:	4b71      	ldr	r3, [pc, #452]	; (80078fc <UART_SetConfig+0x4bc>)
 8007738:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800773c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007740:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007744:	d017      	beq.n	8007776 <UART_SetConfig+0x336>
 8007746:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800774a:	d817      	bhi.n	800777c <UART_SetConfig+0x33c>
 800774c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007750:	d00b      	beq.n	800776a <UART_SetConfig+0x32a>
 8007752:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007756:	d811      	bhi.n	800777c <UART_SetConfig+0x33c>
 8007758:	2b00      	cmp	r3, #0
 800775a:	d003      	beq.n	8007764 <UART_SetConfig+0x324>
 800775c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007760:	d006      	beq.n	8007770 <UART_SetConfig+0x330>
 8007762:	e00b      	b.n	800777c <UART_SetConfig+0x33c>
 8007764:	2300      	movs	r3, #0
 8007766:	77fb      	strb	r3, [r7, #31]
 8007768:	e00d      	b.n	8007786 <UART_SetConfig+0x346>
 800776a:	2302      	movs	r3, #2
 800776c:	77fb      	strb	r3, [r7, #31]
 800776e:	e00a      	b.n	8007786 <UART_SetConfig+0x346>
 8007770:	2304      	movs	r3, #4
 8007772:	77fb      	strb	r3, [r7, #31]
 8007774:	e007      	b.n	8007786 <UART_SetConfig+0x346>
 8007776:	2308      	movs	r3, #8
 8007778:	77fb      	strb	r3, [r7, #31]
 800777a:	e004      	b.n	8007786 <UART_SetConfig+0x346>
 800777c:	2310      	movs	r3, #16
 800777e:	77fb      	strb	r3, [r7, #31]
 8007780:	e001      	b.n	8007786 <UART_SetConfig+0x346>
 8007782:	2310      	movs	r3, #16
 8007784:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	69db      	ldr	r3, [r3, #28]
 800778a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800778e:	d15a      	bne.n	8007846 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8007790:	7ffb      	ldrb	r3, [r7, #31]
 8007792:	2b08      	cmp	r3, #8
 8007794:	d827      	bhi.n	80077e6 <UART_SetConfig+0x3a6>
 8007796:	a201      	add	r2, pc, #4	; (adr r2, 800779c <UART_SetConfig+0x35c>)
 8007798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800779c:	080077c1 	.word	0x080077c1
 80077a0:	080077c9 	.word	0x080077c9
 80077a4:	080077d1 	.word	0x080077d1
 80077a8:	080077e7 	.word	0x080077e7
 80077ac:	080077d7 	.word	0x080077d7
 80077b0:	080077e7 	.word	0x080077e7
 80077b4:	080077e7 	.word	0x080077e7
 80077b8:	080077e7 	.word	0x080077e7
 80077bc:	080077df 	.word	0x080077df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077c0:	f7fe f834 	bl	800582c <HAL_RCC_GetPCLK1Freq>
 80077c4:	61b8      	str	r0, [r7, #24]
        break;
 80077c6:	e013      	b.n	80077f0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077c8:	f7fe f844 	bl	8005854 <HAL_RCC_GetPCLK2Freq>
 80077cc:	61b8      	str	r0, [r7, #24]
        break;
 80077ce:	e00f      	b.n	80077f0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077d0:	4b4b      	ldr	r3, [pc, #300]	; (8007900 <UART_SetConfig+0x4c0>)
 80077d2:	61bb      	str	r3, [r7, #24]
        break;
 80077d4:	e00c      	b.n	80077f0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077d6:	f7fd ff67 	bl	80056a8 <HAL_RCC_GetSysClockFreq>
 80077da:	61b8      	str	r0, [r7, #24]
        break;
 80077dc:	e008      	b.n	80077f0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80077e2:	61bb      	str	r3, [r7, #24]
        break;
 80077e4:	e004      	b.n	80077f0 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 80077e6:	2300      	movs	r3, #0
 80077e8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	77bb      	strb	r3, [r7, #30]
        break;
 80077ee:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80077f0:	69bb      	ldr	r3, [r7, #24]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d074      	beq.n	80078e0 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80077f6:	69bb      	ldr	r3, [r7, #24]
 80077f8:	005a      	lsls	r2, r3, #1
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	685b      	ldr	r3, [r3, #4]
 80077fe:	085b      	lsrs	r3, r3, #1
 8007800:	441a      	add	r2, r3
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	685b      	ldr	r3, [r3, #4]
 8007806:	fbb2 f3f3 	udiv	r3, r2, r3
 800780a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	2b0f      	cmp	r3, #15
 8007810:	d916      	bls.n	8007840 <UART_SetConfig+0x400>
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007818:	d212      	bcs.n	8007840 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	b29b      	uxth	r3, r3
 800781e:	f023 030f 	bic.w	r3, r3, #15
 8007822:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007824:	693b      	ldr	r3, [r7, #16]
 8007826:	085b      	lsrs	r3, r3, #1
 8007828:	b29b      	uxth	r3, r3
 800782a:	f003 0307 	and.w	r3, r3, #7
 800782e:	b29a      	uxth	r2, r3
 8007830:	89fb      	ldrh	r3, [r7, #14]
 8007832:	4313      	orrs	r3, r2
 8007834:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	89fa      	ldrh	r2, [r7, #14]
 800783c:	60da      	str	r2, [r3, #12]
 800783e:	e04f      	b.n	80078e0 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8007840:	2301      	movs	r3, #1
 8007842:	77bb      	strb	r3, [r7, #30]
 8007844:	e04c      	b.n	80078e0 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007846:	7ffb      	ldrb	r3, [r7, #31]
 8007848:	2b08      	cmp	r3, #8
 800784a:	d828      	bhi.n	800789e <UART_SetConfig+0x45e>
 800784c:	a201      	add	r2, pc, #4	; (adr r2, 8007854 <UART_SetConfig+0x414>)
 800784e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007852:	bf00      	nop
 8007854:	08007879 	.word	0x08007879
 8007858:	08007881 	.word	0x08007881
 800785c:	08007889 	.word	0x08007889
 8007860:	0800789f 	.word	0x0800789f
 8007864:	0800788f 	.word	0x0800788f
 8007868:	0800789f 	.word	0x0800789f
 800786c:	0800789f 	.word	0x0800789f
 8007870:	0800789f 	.word	0x0800789f
 8007874:	08007897 	.word	0x08007897
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007878:	f7fd ffd8 	bl	800582c <HAL_RCC_GetPCLK1Freq>
 800787c:	61b8      	str	r0, [r7, #24]
        break;
 800787e:	e013      	b.n	80078a8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007880:	f7fd ffe8 	bl	8005854 <HAL_RCC_GetPCLK2Freq>
 8007884:	61b8      	str	r0, [r7, #24]
        break;
 8007886:	e00f      	b.n	80078a8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007888:	4b1d      	ldr	r3, [pc, #116]	; (8007900 <UART_SetConfig+0x4c0>)
 800788a:	61bb      	str	r3, [r7, #24]
        break;
 800788c:	e00c      	b.n	80078a8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800788e:	f7fd ff0b 	bl	80056a8 <HAL_RCC_GetSysClockFreq>
 8007892:	61b8      	str	r0, [r7, #24]
        break;
 8007894:	e008      	b.n	80078a8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007896:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800789a:	61bb      	str	r3, [r7, #24]
        break;
 800789c:	e004      	b.n	80078a8 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800789e:	2300      	movs	r3, #0
 80078a0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80078a2:	2301      	movs	r3, #1
 80078a4:	77bb      	strb	r3, [r7, #30]
        break;
 80078a6:	bf00      	nop
    }

    if (pclk != 0U)
 80078a8:	69bb      	ldr	r3, [r7, #24]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d018      	beq.n	80078e0 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	085a      	lsrs	r2, r3, #1
 80078b4:	69bb      	ldr	r3, [r7, #24]
 80078b6:	441a      	add	r2, r3
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80078c0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078c2:	693b      	ldr	r3, [r7, #16]
 80078c4:	2b0f      	cmp	r3, #15
 80078c6:	d909      	bls.n	80078dc <UART_SetConfig+0x49c>
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078ce:	d205      	bcs.n	80078dc <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	b29a      	uxth	r2, r3
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	60da      	str	r2, [r3, #12]
 80078da:	e001      	b.n	80078e0 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80078dc:	2301      	movs	r3, #1
 80078de:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2200      	movs	r2, #0
 80078e4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2200      	movs	r2, #0
 80078ea:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80078ec:	7fbb      	ldrb	r3, [r7, #30]
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	3720      	adds	r7, #32
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop
 80078f8:	40007c00 	.word	0x40007c00
 80078fc:	40023800 	.word	0x40023800
 8007900:	00f42400 	.word	0x00f42400

08007904 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007910:	f003 0301 	and.w	r3, r3, #1
 8007914:	2b00      	cmp	r3, #0
 8007916:	d00a      	beq.n	800792e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	685b      	ldr	r3, [r3, #4]
 800791e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	430a      	orrs	r2, r1
 800792c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007932:	f003 0302 	and.w	r3, r3, #2
 8007936:	2b00      	cmp	r3, #0
 8007938:	d00a      	beq.n	8007950 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	685b      	ldr	r3, [r3, #4]
 8007940:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	430a      	orrs	r2, r1
 800794e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007954:	f003 0304 	and.w	r3, r3, #4
 8007958:	2b00      	cmp	r3, #0
 800795a:	d00a      	beq.n	8007972 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	685b      	ldr	r3, [r3, #4]
 8007962:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	430a      	orrs	r2, r1
 8007970:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007976:	f003 0308 	and.w	r3, r3, #8
 800797a:	2b00      	cmp	r3, #0
 800797c:	d00a      	beq.n	8007994 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	430a      	orrs	r2, r1
 8007992:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007998:	f003 0310 	and.w	r3, r3, #16
 800799c:	2b00      	cmp	r3, #0
 800799e:	d00a      	beq.n	80079b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	689b      	ldr	r3, [r3, #8]
 80079a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	430a      	orrs	r2, r1
 80079b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ba:	f003 0320 	and.w	r3, r3, #32
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d00a      	beq.n	80079d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	689b      	ldr	r3, [r3, #8]
 80079c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	430a      	orrs	r2, r1
 80079d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d01a      	beq.n	8007a1a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	430a      	orrs	r2, r1
 80079f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a02:	d10a      	bne.n	8007a1a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	430a      	orrs	r2, r1
 8007a18:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d00a      	beq.n	8007a3c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	430a      	orrs	r2, r1
 8007a3a:	605a      	str	r2, [r3, #4]
  }
}
 8007a3c:	bf00      	nop
 8007a3e:	370c      	adds	r7, #12
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr

08007a48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b086      	sub	sp, #24
 8007a4c:	af02      	add	r7, sp, #8
 8007a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2200      	movs	r2, #0
 8007a54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a58:	f7fa fa8e 	bl	8001f78 <HAL_GetTick>
 8007a5c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f003 0308 	and.w	r3, r3, #8
 8007a68:	2b08      	cmp	r3, #8
 8007a6a:	d10e      	bne.n	8007a8a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a6c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007a70:	9300      	str	r3, [sp, #0]
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2200      	movs	r2, #0
 8007a76:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f000 f82d 	bl	8007ada <UART_WaitOnFlagUntilTimeout>
 8007a80:	4603      	mov	r3, r0
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d001      	beq.n	8007a8a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a86:	2303      	movs	r3, #3
 8007a88:	e023      	b.n	8007ad2 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f003 0304 	and.w	r3, r3, #4
 8007a94:	2b04      	cmp	r3, #4
 8007a96:	d10e      	bne.n	8007ab6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a98:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007a9c:	9300      	str	r3, [sp, #0]
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f000 f817 	bl	8007ada <UART_WaitOnFlagUntilTimeout>
 8007aac:	4603      	mov	r3, r0
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d001      	beq.n	8007ab6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ab2:	2303      	movs	r3, #3
 8007ab4:	e00d      	b.n	8007ad2 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2220      	movs	r2, #32
 8007aba:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2220      	movs	r2, #32
 8007ac0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2200      	movs	r2, #0
 8007acc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007ad0:	2300      	movs	r3, #0
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3710      	adds	r7, #16
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}

08007ada <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ada:	b580      	push	{r7, lr}
 8007adc:	b09c      	sub	sp, #112	; 0x70
 8007ade:	af00      	add	r7, sp, #0
 8007ae0:	60f8      	str	r0, [r7, #12]
 8007ae2:	60b9      	str	r1, [r7, #8]
 8007ae4:	603b      	str	r3, [r7, #0]
 8007ae6:	4613      	mov	r3, r2
 8007ae8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007aea:	e0a5      	b.n	8007c38 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007aec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007af2:	f000 80a1 	beq.w	8007c38 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007af6:	f7fa fa3f 	bl	8001f78 <HAL_GetTick>
 8007afa:	4602      	mov	r2, r0
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	1ad3      	subs	r3, r2, r3
 8007b00:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007b02:	429a      	cmp	r2, r3
 8007b04:	d302      	bcc.n	8007b0c <UART_WaitOnFlagUntilTimeout+0x32>
 8007b06:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d13e      	bne.n	8007b8a <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b14:	e853 3f00 	ldrex	r3, [r3]
 8007b18:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007b1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b1c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007b20:	667b      	str	r3, [r7, #100]	; 0x64
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	461a      	mov	r2, r3
 8007b28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b2a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b2c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b2e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007b30:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007b32:	e841 2300 	strex	r3, r2, [r1]
 8007b36:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007b38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d1e6      	bne.n	8007b0c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	3308      	adds	r3, #8
 8007b44:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b48:	e853 3f00 	ldrex	r3, [r3]
 8007b4c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b50:	f023 0301 	bic.w	r3, r3, #1
 8007b54:	663b      	str	r3, [r7, #96]	; 0x60
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	3308      	adds	r3, #8
 8007b5c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007b5e:	64ba      	str	r2, [r7, #72]	; 0x48
 8007b60:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b62:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007b64:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b66:	e841 2300 	strex	r3, r2, [r1]
 8007b6a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007b6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d1e5      	bne.n	8007b3e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2220      	movs	r2, #32
 8007b76:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	2220      	movs	r2, #32
 8007b7c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	2200      	movs	r2, #0
 8007b82:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007b86:	2303      	movs	r3, #3
 8007b88:	e067      	b.n	8007c5a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f003 0304 	and.w	r3, r3, #4
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d04f      	beq.n	8007c38 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	69db      	ldr	r3, [r3, #28]
 8007b9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ba2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ba6:	d147      	bne.n	8007c38 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007bb0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bba:	e853 3f00 	ldrex	r3, [r3]
 8007bbe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007bc6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	461a      	mov	r2, r3
 8007bce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bd0:	637b      	str	r3, [r7, #52]	; 0x34
 8007bd2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007bd6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007bd8:	e841 2300 	strex	r3, r2, [r1]
 8007bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d1e6      	bne.n	8007bb2 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	3308      	adds	r3, #8
 8007bea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bec:	697b      	ldr	r3, [r7, #20]
 8007bee:	e853 3f00 	ldrex	r3, [r3]
 8007bf2:	613b      	str	r3, [r7, #16]
   return(result);
 8007bf4:	693b      	ldr	r3, [r7, #16]
 8007bf6:	f023 0301 	bic.w	r3, r3, #1
 8007bfa:	66bb      	str	r3, [r7, #104]	; 0x68
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	3308      	adds	r3, #8
 8007c02:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007c04:	623a      	str	r2, [r7, #32]
 8007c06:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c08:	69f9      	ldr	r1, [r7, #28]
 8007c0a:	6a3a      	ldr	r2, [r7, #32]
 8007c0c:	e841 2300 	strex	r3, r2, [r1]
 8007c10:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c12:	69bb      	ldr	r3, [r7, #24]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d1e5      	bne.n	8007be4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2220      	movs	r2, #32
 8007c1c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	2220      	movs	r2, #32
 8007c22:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2220      	movs	r2, #32
 8007c28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007c34:	2303      	movs	r3, #3
 8007c36:	e010      	b.n	8007c5a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	69da      	ldr	r2, [r3, #28]
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	4013      	ands	r3, r2
 8007c42:	68ba      	ldr	r2, [r7, #8]
 8007c44:	429a      	cmp	r2, r3
 8007c46:	bf0c      	ite	eq
 8007c48:	2301      	moveq	r3, #1
 8007c4a:	2300      	movne	r3, #0
 8007c4c:	b2db      	uxtb	r3, r3
 8007c4e:	461a      	mov	r2, r3
 8007c50:	79fb      	ldrb	r3, [r7, #7]
 8007c52:	429a      	cmp	r2, r3
 8007c54:	f43f af4a 	beq.w	8007aec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c58:	2300      	movs	r3, #0
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	3770      	adds	r7, #112	; 0x70
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}
	...

08007c64 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007c64:	b084      	sub	sp, #16
 8007c66:	b580      	push	{r7, lr}
 8007c68:	b084      	sub	sp, #16
 8007c6a:	af00      	add	r7, sp, #0
 8007c6c:	6078      	str	r0, [r7, #4]
 8007c6e:	f107 001c 	add.w	r0, r7, #28
 8007c72:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c78:	2b01      	cmp	r3, #1
 8007c7a:	d120      	bne.n	8007cbe <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c80:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	68da      	ldr	r2, [r3, #12]
 8007c8c:	4b20      	ldr	r3, [pc, #128]	; (8007d10 <USB_CoreInit+0xac>)
 8007c8e:	4013      	ands	r3, r2
 8007c90:	687a      	ldr	r2, [r7, #4]
 8007c92:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	68db      	ldr	r3, [r3, #12]
 8007c98:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007ca0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ca2:	2b01      	cmp	r3, #1
 8007ca4:	d105      	bne.n	8007cb2 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	68db      	ldr	r3, [r3, #12]
 8007caa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f000 fd04 	bl	80086c0 <USB_CoreReset>
 8007cb8:	4603      	mov	r3, r0
 8007cba:	73fb      	strb	r3, [r7, #15]
 8007cbc:	e010      	b.n	8007ce0 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	68db      	ldr	r3, [r3, #12]
 8007cc2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007cca:	6878      	ldr	r0, [r7, #4]
 8007ccc:	f000 fcf8 	bl	80086c0 <USB_CoreReset>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cd8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8007ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ce2:	2b01      	cmp	r3, #1
 8007ce4:	d10b      	bne.n	8007cfe <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	689b      	ldr	r3, [r3, #8]
 8007cea:	f043 0206 	orr.w	r2, r3, #6
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	689b      	ldr	r3, [r3, #8]
 8007cf6:	f043 0220 	orr.w	r2, r3, #32
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007cfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	3710      	adds	r7, #16
 8007d04:	46bd      	mov	sp, r7
 8007d06:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007d0a:	b004      	add	sp, #16
 8007d0c:	4770      	bx	lr
 8007d0e:	bf00      	nop
 8007d10:	ffbdffbf 	.word	0xffbdffbf

08007d14 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b087      	sub	sp, #28
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	60f8      	str	r0, [r7, #12]
 8007d1c:	60b9      	str	r1, [r7, #8]
 8007d1e:	4613      	mov	r3, r2
 8007d20:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007d22:	79fb      	ldrb	r3, [r7, #7]
 8007d24:	2b02      	cmp	r3, #2
 8007d26:	d165      	bne.n	8007df4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	4a41      	ldr	r2, [pc, #260]	; (8007e30 <USB_SetTurnaroundTime+0x11c>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d906      	bls.n	8007d3e <USB_SetTurnaroundTime+0x2a>
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	4a40      	ldr	r2, [pc, #256]	; (8007e34 <USB_SetTurnaroundTime+0x120>)
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d202      	bcs.n	8007d3e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007d38:	230f      	movs	r3, #15
 8007d3a:	617b      	str	r3, [r7, #20]
 8007d3c:	e062      	b.n	8007e04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	4a3c      	ldr	r2, [pc, #240]	; (8007e34 <USB_SetTurnaroundTime+0x120>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d306      	bcc.n	8007d54 <USB_SetTurnaroundTime+0x40>
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	4a3b      	ldr	r2, [pc, #236]	; (8007e38 <USB_SetTurnaroundTime+0x124>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d202      	bcs.n	8007d54 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007d4e:	230e      	movs	r3, #14
 8007d50:	617b      	str	r3, [r7, #20]
 8007d52:	e057      	b.n	8007e04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	4a38      	ldr	r2, [pc, #224]	; (8007e38 <USB_SetTurnaroundTime+0x124>)
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d306      	bcc.n	8007d6a <USB_SetTurnaroundTime+0x56>
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	4a37      	ldr	r2, [pc, #220]	; (8007e3c <USB_SetTurnaroundTime+0x128>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d202      	bcs.n	8007d6a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007d64:	230d      	movs	r3, #13
 8007d66:	617b      	str	r3, [r7, #20]
 8007d68:	e04c      	b.n	8007e04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	4a33      	ldr	r2, [pc, #204]	; (8007e3c <USB_SetTurnaroundTime+0x128>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d306      	bcc.n	8007d80 <USB_SetTurnaroundTime+0x6c>
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	4a32      	ldr	r2, [pc, #200]	; (8007e40 <USB_SetTurnaroundTime+0x12c>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d802      	bhi.n	8007d80 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007d7a:	230c      	movs	r3, #12
 8007d7c:	617b      	str	r3, [r7, #20]
 8007d7e:	e041      	b.n	8007e04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	4a2f      	ldr	r2, [pc, #188]	; (8007e40 <USB_SetTurnaroundTime+0x12c>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d906      	bls.n	8007d96 <USB_SetTurnaroundTime+0x82>
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	4a2e      	ldr	r2, [pc, #184]	; (8007e44 <USB_SetTurnaroundTime+0x130>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d802      	bhi.n	8007d96 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007d90:	230b      	movs	r3, #11
 8007d92:	617b      	str	r3, [r7, #20]
 8007d94:	e036      	b.n	8007e04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	4a2a      	ldr	r2, [pc, #168]	; (8007e44 <USB_SetTurnaroundTime+0x130>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d906      	bls.n	8007dac <USB_SetTurnaroundTime+0x98>
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	4a29      	ldr	r2, [pc, #164]	; (8007e48 <USB_SetTurnaroundTime+0x134>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d802      	bhi.n	8007dac <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007da6:	230a      	movs	r3, #10
 8007da8:	617b      	str	r3, [r7, #20]
 8007daa:	e02b      	b.n	8007e04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	4a26      	ldr	r2, [pc, #152]	; (8007e48 <USB_SetTurnaroundTime+0x134>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d906      	bls.n	8007dc2 <USB_SetTurnaroundTime+0xae>
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	4a25      	ldr	r2, [pc, #148]	; (8007e4c <USB_SetTurnaroundTime+0x138>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d202      	bcs.n	8007dc2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007dbc:	2309      	movs	r3, #9
 8007dbe:	617b      	str	r3, [r7, #20]
 8007dc0:	e020      	b.n	8007e04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	4a21      	ldr	r2, [pc, #132]	; (8007e4c <USB_SetTurnaroundTime+0x138>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d306      	bcc.n	8007dd8 <USB_SetTurnaroundTime+0xc4>
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	4a20      	ldr	r2, [pc, #128]	; (8007e50 <USB_SetTurnaroundTime+0x13c>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d802      	bhi.n	8007dd8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007dd2:	2308      	movs	r3, #8
 8007dd4:	617b      	str	r3, [r7, #20]
 8007dd6:	e015      	b.n	8007e04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	4a1d      	ldr	r2, [pc, #116]	; (8007e50 <USB_SetTurnaroundTime+0x13c>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d906      	bls.n	8007dee <USB_SetTurnaroundTime+0xda>
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	4a1c      	ldr	r2, [pc, #112]	; (8007e54 <USB_SetTurnaroundTime+0x140>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d202      	bcs.n	8007dee <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007de8:	2307      	movs	r3, #7
 8007dea:	617b      	str	r3, [r7, #20]
 8007dec:	e00a      	b.n	8007e04 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007dee:	2306      	movs	r3, #6
 8007df0:	617b      	str	r3, [r7, #20]
 8007df2:	e007      	b.n	8007e04 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007df4:	79fb      	ldrb	r3, [r7, #7]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d102      	bne.n	8007e00 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007dfa:	2309      	movs	r3, #9
 8007dfc:	617b      	str	r3, [r7, #20]
 8007dfe:	e001      	b.n	8007e04 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007e00:	2309      	movs	r3, #9
 8007e02:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	68db      	ldr	r3, [r3, #12]
 8007e08:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	68da      	ldr	r2, [r3, #12]
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	029b      	lsls	r3, r3, #10
 8007e18:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007e1c:	431a      	orrs	r2, r3
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007e22:	2300      	movs	r3, #0
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	371c      	adds	r7, #28
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2e:	4770      	bx	lr
 8007e30:	00d8acbf 	.word	0x00d8acbf
 8007e34:	00e4e1c0 	.word	0x00e4e1c0
 8007e38:	00f42400 	.word	0x00f42400
 8007e3c:	01067380 	.word	0x01067380
 8007e40:	011a499f 	.word	0x011a499f
 8007e44:	01312cff 	.word	0x01312cff
 8007e48:	014ca43f 	.word	0x014ca43f
 8007e4c:	016e3600 	.word	0x016e3600
 8007e50:	01a6ab1f 	.word	0x01a6ab1f
 8007e54:	01e84800 	.word	0x01e84800

08007e58 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b083      	sub	sp, #12
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	689b      	ldr	r3, [r3, #8]
 8007e64:	f023 0201 	bic.w	r2, r3, #1
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007e6c:	2300      	movs	r3, #0
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	370c      	adds	r7, #12
 8007e72:	46bd      	mov	sp, r7
 8007e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e78:	4770      	bx	lr

08007e7a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007e7a:	b580      	push	{r7, lr}
 8007e7c:	b084      	sub	sp, #16
 8007e7e:	af00      	add	r7, sp, #0
 8007e80:	6078      	str	r0, [r7, #4]
 8007e82:	460b      	mov	r3, r1
 8007e84:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007e86:	2300      	movs	r3, #0
 8007e88:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	68db      	ldr	r3, [r3, #12]
 8007e8e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007e96:	78fb      	ldrb	r3, [r7, #3]
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	d115      	bne.n	8007ec8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	68db      	ldr	r3, [r3, #12]
 8007ea0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007ea8:	2001      	movs	r0, #1
 8007eaa:	f7fa f871 	bl	8001f90 <HAL_Delay>
      ms++;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	3301      	adds	r3, #1
 8007eb2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	f000 fb73 	bl	80085a0 <USB_GetMode>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	2b01      	cmp	r3, #1
 8007ebe:	d01e      	beq.n	8007efe <USB_SetCurrentMode+0x84>
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2b31      	cmp	r3, #49	; 0x31
 8007ec4:	d9f0      	bls.n	8007ea8 <USB_SetCurrentMode+0x2e>
 8007ec6:	e01a      	b.n	8007efe <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007ec8:	78fb      	ldrb	r3, [r7, #3]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d115      	bne.n	8007efa <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	68db      	ldr	r3, [r3, #12]
 8007ed2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007eda:	2001      	movs	r0, #1
 8007edc:	f7fa f858 	bl	8001f90 <HAL_Delay>
      ms++;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	3301      	adds	r3, #1
 8007ee4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f000 fb5a 	bl	80085a0 <USB_GetMode>
 8007eec:	4603      	mov	r3, r0
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d005      	beq.n	8007efe <USB_SetCurrentMode+0x84>
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2b31      	cmp	r3, #49	; 0x31
 8007ef6:	d9f0      	bls.n	8007eda <USB_SetCurrentMode+0x60>
 8007ef8:	e001      	b.n	8007efe <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007efa:	2301      	movs	r3, #1
 8007efc:	e005      	b.n	8007f0a <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2b32      	cmp	r3, #50	; 0x32
 8007f02:	d101      	bne.n	8007f08 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007f04:	2301      	movs	r3, #1
 8007f06:	e000      	b.n	8007f0a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007f08:	2300      	movs	r3, #0
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3710      	adds	r7, #16
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}
	...

08007f14 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007f14:	b084      	sub	sp, #16
 8007f16:	b580      	push	{r7, lr}
 8007f18:	b086      	sub	sp, #24
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	6078      	str	r0, [r7, #4]
 8007f1e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007f22:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007f26:	2300      	movs	r3, #0
 8007f28:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007f2e:	2300      	movs	r3, #0
 8007f30:	613b      	str	r3, [r7, #16]
 8007f32:	e009      	b.n	8007f48 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007f34:	687a      	ldr	r2, [r7, #4]
 8007f36:	693b      	ldr	r3, [r7, #16]
 8007f38:	3340      	adds	r3, #64	; 0x40
 8007f3a:	009b      	lsls	r3, r3, #2
 8007f3c:	4413      	add	r3, r2
 8007f3e:	2200      	movs	r2, #0
 8007f40:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	3301      	adds	r3, #1
 8007f46:	613b      	str	r3, [r7, #16]
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	2b0e      	cmp	r3, #14
 8007f4c:	d9f2      	bls.n	8007f34 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007f4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d11c      	bne.n	8007f8e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	68fa      	ldr	r2, [r7, #12]
 8007f5e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007f62:	f043 0302 	orr.w	r3, r3, #2
 8007f66:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f6c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	601a      	str	r2, [r3, #0]
 8007f8c:	e005      	b.n	8007f9a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f92:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007fa0:	461a      	mov	r2, r3
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fac:	4619      	mov	r1, r3
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fb4:	461a      	mov	r2, r3
 8007fb6:	680b      	ldr	r3, [r1, #0]
 8007fb8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fbc:	2b01      	cmp	r3, #1
 8007fbe:	d10c      	bne.n	8007fda <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d104      	bne.n	8007fd0 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007fc6:	2100      	movs	r1, #0
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f000 f961 	bl	8008290 <USB_SetDevSpeed>
 8007fce:	e008      	b.n	8007fe2 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007fd0:	2101      	movs	r1, #1
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f000 f95c 	bl	8008290 <USB_SetDevSpeed>
 8007fd8:	e003      	b.n	8007fe2 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007fda:	2103      	movs	r1, #3
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f000 f957 	bl	8008290 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007fe2:	2110      	movs	r1, #16
 8007fe4:	6878      	ldr	r0, [r7, #4]
 8007fe6:	f000 f8f3 	bl	80081d0 <USB_FlushTxFifo>
 8007fea:	4603      	mov	r3, r0
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d001      	beq.n	8007ff4 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007ff4:	6878      	ldr	r0, [r7, #4]
 8007ff6:	f000 f91d 	bl	8008234 <USB_FlushRxFifo>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d001      	beq.n	8008004 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8008000:	2301      	movs	r3, #1
 8008002:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800800a:	461a      	mov	r2, r3
 800800c:	2300      	movs	r3, #0
 800800e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008016:	461a      	mov	r2, r3
 8008018:	2300      	movs	r3, #0
 800801a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008022:	461a      	mov	r2, r3
 8008024:	2300      	movs	r3, #0
 8008026:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008028:	2300      	movs	r3, #0
 800802a:	613b      	str	r3, [r7, #16]
 800802c:	e043      	b.n	80080b6 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800802e:	693b      	ldr	r3, [r7, #16]
 8008030:	015a      	lsls	r2, r3, #5
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	4413      	add	r3, r2
 8008036:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008040:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008044:	d118      	bne.n	8008078 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d10a      	bne.n	8008062 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800804c:	693b      	ldr	r3, [r7, #16]
 800804e:	015a      	lsls	r2, r3, #5
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	4413      	add	r3, r2
 8008054:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008058:	461a      	mov	r2, r3
 800805a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800805e:	6013      	str	r3, [r2, #0]
 8008060:	e013      	b.n	800808a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008062:	693b      	ldr	r3, [r7, #16]
 8008064:	015a      	lsls	r2, r3, #5
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	4413      	add	r3, r2
 800806a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800806e:	461a      	mov	r2, r3
 8008070:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008074:	6013      	str	r3, [r2, #0]
 8008076:	e008      	b.n	800808a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008078:	693b      	ldr	r3, [r7, #16]
 800807a:	015a      	lsls	r2, r3, #5
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	4413      	add	r3, r2
 8008080:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008084:	461a      	mov	r2, r3
 8008086:	2300      	movs	r3, #0
 8008088:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	015a      	lsls	r2, r3, #5
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	4413      	add	r3, r2
 8008092:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008096:	461a      	mov	r2, r3
 8008098:	2300      	movs	r3, #0
 800809a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	015a      	lsls	r2, r3, #5
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	4413      	add	r3, r2
 80080a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080a8:	461a      	mov	r2, r3
 80080aa:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80080ae:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80080b0:	693b      	ldr	r3, [r7, #16]
 80080b2:	3301      	adds	r3, #1
 80080b4:	613b      	str	r3, [r7, #16]
 80080b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080b8:	693a      	ldr	r2, [r7, #16]
 80080ba:	429a      	cmp	r2, r3
 80080bc:	d3b7      	bcc.n	800802e <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80080be:	2300      	movs	r3, #0
 80080c0:	613b      	str	r3, [r7, #16]
 80080c2:	e043      	b.n	800814c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80080c4:	693b      	ldr	r3, [r7, #16]
 80080c6:	015a      	lsls	r2, r3, #5
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	4413      	add	r3, r2
 80080cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80080d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80080da:	d118      	bne.n	800810e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80080dc:	693b      	ldr	r3, [r7, #16]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d10a      	bne.n	80080f8 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	015a      	lsls	r2, r3, #5
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	4413      	add	r3, r2
 80080ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080ee:	461a      	mov	r2, r3
 80080f0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80080f4:	6013      	str	r3, [r2, #0]
 80080f6:	e013      	b.n	8008120 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80080f8:	693b      	ldr	r3, [r7, #16]
 80080fa:	015a      	lsls	r2, r3, #5
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	4413      	add	r3, r2
 8008100:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008104:	461a      	mov	r2, r3
 8008106:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800810a:	6013      	str	r3, [r2, #0]
 800810c:	e008      	b.n	8008120 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	015a      	lsls	r2, r3, #5
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	4413      	add	r3, r2
 8008116:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800811a:	461a      	mov	r2, r3
 800811c:	2300      	movs	r3, #0
 800811e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008120:	693b      	ldr	r3, [r7, #16]
 8008122:	015a      	lsls	r2, r3, #5
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	4413      	add	r3, r2
 8008128:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800812c:	461a      	mov	r2, r3
 800812e:	2300      	movs	r3, #0
 8008130:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	015a      	lsls	r2, r3, #5
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	4413      	add	r3, r2
 800813a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800813e:	461a      	mov	r2, r3
 8008140:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008144:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	3301      	adds	r3, #1
 800814a:	613b      	str	r3, [r7, #16]
 800814c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800814e:	693a      	ldr	r2, [r7, #16]
 8008150:	429a      	cmp	r2, r3
 8008152:	d3b7      	bcc.n	80080c4 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800815a:	691b      	ldr	r3, [r3, #16]
 800815c:	68fa      	ldr	r2, [r7, #12]
 800815e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008162:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008166:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2200      	movs	r2, #0
 800816c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008174:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008178:	2b00      	cmp	r3, #0
 800817a:	d105      	bne.n	8008188 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	699b      	ldr	r3, [r3, #24]
 8008180:	f043 0210 	orr.w	r2, r3, #16
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	699a      	ldr	r2, [r3, #24]
 800818c:	4b0e      	ldr	r3, [pc, #56]	; (80081c8 <USB_DevInit+0x2b4>)
 800818e:	4313      	orrs	r3, r2
 8008190:	687a      	ldr	r2, [r7, #4]
 8008192:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008194:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008196:	2b00      	cmp	r3, #0
 8008198:	d005      	beq.n	80081a6 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	699b      	ldr	r3, [r3, #24]
 800819e:	f043 0208 	orr.w	r2, r3, #8
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80081a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d105      	bne.n	80081b8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	699a      	ldr	r2, [r3, #24]
 80081b0:	4b06      	ldr	r3, [pc, #24]	; (80081cc <USB_DevInit+0x2b8>)
 80081b2:	4313      	orrs	r3, r2
 80081b4:	687a      	ldr	r2, [r7, #4]
 80081b6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80081b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80081ba:	4618      	mov	r0, r3
 80081bc:	3718      	adds	r7, #24
 80081be:	46bd      	mov	sp, r7
 80081c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80081c4:	b004      	add	sp, #16
 80081c6:	4770      	bx	lr
 80081c8:	803c3800 	.word	0x803c3800
 80081cc:	40000004 	.word	0x40000004

080081d0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80081d0:	b480      	push	{r7}
 80081d2:	b085      	sub	sp, #20
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
 80081d8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80081da:	2300      	movs	r3, #0
 80081dc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	3301      	adds	r3, #1
 80081e2:	60fb      	str	r3, [r7, #12]
 80081e4:	4a12      	ldr	r2, [pc, #72]	; (8008230 <USB_FlushTxFifo+0x60>)
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d901      	bls.n	80081ee <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80081ea:	2303      	movs	r3, #3
 80081ec:	e01a      	b.n	8008224 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	691b      	ldr	r3, [r3, #16]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	daf3      	bge.n	80081de <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80081f6:	2300      	movs	r3, #0
 80081f8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	019b      	lsls	r3, r3, #6
 80081fe:	f043 0220 	orr.w	r2, r3, #32
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	3301      	adds	r3, #1
 800820a:	60fb      	str	r3, [r7, #12]
 800820c:	4a08      	ldr	r2, [pc, #32]	; (8008230 <USB_FlushTxFifo+0x60>)
 800820e:	4293      	cmp	r3, r2
 8008210:	d901      	bls.n	8008216 <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 8008212:	2303      	movs	r3, #3
 8008214:	e006      	b.n	8008224 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	691b      	ldr	r3, [r3, #16]
 800821a:	f003 0320 	and.w	r3, r3, #32
 800821e:	2b20      	cmp	r3, #32
 8008220:	d0f1      	beq.n	8008206 <USB_FlushTxFifo+0x36>

  return HAL_OK;
 8008222:	2300      	movs	r3, #0
}
 8008224:	4618      	mov	r0, r3
 8008226:	3714      	adds	r7, #20
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr
 8008230:	00030d40 	.word	0x00030d40

08008234 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008234:	b480      	push	{r7}
 8008236:	b085      	sub	sp, #20
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800823c:	2300      	movs	r3, #0
 800823e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	3301      	adds	r3, #1
 8008244:	60fb      	str	r3, [r7, #12]
 8008246:	4a11      	ldr	r2, [pc, #68]	; (800828c <USB_FlushRxFifo+0x58>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d901      	bls.n	8008250 <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 800824c:	2303      	movs	r3, #3
 800824e:	e017      	b.n	8008280 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	691b      	ldr	r3, [r3, #16]
 8008254:	2b00      	cmp	r3, #0
 8008256:	daf3      	bge.n	8008240 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008258:	2300      	movs	r3, #0
 800825a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2210      	movs	r2, #16
 8008260:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	3301      	adds	r3, #1
 8008266:	60fb      	str	r3, [r7, #12]
 8008268:	4a08      	ldr	r2, [pc, #32]	; (800828c <USB_FlushRxFifo+0x58>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d901      	bls.n	8008272 <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 800826e:	2303      	movs	r3, #3
 8008270:	e006      	b.n	8008280 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	691b      	ldr	r3, [r3, #16]
 8008276:	f003 0310 	and.w	r3, r3, #16
 800827a:	2b10      	cmp	r3, #16
 800827c:	d0f1      	beq.n	8008262 <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 800827e:	2300      	movs	r3, #0
}
 8008280:	4618      	mov	r0, r3
 8008282:	3714      	adds	r7, #20
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr
 800828c:	00030d40 	.word	0x00030d40

08008290 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008290:	b480      	push	{r7}
 8008292:	b085      	sub	sp, #20
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
 8008298:	460b      	mov	r3, r1
 800829a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082a6:	681a      	ldr	r2, [r3, #0]
 80082a8:	78fb      	ldrb	r3, [r7, #3]
 80082aa:	68f9      	ldr	r1, [r7, #12]
 80082ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80082b0:	4313      	orrs	r3, r2
 80082b2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80082b4:	2300      	movs	r3, #0
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3714      	adds	r7, #20
 80082ba:	46bd      	mov	sp, r7
 80082bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c0:	4770      	bx	lr

080082c2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80082c2:	b480      	push	{r7}
 80082c4:	b087      	sub	sp, #28
 80082c6:	af00      	add	r7, sp, #0
 80082c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80082ce:	693b      	ldr	r3, [r7, #16]
 80082d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082d4:	689b      	ldr	r3, [r3, #8]
 80082d6:	f003 0306 	and.w	r3, r3, #6
 80082da:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d102      	bne.n	80082e8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80082e2:	2300      	movs	r3, #0
 80082e4:	75fb      	strb	r3, [r7, #23]
 80082e6:	e00a      	b.n	80082fe <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	2b02      	cmp	r3, #2
 80082ec:	d002      	beq.n	80082f4 <USB_GetDevSpeed+0x32>
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	2b06      	cmp	r3, #6
 80082f2:	d102      	bne.n	80082fa <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80082f4:	2302      	movs	r3, #2
 80082f6:	75fb      	strb	r3, [r7, #23]
 80082f8:	e001      	b.n	80082fe <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80082fa:	230f      	movs	r3, #15
 80082fc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80082fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8008300:	4618      	mov	r0, r3
 8008302:	371c      	adds	r7, #28
 8008304:	46bd      	mov	sp, r7
 8008306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830a:	4770      	bx	lr

0800830c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800830c:	b480      	push	{r7}
 800830e:	b089      	sub	sp, #36	; 0x24
 8008310:	af00      	add	r7, sp, #0
 8008312:	60f8      	str	r0, [r7, #12]
 8008314:	60b9      	str	r1, [r7, #8]
 8008316:	4611      	mov	r1, r2
 8008318:	461a      	mov	r2, r3
 800831a:	460b      	mov	r3, r1
 800831c:	71fb      	strb	r3, [r7, #7]
 800831e:	4613      	mov	r3, r2
 8008320:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800832a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800832e:	2b00      	cmp	r3, #0
 8008330:	d123      	bne.n	800837a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008332:	88bb      	ldrh	r3, [r7, #4]
 8008334:	3303      	adds	r3, #3
 8008336:	089b      	lsrs	r3, r3, #2
 8008338:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800833a:	2300      	movs	r3, #0
 800833c:	61bb      	str	r3, [r7, #24]
 800833e:	e018      	b.n	8008372 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008340:	79fb      	ldrb	r3, [r7, #7]
 8008342:	031a      	lsls	r2, r3, #12
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	4413      	add	r3, r2
 8008348:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800834c:	461a      	mov	r2, r3
 800834e:	69fb      	ldr	r3, [r7, #28]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008354:	69fb      	ldr	r3, [r7, #28]
 8008356:	3301      	adds	r3, #1
 8008358:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800835a:	69fb      	ldr	r3, [r7, #28]
 800835c:	3301      	adds	r3, #1
 800835e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008360:	69fb      	ldr	r3, [r7, #28]
 8008362:	3301      	adds	r3, #1
 8008364:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008366:	69fb      	ldr	r3, [r7, #28]
 8008368:	3301      	adds	r3, #1
 800836a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800836c:	69bb      	ldr	r3, [r7, #24]
 800836e:	3301      	adds	r3, #1
 8008370:	61bb      	str	r3, [r7, #24]
 8008372:	69ba      	ldr	r2, [r7, #24]
 8008374:	693b      	ldr	r3, [r7, #16]
 8008376:	429a      	cmp	r2, r3
 8008378:	d3e2      	bcc.n	8008340 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800837a:	2300      	movs	r3, #0
}
 800837c:	4618      	mov	r0, r3
 800837e:	3724      	adds	r7, #36	; 0x24
 8008380:	46bd      	mov	sp, r7
 8008382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008386:	4770      	bx	lr

08008388 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008388:	b480      	push	{r7}
 800838a:	b08b      	sub	sp, #44	; 0x2c
 800838c:	af00      	add	r7, sp, #0
 800838e:	60f8      	str	r0, [r7, #12]
 8008390:	60b9      	str	r1, [r7, #8]
 8008392:	4613      	mov	r3, r2
 8008394:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800839e:	88fb      	ldrh	r3, [r7, #6]
 80083a0:	089b      	lsrs	r3, r3, #2
 80083a2:	b29b      	uxth	r3, r3
 80083a4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80083a6:	88fb      	ldrh	r3, [r7, #6]
 80083a8:	f003 0303 	and.w	r3, r3, #3
 80083ac:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80083ae:	2300      	movs	r3, #0
 80083b0:	623b      	str	r3, [r7, #32]
 80083b2:	e014      	b.n	80083de <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80083b4:	69bb      	ldr	r3, [r7, #24]
 80083b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083ba:	681a      	ldr	r2, [r3, #0]
 80083bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083be:	601a      	str	r2, [r3, #0]
    pDest++;
 80083c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083c2:	3301      	adds	r3, #1
 80083c4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80083c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083c8:	3301      	adds	r3, #1
 80083ca:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80083cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ce:	3301      	adds	r3, #1
 80083d0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80083d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083d4:	3301      	adds	r3, #1
 80083d6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80083d8:	6a3b      	ldr	r3, [r7, #32]
 80083da:	3301      	adds	r3, #1
 80083dc:	623b      	str	r3, [r7, #32]
 80083de:	6a3a      	ldr	r2, [r7, #32]
 80083e0:	697b      	ldr	r3, [r7, #20]
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d3e6      	bcc.n	80083b4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80083e6:	8bfb      	ldrh	r3, [r7, #30]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d01e      	beq.n	800842a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80083ec:	2300      	movs	r3, #0
 80083ee:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80083f0:	69bb      	ldr	r3, [r7, #24]
 80083f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083f6:	461a      	mov	r2, r3
 80083f8:	f107 0310 	add.w	r3, r7, #16
 80083fc:	6812      	ldr	r2, [r2, #0]
 80083fe:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008400:	693a      	ldr	r2, [r7, #16]
 8008402:	6a3b      	ldr	r3, [r7, #32]
 8008404:	b2db      	uxtb	r3, r3
 8008406:	00db      	lsls	r3, r3, #3
 8008408:	fa22 f303 	lsr.w	r3, r2, r3
 800840c:	b2da      	uxtb	r2, r3
 800840e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008410:	701a      	strb	r2, [r3, #0]
      i++;
 8008412:	6a3b      	ldr	r3, [r7, #32]
 8008414:	3301      	adds	r3, #1
 8008416:	623b      	str	r3, [r7, #32]
      pDest++;
 8008418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800841a:	3301      	adds	r3, #1
 800841c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800841e:	8bfb      	ldrh	r3, [r7, #30]
 8008420:	3b01      	subs	r3, #1
 8008422:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008424:	8bfb      	ldrh	r3, [r7, #30]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d1ea      	bne.n	8008400 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800842a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800842c:	4618      	mov	r0, r3
 800842e:	372c      	adds	r7, #44	; 0x2c
 8008430:	46bd      	mov	sp, r7
 8008432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008436:	4770      	bx	lr

08008438 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008438:	b480      	push	{r7}
 800843a:	b085      	sub	sp, #20
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	68fa      	ldr	r2, [r7, #12]
 800844e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008452:	f023 0303 	bic.w	r3, r3, #3
 8008456:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800845e:	685b      	ldr	r3, [r3, #4]
 8008460:	68fa      	ldr	r2, [r7, #12]
 8008462:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008466:	f043 0302 	orr.w	r3, r3, #2
 800846a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800846c:	2300      	movs	r3, #0
}
 800846e:	4618      	mov	r0, r3
 8008470:	3714      	adds	r7, #20
 8008472:	46bd      	mov	sp, r7
 8008474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008478:	4770      	bx	lr

0800847a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800847a:	b480      	push	{r7}
 800847c:	b085      	sub	sp, #20
 800847e:	af00      	add	r7, sp, #0
 8008480:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	695b      	ldr	r3, [r3, #20]
 8008486:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	699b      	ldr	r3, [r3, #24]
 800848c:	68fa      	ldr	r2, [r7, #12]
 800848e:	4013      	ands	r3, r2
 8008490:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008492:	68fb      	ldr	r3, [r7, #12]
}
 8008494:	4618      	mov	r0, r3
 8008496:	3714      	adds	r7, #20
 8008498:	46bd      	mov	sp, r7
 800849a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849e:	4770      	bx	lr

080084a0 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80084a0:	b480      	push	{r7}
 80084a2:	b085      	sub	sp, #20
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084b2:	699b      	ldr	r3, [r3, #24]
 80084b4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084bc:	69db      	ldr	r3, [r3, #28]
 80084be:	68ba      	ldr	r2, [r7, #8]
 80084c0:	4013      	ands	r3, r2
 80084c2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80084c4:	68bb      	ldr	r3, [r7, #8]
 80084c6:	0c1b      	lsrs	r3, r3, #16
}
 80084c8:	4618      	mov	r0, r3
 80084ca:	3714      	adds	r7, #20
 80084cc:	46bd      	mov	sp, r7
 80084ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d2:	4770      	bx	lr

080084d4 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80084d4:	b480      	push	{r7}
 80084d6:	b085      	sub	sp, #20
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084e6:	699b      	ldr	r3, [r3, #24]
 80084e8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084f0:	69db      	ldr	r3, [r3, #28]
 80084f2:	68ba      	ldr	r2, [r7, #8]
 80084f4:	4013      	ands	r3, r2
 80084f6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	b29b      	uxth	r3, r3
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	3714      	adds	r7, #20
 8008500:	46bd      	mov	sp, r7
 8008502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008506:	4770      	bx	lr

08008508 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008508:	b480      	push	{r7}
 800850a:	b085      	sub	sp, #20
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	460b      	mov	r3, r1
 8008512:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008518:	78fb      	ldrb	r3, [r7, #3]
 800851a:	015a      	lsls	r2, r3, #5
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	4413      	add	r3, r2
 8008520:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008524:	689b      	ldr	r3, [r3, #8]
 8008526:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800852e:	695b      	ldr	r3, [r3, #20]
 8008530:	68ba      	ldr	r2, [r7, #8]
 8008532:	4013      	ands	r3, r2
 8008534:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008536:	68bb      	ldr	r3, [r7, #8]
}
 8008538:	4618      	mov	r0, r3
 800853a:	3714      	adds	r7, #20
 800853c:	46bd      	mov	sp, r7
 800853e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008542:	4770      	bx	lr

08008544 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008544:	b480      	push	{r7}
 8008546:	b087      	sub	sp, #28
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
 800854c:	460b      	mov	r3, r1
 800854e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008554:	697b      	ldr	r3, [r7, #20]
 8008556:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800855a:	691b      	ldr	r3, [r3, #16]
 800855c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008564:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008566:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008568:	78fb      	ldrb	r3, [r7, #3]
 800856a:	f003 030f 	and.w	r3, r3, #15
 800856e:	68fa      	ldr	r2, [r7, #12]
 8008570:	fa22 f303 	lsr.w	r3, r2, r3
 8008574:	01db      	lsls	r3, r3, #7
 8008576:	b2db      	uxtb	r3, r3
 8008578:	693a      	ldr	r2, [r7, #16]
 800857a:	4313      	orrs	r3, r2
 800857c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800857e:	78fb      	ldrb	r3, [r7, #3]
 8008580:	015a      	lsls	r2, r3, #5
 8008582:	697b      	ldr	r3, [r7, #20]
 8008584:	4413      	add	r3, r2
 8008586:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800858a:	689b      	ldr	r3, [r3, #8]
 800858c:	693a      	ldr	r2, [r7, #16]
 800858e:	4013      	ands	r3, r2
 8008590:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008592:	68bb      	ldr	r3, [r7, #8]
}
 8008594:	4618      	mov	r0, r3
 8008596:	371c      	adds	r7, #28
 8008598:	46bd      	mov	sp, r7
 800859a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859e:	4770      	bx	lr

080085a0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80085a0:	b480      	push	{r7}
 80085a2:	b083      	sub	sp, #12
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	695b      	ldr	r3, [r3, #20]
 80085ac:	f003 0301 	and.w	r3, r3, #1
}
 80085b0:	4618      	mov	r0, r3
 80085b2:	370c      	adds	r7, #12
 80085b4:	46bd      	mov	sp, r7
 80085b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ba:	4770      	bx	lr

080085bc <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80085bc:	b480      	push	{r7}
 80085be:	b085      	sub	sp, #20
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085ce:	681a      	ldr	r2, [r3, #0]
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085d6:	4619      	mov	r1, r3
 80085d8:	4b09      	ldr	r3, [pc, #36]	; (8008600 <USB_ActivateSetup+0x44>)
 80085da:	4013      	ands	r3, r2
 80085dc:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085e4:	685b      	ldr	r3, [r3, #4]
 80085e6:	68fa      	ldr	r2, [r7, #12]
 80085e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80085ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80085f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80085f2:	2300      	movs	r3, #0
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	3714      	adds	r7, #20
 80085f8:	46bd      	mov	sp, r7
 80085fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fe:	4770      	bx	lr
 8008600:	fffff800 	.word	0xfffff800

08008604 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008604:	b480      	push	{r7}
 8008606:	b087      	sub	sp, #28
 8008608:	af00      	add	r7, sp, #0
 800860a:	60f8      	str	r0, [r7, #12]
 800860c:	460b      	mov	r3, r1
 800860e:	607a      	str	r2, [r7, #4]
 8008610:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	333c      	adds	r3, #60	; 0x3c
 800861a:	3304      	adds	r3, #4
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008620:	693b      	ldr	r3, [r7, #16]
 8008622:	4a26      	ldr	r2, [pc, #152]	; (80086bc <USB_EP0_OutStart+0xb8>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d90a      	bls.n	800863e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008634:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008638:	d101      	bne.n	800863e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800863a:	2300      	movs	r3, #0
 800863c:	e037      	b.n	80086ae <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800863e:	697b      	ldr	r3, [r7, #20]
 8008640:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008644:	461a      	mov	r2, r3
 8008646:	2300      	movs	r3, #0
 8008648:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008650:	691b      	ldr	r3, [r3, #16]
 8008652:	697a      	ldr	r2, [r7, #20]
 8008654:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008658:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800865c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800865e:	697b      	ldr	r3, [r7, #20]
 8008660:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008664:	691b      	ldr	r3, [r3, #16]
 8008666:	697a      	ldr	r2, [r7, #20]
 8008668:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800866c:	f043 0318 	orr.w	r3, r3, #24
 8008670:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008678:	691b      	ldr	r3, [r3, #16]
 800867a:	697a      	ldr	r2, [r7, #20]
 800867c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008680:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008684:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008686:	7afb      	ldrb	r3, [r7, #11]
 8008688:	2b01      	cmp	r3, #1
 800868a:	d10f      	bne.n	80086ac <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800868c:	697b      	ldr	r3, [r7, #20]
 800868e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008692:	461a      	mov	r2, r3
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	697a      	ldr	r2, [r7, #20]
 80086a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80086a6:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80086aa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80086ac:	2300      	movs	r3, #0
}
 80086ae:	4618      	mov	r0, r3
 80086b0:	371c      	adds	r7, #28
 80086b2:	46bd      	mov	sp, r7
 80086b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b8:	4770      	bx	lr
 80086ba:	bf00      	nop
 80086bc:	4f54300a 	.word	0x4f54300a

080086c0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b085      	sub	sp, #20
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80086c8:	2300      	movs	r3, #0
 80086ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	3301      	adds	r3, #1
 80086d0:	60fb      	str	r3, [r7, #12]
 80086d2:	4a13      	ldr	r2, [pc, #76]	; (8008720 <USB_CoreReset+0x60>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d901      	bls.n	80086dc <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 80086d8:	2303      	movs	r3, #3
 80086da:	e01a      	b.n	8008712 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	691b      	ldr	r3, [r3, #16]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	daf3      	bge.n	80086cc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80086e4:	2300      	movs	r3, #0
 80086e6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	691b      	ldr	r3, [r3, #16]
 80086ec:	f043 0201 	orr.w	r2, r3, #1
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	3301      	adds	r3, #1
 80086f8:	60fb      	str	r3, [r7, #12]
 80086fa:	4a09      	ldr	r2, [pc, #36]	; (8008720 <USB_CoreReset+0x60>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d901      	bls.n	8008704 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8008700:	2303      	movs	r3, #3
 8008702:	e006      	b.n	8008712 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	691b      	ldr	r3, [r3, #16]
 8008708:	f003 0301 	and.w	r3, r3, #1
 800870c:	2b01      	cmp	r3, #1
 800870e:	d0f1      	beq.n	80086f4 <USB_CoreReset+0x34>

  return HAL_OK;
 8008710:	2300      	movs	r3, #0
}
 8008712:	4618      	mov	r0, r3
 8008714:	3714      	adds	r7, #20
 8008716:	46bd      	mov	sp, r7
 8008718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871c:	4770      	bx	lr
 800871e:	bf00      	nop
 8008720:	00030d40 	.word	0x00030d40

08008724 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008724:	b480      	push	{r7}
 8008726:	b085      	sub	sp, #20
 8008728:	af00      	add	r7, sp, #0
 800872a:	4603      	mov	r3, r0
 800872c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800872e:	2300      	movs	r3, #0
 8008730:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008732:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008736:	2b84      	cmp	r3, #132	; 0x84
 8008738:	d005      	beq.n	8008746 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800873a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	4413      	add	r3, r2
 8008742:	3303      	adds	r3, #3
 8008744:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008746:	68fb      	ldr	r3, [r7, #12]
}
 8008748:	4618      	mov	r0, r3
 800874a:	3714      	adds	r7, #20
 800874c:	46bd      	mov	sp, r7
 800874e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008752:	4770      	bx	lr

08008754 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008758:	f001 f8ec 	bl	8009934 <vTaskStartScheduler>
  
  return osOK;
 800875c:	2300      	movs	r3, #0
}
 800875e:	4618      	mov	r0, r3
 8008760:	bd80      	pop	{r7, pc}

08008762 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008762:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008764:	b089      	sub	sp, #36	; 0x24
 8008766:	af04      	add	r7, sp, #16
 8008768:	6078      	str	r0, [r7, #4]
 800876a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	695b      	ldr	r3, [r3, #20]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d020      	beq.n	80087b6 <osThreadCreate+0x54>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	699b      	ldr	r3, [r3, #24]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d01c      	beq.n	80087b6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	685c      	ldr	r4, [r3, #4]
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681d      	ldr	r5, [r3, #0]
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	691e      	ldr	r6, [r3, #16]
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800878e:	4618      	mov	r0, r3
 8008790:	f7ff ffc8 	bl	8008724 <makeFreeRtosPriority>
 8008794:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	695b      	ldr	r3, [r3, #20]
 800879a:	687a      	ldr	r2, [r7, #4]
 800879c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800879e:	9202      	str	r2, [sp, #8]
 80087a0:	9301      	str	r3, [sp, #4]
 80087a2:	9100      	str	r1, [sp, #0]
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	4632      	mov	r2, r6
 80087a8:	4629      	mov	r1, r5
 80087aa:	4620      	mov	r0, r4
 80087ac:	f000 fee6 	bl	800957c <xTaskCreateStatic>
 80087b0:	4603      	mov	r3, r0
 80087b2:	60fb      	str	r3, [r7, #12]
 80087b4:	e01c      	b.n	80087f0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	685c      	ldr	r4, [r3, #4]
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80087c2:	b29e      	uxth	r6, r3
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80087ca:	4618      	mov	r0, r3
 80087cc:	f7ff ffaa 	bl	8008724 <makeFreeRtosPriority>
 80087d0:	4602      	mov	r2, r0
 80087d2:	f107 030c 	add.w	r3, r7, #12
 80087d6:	9301      	str	r3, [sp, #4]
 80087d8:	9200      	str	r2, [sp, #0]
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	4632      	mov	r2, r6
 80087de:	4629      	mov	r1, r5
 80087e0:	4620      	mov	r0, r4
 80087e2:	f000 ff2e 	bl	8009642 <xTaskCreate>
 80087e6:	4603      	mov	r3, r0
 80087e8:	2b01      	cmp	r3, #1
 80087ea:	d001      	beq.n	80087f0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80087ec:	2300      	movs	r3, #0
 80087ee:	e000      	b.n	80087f2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80087f0:	68fb      	ldr	r3, [r7, #12]
}
 80087f2:	4618      	mov	r0, r3
 80087f4:	3714      	adds	r7, #20
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080087fa <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80087fa:	b580      	push	{r7, lr}
 80087fc:	b084      	sub	sp, #16
 80087fe:	af00      	add	r7, sp, #0
 8008800:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d001      	beq.n	8008810 <osDelay+0x16>
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	e000      	b.n	8008812 <osDelay+0x18>
 8008810:	2301      	movs	r3, #1
 8008812:	4618      	mov	r0, r3
 8008814:	f001 f858 	bl	80098c8 <vTaskDelay>
  
  return osOK;
 8008818:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800881a:	4618      	mov	r0, r3
 800881c:	3710      	adds	r7, #16
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}

08008822 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8008822:	b580      	push	{r7, lr}
 8008824:	b086      	sub	sp, #24
 8008826:	af02      	add	r7, sp, #8
 8008828:	6078      	str	r0, [r7, #4]
 800882a:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	685b      	ldr	r3, [r3, #4]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d016      	beq.n	8008862 <osSemaphoreCreate+0x40>
    if (count == 1) {
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	2b01      	cmp	r3, #1
 8008838:	d10a      	bne.n	8008850 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	685b      	ldr	r3, [r3, #4]
 800883e:	2203      	movs	r2, #3
 8008840:	9200      	str	r2, [sp, #0]
 8008842:	2200      	movs	r2, #0
 8008844:	2100      	movs	r1, #0
 8008846:	2001      	movs	r0, #1
 8008848:	f000 f948 	bl	8008adc <xQueueGenericCreateStatic>
 800884c:	4603      	mov	r3, r0
 800884e:	e023      	b.n	8008898 <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
 8008850:	6838      	ldr	r0, [r7, #0]
 8008852:	6839      	ldr	r1, [r7, #0]
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	461a      	mov	r2, r3
 800885a:	f000 fa22 	bl	8008ca2 <xQueueCreateCountingSemaphoreStatic>
 800885e:	4603      	mov	r3, r0
 8008860:	e01a      	b.n	8008898 <osSemaphoreCreate+0x76>
      return NULL;
#endif
    }
  }
  else {
    if (count == 1) {
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	2b01      	cmp	r3, #1
 8008866:	d110      	bne.n	800888a <osSemaphoreCreate+0x68>
      vSemaphoreCreateBinary(sema);
 8008868:	2203      	movs	r2, #3
 800886a:	2100      	movs	r1, #0
 800886c:	2001      	movs	r0, #1
 800886e:	f000 f9b7 	bl	8008be0 <xQueueGenericCreate>
 8008872:	60f8      	str	r0, [r7, #12]
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d005      	beq.n	8008886 <osSemaphoreCreate+0x64>
 800887a:	2300      	movs	r3, #0
 800887c:	2200      	movs	r2, #0
 800887e:	2100      	movs	r1, #0
 8008880:	68f8      	ldr	r0, [r7, #12]
 8008882:	f000 fa81 	bl	8008d88 <xQueueGenericSend>
      return sema;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	e006      	b.n	8008898 <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	683a      	ldr	r2, [r7, #0]
 800888e:	4611      	mov	r1, r2
 8008890:	4618      	mov	r0, r3
 8008892:	f000 fa41 	bl	8008d18 <xQueueCreateCountingSemaphore>
 8008896:	4603      	mov	r3, r0
#else
    return NULL;
#endif
  }
#endif
}
 8008898:	4618      	mov	r0, r3
 800889a:	3710      	adds	r7, #16
 800889c:	46bd      	mov	sp, r7
 800889e:	bd80      	pop	{r7, pc}

080088a0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80088a0:	b480      	push	{r7}
 80088a2:	b083      	sub	sp, #12
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f103 0208 	add.w	r2, r3, #8
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f04f 32ff 	mov.w	r2, #4294967295
 80088b8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	f103 0208 	add.w	r2, r3, #8
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f103 0208 	add.w	r2, r3, #8
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2200      	movs	r2, #0
 80088d2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80088d4:	bf00      	nop
 80088d6:	370c      	adds	r7, #12
 80088d8:	46bd      	mov	sp, r7
 80088da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088de:	4770      	bx	lr

080088e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80088e0:	b480      	push	{r7}
 80088e2:	b083      	sub	sp, #12
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2200      	movs	r2, #0
 80088ec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80088ee:	bf00      	nop
 80088f0:	370c      	adds	r7, #12
 80088f2:	46bd      	mov	sp, r7
 80088f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f8:	4770      	bx	lr

080088fa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80088fa:	b480      	push	{r7}
 80088fc:	b085      	sub	sp, #20
 80088fe:	af00      	add	r7, sp, #0
 8008900:	6078      	str	r0, [r7, #4]
 8008902:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	685b      	ldr	r3, [r3, #4]
 8008908:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	68fa      	ldr	r2, [r7, #12]
 800890e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	689a      	ldr	r2, [r3, #8]
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	689b      	ldr	r3, [r3, #8]
 800891c:	683a      	ldr	r2, [r7, #0]
 800891e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	683a      	ldr	r2, [r7, #0]
 8008924:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	687a      	ldr	r2, [r7, #4]
 800892a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	1c5a      	adds	r2, r3, #1
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	601a      	str	r2, [r3, #0]
}
 8008936:	bf00      	nop
 8008938:	3714      	adds	r7, #20
 800893a:	46bd      	mov	sp, r7
 800893c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008940:	4770      	bx	lr

08008942 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008942:	b480      	push	{r7}
 8008944:	b085      	sub	sp, #20
 8008946:	af00      	add	r7, sp, #0
 8008948:	6078      	str	r0, [r7, #4]
 800894a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008952:	68bb      	ldr	r3, [r7, #8]
 8008954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008958:	d103      	bne.n	8008962 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	691b      	ldr	r3, [r3, #16]
 800895e:	60fb      	str	r3, [r7, #12]
 8008960:	e00c      	b.n	800897c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	3308      	adds	r3, #8
 8008966:	60fb      	str	r3, [r7, #12]
 8008968:	e002      	b.n	8008970 <vListInsert+0x2e>
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	685b      	ldr	r3, [r3, #4]
 800896e:	60fb      	str	r3, [r7, #12]
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	685b      	ldr	r3, [r3, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	68ba      	ldr	r2, [r7, #8]
 8008978:	429a      	cmp	r2, r3
 800897a:	d2f6      	bcs.n	800896a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	685a      	ldr	r2, [r3, #4]
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	685b      	ldr	r3, [r3, #4]
 8008988:	683a      	ldr	r2, [r7, #0]
 800898a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	68fa      	ldr	r2, [r7, #12]
 8008990:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	683a      	ldr	r2, [r7, #0]
 8008996:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	687a      	ldr	r2, [r7, #4]
 800899c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	1c5a      	adds	r2, r3, #1
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	601a      	str	r2, [r3, #0]
}
 80089a8:	bf00      	nop
 80089aa:	3714      	adds	r7, #20
 80089ac:	46bd      	mov	sp, r7
 80089ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b2:	4770      	bx	lr

080089b4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80089b4:	b480      	push	{r7}
 80089b6:	b085      	sub	sp, #20
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	691b      	ldr	r3, [r3, #16]
 80089c0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	685b      	ldr	r3, [r3, #4]
 80089c6:	687a      	ldr	r2, [r7, #4]
 80089c8:	6892      	ldr	r2, [r2, #8]
 80089ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	689b      	ldr	r3, [r3, #8]
 80089d0:	687a      	ldr	r2, [r7, #4]
 80089d2:	6852      	ldr	r2, [r2, #4]
 80089d4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	685b      	ldr	r3, [r3, #4]
 80089da:	687a      	ldr	r2, [r7, #4]
 80089dc:	429a      	cmp	r2, r3
 80089de:	d103      	bne.n	80089e8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	689a      	ldr	r2, [r3, #8]
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2200      	movs	r2, #0
 80089ec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	1e5a      	subs	r2, r3, #1
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	3714      	adds	r7, #20
 8008a00:	46bd      	mov	sp, r7
 8008a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a06:	4770      	bx	lr

08008a08 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b084      	sub	sp, #16
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
 8008a10:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d10c      	bne.n	8008a36 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a20:	b672      	cpsid	i
 8008a22:	f383 8811 	msr	BASEPRI, r3
 8008a26:	f3bf 8f6f 	isb	sy
 8008a2a:	f3bf 8f4f 	dsb	sy
 8008a2e:	b662      	cpsie	i
 8008a30:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008a32:	bf00      	nop
 8008a34:	e7fe      	b.n	8008a34 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8008a36:	f002 f951 	bl	800acdc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681a      	ldr	r2, [r3, #0]
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a42:	68f9      	ldr	r1, [r7, #12]
 8008a44:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008a46:	fb01 f303 	mul.w	r3, r1, r3
 8008a4a:	441a      	add	r2, r3
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	2200      	movs	r2, #0
 8008a54:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681a      	ldr	r2, [r3, #0]
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681a      	ldr	r2, [r3, #0]
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a66:	3b01      	subs	r3, #1
 8008a68:	68f9      	ldr	r1, [r7, #12]
 8008a6a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008a6c:	fb01 f303 	mul.w	r3, r1, r3
 8008a70:	441a      	add	r2, r3
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	22ff      	movs	r2, #255	; 0xff
 8008a7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	22ff      	movs	r2, #255	; 0xff
 8008a82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d114      	bne.n	8008ab6 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	691b      	ldr	r3, [r3, #16]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d01a      	beq.n	8008aca <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	3310      	adds	r3, #16
 8008a98:	4618      	mov	r0, r3
 8008a9a:	f001 fa01 	bl	8009ea0 <xTaskRemoveFromEventList>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d012      	beq.n	8008aca <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008aa4:	4b0c      	ldr	r3, [pc, #48]	; (8008ad8 <xQueueGenericReset+0xd0>)
 8008aa6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008aaa:	601a      	str	r2, [r3, #0]
 8008aac:	f3bf 8f4f 	dsb	sy
 8008ab0:	f3bf 8f6f 	isb	sy
 8008ab4:	e009      	b.n	8008aca <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	3310      	adds	r3, #16
 8008aba:	4618      	mov	r0, r3
 8008abc:	f7ff fef0 	bl	80088a0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	3324      	adds	r3, #36	; 0x24
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	f7ff feeb 	bl	80088a0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008aca:	f002 f93b 	bl	800ad44 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008ace:	2301      	movs	r3, #1
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3710      	adds	r7, #16
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}
 8008ad8:	e000ed04 	.word	0xe000ed04

08008adc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b08e      	sub	sp, #56	; 0x38
 8008ae0:	af02      	add	r7, sp, #8
 8008ae2:	60f8      	str	r0, [r7, #12]
 8008ae4:	60b9      	str	r1, [r7, #8]
 8008ae6:	607a      	str	r2, [r7, #4]
 8008ae8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d10c      	bne.n	8008b0a <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 8008af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008af4:	b672      	cpsid	i
 8008af6:	f383 8811 	msr	BASEPRI, r3
 8008afa:	f3bf 8f6f 	isb	sy
 8008afe:	f3bf 8f4f 	dsb	sy
 8008b02:	b662      	cpsie	i
 8008b04:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008b06:	bf00      	nop
 8008b08:	e7fe      	b.n	8008b08 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d10c      	bne.n	8008b2a <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 8008b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b14:	b672      	cpsid	i
 8008b16:	f383 8811 	msr	BASEPRI, r3
 8008b1a:	f3bf 8f6f 	isb	sy
 8008b1e:	f3bf 8f4f 	dsb	sy
 8008b22:	b662      	cpsie	i
 8008b24:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008b26:	bf00      	nop
 8008b28:	e7fe      	b.n	8008b28 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d002      	beq.n	8008b36 <xQueueGenericCreateStatic+0x5a>
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d001      	beq.n	8008b3a <xQueueGenericCreateStatic+0x5e>
 8008b36:	2301      	movs	r3, #1
 8008b38:	e000      	b.n	8008b3c <xQueueGenericCreateStatic+0x60>
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d10c      	bne.n	8008b5a <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 8008b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b44:	b672      	cpsid	i
 8008b46:	f383 8811 	msr	BASEPRI, r3
 8008b4a:	f3bf 8f6f 	isb	sy
 8008b4e:	f3bf 8f4f 	dsb	sy
 8008b52:	b662      	cpsie	i
 8008b54:	623b      	str	r3, [r7, #32]
}
 8008b56:	bf00      	nop
 8008b58:	e7fe      	b.n	8008b58 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d102      	bne.n	8008b66 <xQueueGenericCreateStatic+0x8a>
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d101      	bne.n	8008b6a <xQueueGenericCreateStatic+0x8e>
 8008b66:	2301      	movs	r3, #1
 8008b68:	e000      	b.n	8008b6c <xQueueGenericCreateStatic+0x90>
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d10c      	bne.n	8008b8a <xQueueGenericCreateStatic+0xae>
	__asm volatile
 8008b70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b74:	b672      	cpsid	i
 8008b76:	f383 8811 	msr	BASEPRI, r3
 8008b7a:	f3bf 8f6f 	isb	sy
 8008b7e:	f3bf 8f4f 	dsb	sy
 8008b82:	b662      	cpsie	i
 8008b84:	61fb      	str	r3, [r7, #28]
}
 8008b86:	bf00      	nop
 8008b88:	e7fe      	b.n	8008b88 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008b8a:	2348      	movs	r3, #72	; 0x48
 8008b8c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008b8e:	697b      	ldr	r3, [r7, #20]
 8008b90:	2b48      	cmp	r3, #72	; 0x48
 8008b92:	d00c      	beq.n	8008bae <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 8008b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b98:	b672      	cpsid	i
 8008b9a:	f383 8811 	msr	BASEPRI, r3
 8008b9e:	f3bf 8f6f 	isb	sy
 8008ba2:	f3bf 8f4f 	dsb	sy
 8008ba6:	b662      	cpsie	i
 8008ba8:	61bb      	str	r3, [r7, #24]
}
 8008baa:	bf00      	nop
 8008bac:	e7fe      	b.n	8008bac <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008bae:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008bb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d00d      	beq.n	8008bd6 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bbc:	2201      	movs	r2, #1
 8008bbe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008bc2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bc8:	9300      	str	r3, [sp, #0]
 8008bca:	4613      	mov	r3, r2
 8008bcc:	687a      	ldr	r2, [r7, #4]
 8008bce:	68b9      	ldr	r1, [r7, #8]
 8008bd0:	68f8      	ldr	r0, [r7, #12]
 8008bd2:	f000 f847 	bl	8008c64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	3730      	adds	r7, #48	; 0x30
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b08a      	sub	sp, #40	; 0x28
 8008be4:	af02      	add	r7, sp, #8
 8008be6:	60f8      	str	r0, [r7, #12]
 8008be8:	60b9      	str	r1, [r7, #8]
 8008bea:	4613      	mov	r3, r2
 8008bec:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d10c      	bne.n	8008c0e <xQueueGenericCreate+0x2e>
	__asm volatile
 8008bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bf8:	b672      	cpsid	i
 8008bfa:	f383 8811 	msr	BASEPRI, r3
 8008bfe:	f3bf 8f6f 	isb	sy
 8008c02:	f3bf 8f4f 	dsb	sy
 8008c06:	b662      	cpsie	i
 8008c08:	613b      	str	r3, [r7, #16]
}
 8008c0a:	bf00      	nop
 8008c0c:	e7fe      	b.n	8008c0c <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d102      	bne.n	8008c1a <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8008c14:	2300      	movs	r3, #0
 8008c16:	61fb      	str	r3, [r7, #28]
 8008c18:	e004      	b.n	8008c24 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	68ba      	ldr	r2, [r7, #8]
 8008c1e:	fb02 f303 	mul.w	r3, r2, r3
 8008c22:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008c24:	69fb      	ldr	r3, [r7, #28]
 8008c26:	3348      	adds	r3, #72	; 0x48
 8008c28:	4618      	mov	r0, r3
 8008c2a:	f002 f983 	bl	800af34 <pvPortMalloc>
 8008c2e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008c30:	69bb      	ldr	r3, [r7, #24]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d011      	beq.n	8008c5a <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008c36:	69bb      	ldr	r3, [r7, #24]
 8008c38:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	3348      	adds	r3, #72	; 0x48
 8008c3e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008c40:	69bb      	ldr	r3, [r7, #24]
 8008c42:	2200      	movs	r2, #0
 8008c44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008c48:	79fa      	ldrb	r2, [r7, #7]
 8008c4a:	69bb      	ldr	r3, [r7, #24]
 8008c4c:	9300      	str	r3, [sp, #0]
 8008c4e:	4613      	mov	r3, r2
 8008c50:	697a      	ldr	r2, [r7, #20]
 8008c52:	68b9      	ldr	r1, [r7, #8]
 8008c54:	68f8      	ldr	r0, [r7, #12]
 8008c56:	f000 f805 	bl	8008c64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008c5a:	69bb      	ldr	r3, [r7, #24]
	}
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	3720      	adds	r7, #32
 8008c60:	46bd      	mov	sp, r7
 8008c62:	bd80      	pop	{r7, pc}

08008c64 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b084      	sub	sp, #16
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	60f8      	str	r0, [r7, #12]
 8008c6c:	60b9      	str	r1, [r7, #8]
 8008c6e:	607a      	str	r2, [r7, #4]
 8008c70:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d103      	bne.n	8008c80 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008c78:	69bb      	ldr	r3, [r7, #24]
 8008c7a:	69ba      	ldr	r2, [r7, #24]
 8008c7c:	601a      	str	r2, [r3, #0]
 8008c7e:	e002      	b.n	8008c86 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008c80:	69bb      	ldr	r3, [r7, #24]
 8008c82:	687a      	ldr	r2, [r7, #4]
 8008c84:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008c86:	69bb      	ldr	r3, [r7, #24]
 8008c88:	68fa      	ldr	r2, [r7, #12]
 8008c8a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008c8c:	69bb      	ldr	r3, [r7, #24]
 8008c8e:	68ba      	ldr	r2, [r7, #8]
 8008c90:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008c92:	2101      	movs	r1, #1
 8008c94:	69b8      	ldr	r0, [r7, #24]
 8008c96:	f7ff feb7 	bl	8008a08 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008c9a:	bf00      	nop
 8008c9c:	3710      	adds	r7, #16
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}

08008ca2 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8008ca2:	b580      	push	{r7, lr}
 8008ca4:	b08a      	sub	sp, #40	; 0x28
 8008ca6:	af02      	add	r7, sp, #8
 8008ca8:	60f8      	str	r0, [r7, #12]
 8008caa:	60b9      	str	r1, [r7, #8]
 8008cac:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d10c      	bne.n	8008cce <xQueueCreateCountingSemaphoreStatic+0x2c>
	__asm volatile
 8008cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cb8:	b672      	cpsid	i
 8008cba:	f383 8811 	msr	BASEPRI, r3
 8008cbe:	f3bf 8f6f 	isb	sy
 8008cc2:	f3bf 8f4f 	dsb	sy
 8008cc6:	b662      	cpsie	i
 8008cc8:	61bb      	str	r3, [r7, #24]
}
 8008cca:	bf00      	nop
 8008ccc:	e7fe      	b.n	8008ccc <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008cce:	68ba      	ldr	r2, [r7, #8]
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	429a      	cmp	r2, r3
 8008cd4:	d90c      	bls.n	8008cf0 <xQueueCreateCountingSemaphoreStatic+0x4e>
	__asm volatile
 8008cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cda:	b672      	cpsid	i
 8008cdc:	f383 8811 	msr	BASEPRI, r3
 8008ce0:	f3bf 8f6f 	isb	sy
 8008ce4:	f3bf 8f4f 	dsb	sy
 8008ce8:	b662      	cpsie	i
 8008cea:	617b      	str	r3, [r7, #20]
}
 8008cec:	bf00      	nop
 8008cee:	e7fe      	b.n	8008cee <xQueueCreateCountingSemaphoreStatic+0x4c>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008cf0:	2302      	movs	r3, #2
 8008cf2:	9300      	str	r3, [sp, #0]
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	2100      	movs	r1, #0
 8008cfa:	68f8      	ldr	r0, [r7, #12]
 8008cfc:	f7ff feee 	bl	8008adc <xQueueGenericCreateStatic>
 8008d00:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8008d02:	69fb      	ldr	r3, [r7, #28]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d002      	beq.n	8008d0e <xQueueCreateCountingSemaphoreStatic+0x6c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008d08:	69fb      	ldr	r3, [r7, #28]
 8008d0a:	68ba      	ldr	r2, [r7, #8]
 8008d0c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008d0e:	69fb      	ldr	r3, [r7, #28]
	}
 8008d10:	4618      	mov	r0, r3
 8008d12:	3720      	adds	r7, #32
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}

08008d18 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b086      	sub	sp, #24
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
 8008d20:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d10c      	bne.n	8008d42 <xQueueCreateCountingSemaphore+0x2a>
	__asm volatile
 8008d28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d2c:	b672      	cpsid	i
 8008d2e:	f383 8811 	msr	BASEPRI, r3
 8008d32:	f3bf 8f6f 	isb	sy
 8008d36:	f3bf 8f4f 	dsb	sy
 8008d3a:	b662      	cpsie	i
 8008d3c:	613b      	str	r3, [r7, #16]
}
 8008d3e:	bf00      	nop
 8008d40:	e7fe      	b.n	8008d40 <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008d42:	683a      	ldr	r2, [r7, #0]
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	429a      	cmp	r2, r3
 8008d48:	d90c      	bls.n	8008d64 <xQueueCreateCountingSemaphore+0x4c>
	__asm volatile
 8008d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d4e:	b672      	cpsid	i
 8008d50:	f383 8811 	msr	BASEPRI, r3
 8008d54:	f3bf 8f6f 	isb	sy
 8008d58:	f3bf 8f4f 	dsb	sy
 8008d5c:	b662      	cpsie	i
 8008d5e:	60fb      	str	r3, [r7, #12]
}
 8008d60:	bf00      	nop
 8008d62:	e7fe      	b.n	8008d62 <xQueueCreateCountingSemaphore+0x4a>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008d64:	2202      	movs	r2, #2
 8008d66:	2100      	movs	r1, #0
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f7ff ff39 	bl	8008be0 <xQueueGenericCreate>
 8008d6e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d002      	beq.n	8008d7c <xQueueCreateCountingSemaphore+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008d76:	697b      	ldr	r3, [r7, #20]
 8008d78:	683a      	ldr	r2, [r7, #0]
 8008d7a:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008d7c:	697b      	ldr	r3, [r7, #20]
	}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	3718      	adds	r7, #24
 8008d82:	46bd      	mov	sp, r7
 8008d84:	bd80      	pop	{r7, pc}
	...

08008d88 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b08e      	sub	sp, #56	; 0x38
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	60f8      	str	r0, [r7, #12]
 8008d90:	60b9      	str	r1, [r7, #8]
 8008d92:	607a      	str	r2, [r7, #4]
 8008d94:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008d96:	2300      	movs	r3, #0
 8008d98:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d10c      	bne.n	8008dbe <xQueueGenericSend+0x36>
	__asm volatile
 8008da4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008da8:	b672      	cpsid	i
 8008daa:	f383 8811 	msr	BASEPRI, r3
 8008dae:	f3bf 8f6f 	isb	sy
 8008db2:	f3bf 8f4f 	dsb	sy
 8008db6:	b662      	cpsie	i
 8008db8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008dba:	bf00      	nop
 8008dbc:	e7fe      	b.n	8008dbc <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d103      	bne.n	8008dcc <xQueueGenericSend+0x44>
 8008dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d101      	bne.n	8008dd0 <xQueueGenericSend+0x48>
 8008dcc:	2301      	movs	r3, #1
 8008dce:	e000      	b.n	8008dd2 <xQueueGenericSend+0x4a>
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d10c      	bne.n	8008df0 <xQueueGenericSend+0x68>
	__asm volatile
 8008dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dda:	b672      	cpsid	i
 8008ddc:	f383 8811 	msr	BASEPRI, r3
 8008de0:	f3bf 8f6f 	isb	sy
 8008de4:	f3bf 8f4f 	dsb	sy
 8008de8:	b662      	cpsie	i
 8008dea:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008dec:	bf00      	nop
 8008dee:	e7fe      	b.n	8008dee <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	2b02      	cmp	r3, #2
 8008df4:	d103      	bne.n	8008dfe <xQueueGenericSend+0x76>
 8008df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008df8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dfa:	2b01      	cmp	r3, #1
 8008dfc:	d101      	bne.n	8008e02 <xQueueGenericSend+0x7a>
 8008dfe:	2301      	movs	r3, #1
 8008e00:	e000      	b.n	8008e04 <xQueueGenericSend+0x7c>
 8008e02:	2300      	movs	r3, #0
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d10c      	bne.n	8008e22 <xQueueGenericSend+0x9a>
	__asm volatile
 8008e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e0c:	b672      	cpsid	i
 8008e0e:	f383 8811 	msr	BASEPRI, r3
 8008e12:	f3bf 8f6f 	isb	sy
 8008e16:	f3bf 8f4f 	dsb	sy
 8008e1a:	b662      	cpsie	i
 8008e1c:	623b      	str	r3, [r7, #32]
}
 8008e1e:	bf00      	nop
 8008e20:	e7fe      	b.n	8008e20 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008e22:	f001 fa03 	bl	800a22c <xTaskGetSchedulerState>
 8008e26:	4603      	mov	r3, r0
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d102      	bne.n	8008e32 <xQueueGenericSend+0xaa>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d101      	bne.n	8008e36 <xQueueGenericSend+0xae>
 8008e32:	2301      	movs	r3, #1
 8008e34:	e000      	b.n	8008e38 <xQueueGenericSend+0xb0>
 8008e36:	2300      	movs	r3, #0
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d10c      	bne.n	8008e56 <xQueueGenericSend+0xce>
	__asm volatile
 8008e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e40:	b672      	cpsid	i
 8008e42:	f383 8811 	msr	BASEPRI, r3
 8008e46:	f3bf 8f6f 	isb	sy
 8008e4a:	f3bf 8f4f 	dsb	sy
 8008e4e:	b662      	cpsie	i
 8008e50:	61fb      	str	r3, [r7, #28]
}
 8008e52:	bf00      	nop
 8008e54:	e7fe      	b.n	8008e54 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008e56:	f001 ff41 	bl	800acdc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e62:	429a      	cmp	r2, r3
 8008e64:	d302      	bcc.n	8008e6c <xQueueGenericSend+0xe4>
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	2b02      	cmp	r3, #2
 8008e6a:	d129      	bne.n	8008ec0 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008e6c:	683a      	ldr	r2, [r7, #0]
 8008e6e:	68b9      	ldr	r1, [r7, #8]
 8008e70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008e72:	f000 fa15 	bl	80092a0 <prvCopyDataToQueue>
 8008e76:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d010      	beq.n	8008ea2 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e82:	3324      	adds	r3, #36	; 0x24
 8008e84:	4618      	mov	r0, r3
 8008e86:	f001 f80b 	bl	8009ea0 <xTaskRemoveFromEventList>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d013      	beq.n	8008eb8 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008e90:	4b3f      	ldr	r3, [pc, #252]	; (8008f90 <xQueueGenericSend+0x208>)
 8008e92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e96:	601a      	str	r2, [r3, #0]
 8008e98:	f3bf 8f4f 	dsb	sy
 8008e9c:	f3bf 8f6f 	isb	sy
 8008ea0:	e00a      	b.n	8008eb8 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d007      	beq.n	8008eb8 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008ea8:	4b39      	ldr	r3, [pc, #228]	; (8008f90 <xQueueGenericSend+0x208>)
 8008eaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008eae:	601a      	str	r2, [r3, #0]
 8008eb0:	f3bf 8f4f 	dsb	sy
 8008eb4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008eb8:	f001 ff44 	bl	800ad44 <vPortExitCritical>
				return pdPASS;
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	e063      	b.n	8008f88 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d103      	bne.n	8008ece <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008ec6:	f001 ff3d 	bl	800ad44 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008eca:	2300      	movs	r3, #0
 8008ecc:	e05c      	b.n	8008f88 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008ece:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d106      	bne.n	8008ee2 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008ed4:	f107 0314 	add.w	r3, r7, #20
 8008ed8:	4618      	mov	r0, r3
 8008eda:	f001 f845 	bl	8009f68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008ede:	2301      	movs	r3, #1
 8008ee0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008ee2:	f001 ff2f 	bl	800ad44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008ee6:	f000 fd8f 	bl	8009a08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008eea:	f001 fef7 	bl	800acdc <vPortEnterCritical>
 8008eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ef0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008ef4:	b25b      	sxtb	r3, r3
 8008ef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008efa:	d103      	bne.n	8008f04 <xQueueGenericSend+0x17c>
 8008efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008efe:	2200      	movs	r2, #0
 8008f00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f06:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008f0a:	b25b      	sxtb	r3, r3
 8008f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f10:	d103      	bne.n	8008f1a <xQueueGenericSend+0x192>
 8008f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f14:	2200      	movs	r2, #0
 8008f16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008f1a:	f001 ff13 	bl	800ad44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008f1e:	1d3a      	adds	r2, r7, #4
 8008f20:	f107 0314 	add.w	r3, r7, #20
 8008f24:	4611      	mov	r1, r2
 8008f26:	4618      	mov	r0, r3
 8008f28:	f001 f834 	bl	8009f94 <xTaskCheckForTimeOut>
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d124      	bne.n	8008f7c <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008f32:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008f34:	f000 faac 	bl	8009490 <prvIsQueueFull>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d018      	beq.n	8008f70 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f40:	3310      	adds	r3, #16
 8008f42:	687a      	ldr	r2, [r7, #4]
 8008f44:	4611      	mov	r1, r2
 8008f46:	4618      	mov	r0, r3
 8008f48:	f000 ff56 	bl	8009df8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008f4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008f4e:	f000 fa37 	bl	80093c0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008f52:	f000 fd67 	bl	8009a24 <xTaskResumeAll>
 8008f56:	4603      	mov	r3, r0
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	f47f af7c 	bne.w	8008e56 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 8008f5e:	4b0c      	ldr	r3, [pc, #48]	; (8008f90 <xQueueGenericSend+0x208>)
 8008f60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f64:	601a      	str	r2, [r3, #0]
 8008f66:	f3bf 8f4f 	dsb	sy
 8008f6a:	f3bf 8f6f 	isb	sy
 8008f6e:	e772      	b.n	8008e56 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008f70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008f72:	f000 fa25 	bl	80093c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008f76:	f000 fd55 	bl	8009a24 <xTaskResumeAll>
 8008f7a:	e76c      	b.n	8008e56 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008f7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008f7e:	f000 fa1f 	bl	80093c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008f82:	f000 fd4f 	bl	8009a24 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008f86:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	3738      	adds	r7, #56	; 0x38
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd80      	pop	{r7, pc}
 8008f90:	e000ed04 	.word	0xe000ed04

08008f94 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b08e      	sub	sp, #56	; 0x38
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	60f8      	str	r0, [r7, #12]
 8008f9c:	60b9      	str	r1, [r7, #8]
 8008f9e:	607a      	str	r2, [r7, #4]
 8008fa0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d10c      	bne.n	8008fc6 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 8008fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fb0:	b672      	cpsid	i
 8008fb2:	f383 8811 	msr	BASEPRI, r3
 8008fb6:	f3bf 8f6f 	isb	sy
 8008fba:	f3bf 8f4f 	dsb	sy
 8008fbe:	b662      	cpsie	i
 8008fc0:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008fc2:	bf00      	nop
 8008fc4:	e7fe      	b.n	8008fc4 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008fc6:	68bb      	ldr	r3, [r7, #8]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d103      	bne.n	8008fd4 <xQueueGenericSendFromISR+0x40>
 8008fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d101      	bne.n	8008fd8 <xQueueGenericSendFromISR+0x44>
 8008fd4:	2301      	movs	r3, #1
 8008fd6:	e000      	b.n	8008fda <xQueueGenericSendFromISR+0x46>
 8008fd8:	2300      	movs	r3, #0
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d10c      	bne.n	8008ff8 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 8008fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fe2:	b672      	cpsid	i
 8008fe4:	f383 8811 	msr	BASEPRI, r3
 8008fe8:	f3bf 8f6f 	isb	sy
 8008fec:	f3bf 8f4f 	dsb	sy
 8008ff0:	b662      	cpsie	i
 8008ff2:	623b      	str	r3, [r7, #32]
}
 8008ff4:	bf00      	nop
 8008ff6:	e7fe      	b.n	8008ff6 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	2b02      	cmp	r3, #2
 8008ffc:	d103      	bne.n	8009006 <xQueueGenericSendFromISR+0x72>
 8008ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009000:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009002:	2b01      	cmp	r3, #1
 8009004:	d101      	bne.n	800900a <xQueueGenericSendFromISR+0x76>
 8009006:	2301      	movs	r3, #1
 8009008:	e000      	b.n	800900c <xQueueGenericSendFromISR+0x78>
 800900a:	2300      	movs	r3, #0
 800900c:	2b00      	cmp	r3, #0
 800900e:	d10c      	bne.n	800902a <xQueueGenericSendFromISR+0x96>
	__asm volatile
 8009010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009014:	b672      	cpsid	i
 8009016:	f383 8811 	msr	BASEPRI, r3
 800901a:	f3bf 8f6f 	isb	sy
 800901e:	f3bf 8f4f 	dsb	sy
 8009022:	b662      	cpsie	i
 8009024:	61fb      	str	r3, [r7, #28]
}
 8009026:	bf00      	nop
 8009028:	e7fe      	b.n	8009028 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800902a:	f001 ff3f 	bl	800aeac <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800902e:	f3ef 8211 	mrs	r2, BASEPRI
 8009032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009036:	b672      	cpsid	i
 8009038:	f383 8811 	msr	BASEPRI, r3
 800903c:	f3bf 8f6f 	isb	sy
 8009040:	f3bf 8f4f 	dsb	sy
 8009044:	b662      	cpsie	i
 8009046:	61ba      	str	r2, [r7, #24]
 8009048:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800904a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800904c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800904e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009050:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009054:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009056:	429a      	cmp	r2, r3
 8009058:	d302      	bcc.n	8009060 <xQueueGenericSendFromISR+0xcc>
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	2b02      	cmp	r3, #2
 800905e:	d12c      	bne.n	80090ba <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009062:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009066:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800906a:	683a      	ldr	r2, [r7, #0]
 800906c:	68b9      	ldr	r1, [r7, #8]
 800906e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009070:	f000 f916 	bl	80092a0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009074:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8009078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800907c:	d112      	bne.n	80090a4 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800907e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009082:	2b00      	cmp	r3, #0
 8009084:	d016      	beq.n	80090b4 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009088:	3324      	adds	r3, #36	; 0x24
 800908a:	4618      	mov	r0, r3
 800908c:	f000 ff08 	bl	8009ea0 <xTaskRemoveFromEventList>
 8009090:	4603      	mov	r3, r0
 8009092:	2b00      	cmp	r3, #0
 8009094:	d00e      	beq.n	80090b4 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d00b      	beq.n	80090b4 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2201      	movs	r2, #1
 80090a0:	601a      	str	r2, [r3, #0]
 80090a2:	e007      	b.n	80090b4 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80090a4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80090a8:	3301      	adds	r3, #1
 80090aa:	b2db      	uxtb	r3, r3
 80090ac:	b25a      	sxtb	r2, r3
 80090ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80090b4:	2301      	movs	r3, #1
 80090b6:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80090b8:	e001      	b.n	80090be <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80090ba:	2300      	movs	r3, #0
 80090bc:	637b      	str	r3, [r7, #52]	; 0x34
 80090be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090c0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80090c2:	693b      	ldr	r3, [r7, #16]
 80090c4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80090c8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80090ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	3738      	adds	r7, #56	; 0x38
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bd80      	pop	{r7, pc}

080090d4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b08c      	sub	sp, #48	; 0x30
 80090d8:	af00      	add	r7, sp, #0
 80090da:	60f8      	str	r0, [r7, #12]
 80090dc:	60b9      	str	r1, [r7, #8]
 80090de:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80090e0:	2300      	movs	r3, #0
 80090e2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80090e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d10c      	bne.n	8009108 <xQueueReceive+0x34>
	__asm volatile
 80090ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090f2:	b672      	cpsid	i
 80090f4:	f383 8811 	msr	BASEPRI, r3
 80090f8:	f3bf 8f6f 	isb	sy
 80090fc:	f3bf 8f4f 	dsb	sy
 8009100:	b662      	cpsie	i
 8009102:	623b      	str	r3, [r7, #32]
}
 8009104:	bf00      	nop
 8009106:	e7fe      	b.n	8009106 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d103      	bne.n	8009116 <xQueueReceive+0x42>
 800910e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009112:	2b00      	cmp	r3, #0
 8009114:	d101      	bne.n	800911a <xQueueReceive+0x46>
 8009116:	2301      	movs	r3, #1
 8009118:	e000      	b.n	800911c <xQueueReceive+0x48>
 800911a:	2300      	movs	r3, #0
 800911c:	2b00      	cmp	r3, #0
 800911e:	d10c      	bne.n	800913a <xQueueReceive+0x66>
	__asm volatile
 8009120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009124:	b672      	cpsid	i
 8009126:	f383 8811 	msr	BASEPRI, r3
 800912a:	f3bf 8f6f 	isb	sy
 800912e:	f3bf 8f4f 	dsb	sy
 8009132:	b662      	cpsie	i
 8009134:	61fb      	str	r3, [r7, #28]
}
 8009136:	bf00      	nop
 8009138:	e7fe      	b.n	8009138 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800913a:	f001 f877 	bl	800a22c <xTaskGetSchedulerState>
 800913e:	4603      	mov	r3, r0
 8009140:	2b00      	cmp	r3, #0
 8009142:	d102      	bne.n	800914a <xQueueReceive+0x76>
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d101      	bne.n	800914e <xQueueReceive+0x7a>
 800914a:	2301      	movs	r3, #1
 800914c:	e000      	b.n	8009150 <xQueueReceive+0x7c>
 800914e:	2300      	movs	r3, #0
 8009150:	2b00      	cmp	r3, #0
 8009152:	d10c      	bne.n	800916e <xQueueReceive+0x9a>
	__asm volatile
 8009154:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009158:	b672      	cpsid	i
 800915a:	f383 8811 	msr	BASEPRI, r3
 800915e:	f3bf 8f6f 	isb	sy
 8009162:	f3bf 8f4f 	dsb	sy
 8009166:	b662      	cpsie	i
 8009168:	61bb      	str	r3, [r7, #24]
}
 800916a:	bf00      	nop
 800916c:	e7fe      	b.n	800916c <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800916e:	f001 fdb5 	bl	800acdc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009174:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009176:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800917a:	2b00      	cmp	r3, #0
 800917c:	d01f      	beq.n	80091be <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800917e:	68b9      	ldr	r1, [r7, #8]
 8009180:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009182:	f000 f8f7 	bl	8009374 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009188:	1e5a      	subs	r2, r3, #1
 800918a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800918c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800918e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009190:	691b      	ldr	r3, [r3, #16]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d00f      	beq.n	80091b6 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009196:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009198:	3310      	adds	r3, #16
 800919a:	4618      	mov	r0, r3
 800919c:	f000 fe80 	bl	8009ea0 <xTaskRemoveFromEventList>
 80091a0:	4603      	mov	r3, r0
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d007      	beq.n	80091b6 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80091a6:	4b3d      	ldr	r3, [pc, #244]	; (800929c <xQueueReceive+0x1c8>)
 80091a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091ac:	601a      	str	r2, [r3, #0]
 80091ae:	f3bf 8f4f 	dsb	sy
 80091b2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80091b6:	f001 fdc5 	bl	800ad44 <vPortExitCritical>
				return pdPASS;
 80091ba:	2301      	movs	r3, #1
 80091bc:	e069      	b.n	8009292 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d103      	bne.n	80091cc <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80091c4:	f001 fdbe 	bl	800ad44 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80091c8:	2300      	movs	r3, #0
 80091ca:	e062      	b.n	8009292 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 80091cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d106      	bne.n	80091e0 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80091d2:	f107 0310 	add.w	r3, r7, #16
 80091d6:	4618      	mov	r0, r3
 80091d8:	f000 fec6 	bl	8009f68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80091dc:	2301      	movs	r3, #1
 80091de:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80091e0:	f001 fdb0 	bl	800ad44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80091e4:	f000 fc10 	bl	8009a08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80091e8:	f001 fd78 	bl	800acdc <vPortEnterCritical>
 80091ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091ee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80091f2:	b25b      	sxtb	r3, r3
 80091f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091f8:	d103      	bne.n	8009202 <xQueueReceive+0x12e>
 80091fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091fc:	2200      	movs	r2, #0
 80091fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009204:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009208:	b25b      	sxtb	r3, r3
 800920a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800920e:	d103      	bne.n	8009218 <xQueueReceive+0x144>
 8009210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009212:	2200      	movs	r2, #0
 8009214:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009218:	f001 fd94 	bl	800ad44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800921c:	1d3a      	adds	r2, r7, #4
 800921e:	f107 0310 	add.w	r3, r7, #16
 8009222:	4611      	mov	r1, r2
 8009224:	4618      	mov	r0, r3
 8009226:	f000 feb5 	bl	8009f94 <xTaskCheckForTimeOut>
 800922a:	4603      	mov	r3, r0
 800922c:	2b00      	cmp	r3, #0
 800922e:	d123      	bne.n	8009278 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009230:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009232:	f000 f917 	bl	8009464 <prvIsQueueEmpty>
 8009236:	4603      	mov	r3, r0
 8009238:	2b00      	cmp	r3, #0
 800923a:	d017      	beq.n	800926c <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800923c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800923e:	3324      	adds	r3, #36	; 0x24
 8009240:	687a      	ldr	r2, [r7, #4]
 8009242:	4611      	mov	r1, r2
 8009244:	4618      	mov	r0, r3
 8009246:	f000 fdd7 	bl	8009df8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800924a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800924c:	f000 f8b8 	bl	80093c0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009250:	f000 fbe8 	bl	8009a24 <xTaskResumeAll>
 8009254:	4603      	mov	r3, r0
 8009256:	2b00      	cmp	r3, #0
 8009258:	d189      	bne.n	800916e <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800925a:	4b10      	ldr	r3, [pc, #64]	; (800929c <xQueueReceive+0x1c8>)
 800925c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009260:	601a      	str	r2, [r3, #0]
 8009262:	f3bf 8f4f 	dsb	sy
 8009266:	f3bf 8f6f 	isb	sy
 800926a:	e780      	b.n	800916e <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800926c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800926e:	f000 f8a7 	bl	80093c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009272:	f000 fbd7 	bl	8009a24 <xTaskResumeAll>
 8009276:	e77a      	b.n	800916e <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009278:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800927a:	f000 f8a1 	bl	80093c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800927e:	f000 fbd1 	bl	8009a24 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009282:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009284:	f000 f8ee 	bl	8009464 <prvIsQueueEmpty>
 8009288:	4603      	mov	r3, r0
 800928a:	2b00      	cmp	r3, #0
 800928c:	f43f af6f 	beq.w	800916e <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009290:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009292:	4618      	mov	r0, r3
 8009294:	3730      	adds	r7, #48	; 0x30
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}
 800929a:	bf00      	nop
 800929c:	e000ed04 	.word	0xe000ed04

080092a0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b086      	sub	sp, #24
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	60f8      	str	r0, [r7, #12]
 80092a8:	60b9      	str	r1, [r7, #8]
 80092aa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80092ac:	2300      	movs	r3, #0
 80092ae:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092b4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d10d      	bne.n	80092da <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d14d      	bne.n	8009362 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	689b      	ldr	r3, [r3, #8]
 80092ca:	4618      	mov	r0, r3
 80092cc:	f000 ffcc 	bl	800a268 <xTaskPriorityDisinherit>
 80092d0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	2200      	movs	r2, #0
 80092d6:	609a      	str	r2, [r3, #8]
 80092d8:	e043      	b.n	8009362 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d119      	bne.n	8009314 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	6858      	ldr	r0, [r3, #4]
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092e8:	461a      	mov	r2, r3
 80092ea:	68b9      	ldr	r1, [r7, #8]
 80092ec:	f002 f830 	bl	800b350 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	685a      	ldr	r2, [r3, #4]
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092f8:	441a      	add	r2, r3
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	685a      	ldr	r2, [r3, #4]
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	689b      	ldr	r3, [r3, #8]
 8009306:	429a      	cmp	r2, r3
 8009308:	d32b      	bcc.n	8009362 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681a      	ldr	r2, [r3, #0]
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	605a      	str	r2, [r3, #4]
 8009312:	e026      	b.n	8009362 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	68d8      	ldr	r0, [r3, #12]
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800931c:	461a      	mov	r2, r3
 800931e:	68b9      	ldr	r1, [r7, #8]
 8009320:	f002 f816 	bl	800b350 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	68da      	ldr	r2, [r3, #12]
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800932c:	425b      	negs	r3, r3
 800932e:	441a      	add	r2, r3
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	68da      	ldr	r2, [r3, #12]
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	429a      	cmp	r2, r3
 800933e:	d207      	bcs.n	8009350 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	689a      	ldr	r2, [r3, #8]
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009348:	425b      	negs	r3, r3
 800934a:	441a      	add	r2, r3
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2b02      	cmp	r3, #2
 8009354:	d105      	bne.n	8009362 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009356:	693b      	ldr	r3, [r7, #16]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d002      	beq.n	8009362 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800935c:	693b      	ldr	r3, [r7, #16]
 800935e:	3b01      	subs	r3, #1
 8009360:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009362:	693b      	ldr	r3, [r7, #16]
 8009364:	1c5a      	adds	r2, r3, #1
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800936a:	697b      	ldr	r3, [r7, #20]
}
 800936c:	4618      	mov	r0, r3
 800936e:	3718      	adds	r7, #24
 8009370:	46bd      	mov	sp, r7
 8009372:	bd80      	pop	{r7, pc}

08009374 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b082      	sub	sp, #8
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
 800937c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009382:	2b00      	cmp	r3, #0
 8009384:	d018      	beq.n	80093b8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	68da      	ldr	r2, [r3, #12]
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800938e:	441a      	add	r2, r3
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	68da      	ldr	r2, [r3, #12]
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	689b      	ldr	r3, [r3, #8]
 800939c:	429a      	cmp	r2, r3
 800939e:	d303      	bcc.n	80093a8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681a      	ldr	r2, [r3, #0]
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	68d9      	ldr	r1, [r3, #12]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093b0:	461a      	mov	r2, r3
 80093b2:	6838      	ldr	r0, [r7, #0]
 80093b4:	f001 ffcc 	bl	800b350 <memcpy>
	}
}
 80093b8:	bf00      	nop
 80093ba:	3708      	adds	r7, #8
 80093bc:	46bd      	mov	sp, r7
 80093be:	bd80      	pop	{r7, pc}

080093c0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b084      	sub	sp, #16
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80093c8:	f001 fc88 	bl	800acdc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80093d2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80093d4:	e011      	b.n	80093fa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d012      	beq.n	8009404 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	3324      	adds	r3, #36	; 0x24
 80093e2:	4618      	mov	r0, r3
 80093e4:	f000 fd5c 	bl	8009ea0 <xTaskRemoveFromEventList>
 80093e8:	4603      	mov	r3, r0
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d001      	beq.n	80093f2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80093ee:	f000 fe37 	bl	800a060 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80093f2:	7bfb      	ldrb	r3, [r7, #15]
 80093f4:	3b01      	subs	r3, #1
 80093f6:	b2db      	uxtb	r3, r3
 80093f8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80093fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	dce9      	bgt.n	80093d6 <prvUnlockQueue+0x16>
 8009402:	e000      	b.n	8009406 <prvUnlockQueue+0x46>
					break;
 8009404:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	22ff      	movs	r2, #255	; 0xff
 800940a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800940e:	f001 fc99 	bl	800ad44 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009412:	f001 fc63 	bl	800acdc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800941c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800941e:	e011      	b.n	8009444 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	691b      	ldr	r3, [r3, #16]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d012      	beq.n	800944e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	3310      	adds	r3, #16
 800942c:	4618      	mov	r0, r3
 800942e:	f000 fd37 	bl	8009ea0 <xTaskRemoveFromEventList>
 8009432:	4603      	mov	r3, r0
 8009434:	2b00      	cmp	r3, #0
 8009436:	d001      	beq.n	800943c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009438:	f000 fe12 	bl	800a060 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800943c:	7bbb      	ldrb	r3, [r7, #14]
 800943e:	3b01      	subs	r3, #1
 8009440:	b2db      	uxtb	r3, r3
 8009442:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009444:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009448:	2b00      	cmp	r3, #0
 800944a:	dce9      	bgt.n	8009420 <prvUnlockQueue+0x60>
 800944c:	e000      	b.n	8009450 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800944e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	22ff      	movs	r2, #255	; 0xff
 8009454:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009458:	f001 fc74 	bl	800ad44 <vPortExitCritical>
}
 800945c:	bf00      	nop
 800945e:	3710      	adds	r7, #16
 8009460:	46bd      	mov	sp, r7
 8009462:	bd80      	pop	{r7, pc}

08009464 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b084      	sub	sp, #16
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800946c:	f001 fc36 	bl	800acdc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009474:	2b00      	cmp	r3, #0
 8009476:	d102      	bne.n	800947e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009478:	2301      	movs	r3, #1
 800947a:	60fb      	str	r3, [r7, #12]
 800947c:	e001      	b.n	8009482 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800947e:	2300      	movs	r3, #0
 8009480:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009482:	f001 fc5f 	bl	800ad44 <vPortExitCritical>

	return xReturn;
 8009486:	68fb      	ldr	r3, [r7, #12]
}
 8009488:	4618      	mov	r0, r3
 800948a:	3710      	adds	r7, #16
 800948c:	46bd      	mov	sp, r7
 800948e:	bd80      	pop	{r7, pc}

08009490 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b084      	sub	sp, #16
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009498:	f001 fc20 	bl	800acdc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094a4:	429a      	cmp	r2, r3
 80094a6:	d102      	bne.n	80094ae <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80094a8:	2301      	movs	r3, #1
 80094aa:	60fb      	str	r3, [r7, #12]
 80094ac:	e001      	b.n	80094b2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80094ae:	2300      	movs	r3, #0
 80094b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80094b2:	f001 fc47 	bl	800ad44 <vPortExitCritical>

	return xReturn;
 80094b6:	68fb      	ldr	r3, [r7, #12]
}
 80094b8:	4618      	mov	r0, r3
 80094ba:	3710      	adds	r7, #16
 80094bc:	46bd      	mov	sp, r7
 80094be:	bd80      	pop	{r7, pc}

080094c0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80094c0:	b480      	push	{r7}
 80094c2:	b085      	sub	sp, #20
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
 80094c8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80094ca:	2300      	movs	r3, #0
 80094cc:	60fb      	str	r3, [r7, #12]
 80094ce:	e014      	b.n	80094fa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80094d0:	4a0f      	ldr	r2, [pc, #60]	; (8009510 <vQueueAddToRegistry+0x50>)
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d10b      	bne.n	80094f4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80094dc:	490c      	ldr	r1, [pc, #48]	; (8009510 <vQueueAddToRegistry+0x50>)
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	683a      	ldr	r2, [r7, #0]
 80094e2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80094e6:	4a0a      	ldr	r2, [pc, #40]	; (8009510 <vQueueAddToRegistry+0x50>)
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	00db      	lsls	r3, r3, #3
 80094ec:	4413      	add	r3, r2
 80094ee:	687a      	ldr	r2, [r7, #4]
 80094f0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80094f2:	e006      	b.n	8009502 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	3301      	adds	r3, #1
 80094f8:	60fb      	str	r3, [r7, #12]
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	2b07      	cmp	r3, #7
 80094fe:	d9e7      	bls.n	80094d0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009500:	bf00      	nop
 8009502:	bf00      	nop
 8009504:	3714      	adds	r7, #20
 8009506:	46bd      	mov	sp, r7
 8009508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950c:	4770      	bx	lr
 800950e:	bf00      	nop
 8009510:	20009914 	.word	0x20009914

08009514 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009514:	b580      	push	{r7, lr}
 8009516:	b086      	sub	sp, #24
 8009518:	af00      	add	r7, sp, #0
 800951a:	60f8      	str	r0, [r7, #12]
 800951c:	60b9      	str	r1, [r7, #8]
 800951e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009524:	f001 fbda 	bl	800acdc <vPortEnterCritical>
 8009528:	697b      	ldr	r3, [r7, #20]
 800952a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800952e:	b25b      	sxtb	r3, r3
 8009530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009534:	d103      	bne.n	800953e <vQueueWaitForMessageRestricted+0x2a>
 8009536:	697b      	ldr	r3, [r7, #20]
 8009538:	2200      	movs	r2, #0
 800953a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800953e:	697b      	ldr	r3, [r7, #20]
 8009540:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009544:	b25b      	sxtb	r3, r3
 8009546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800954a:	d103      	bne.n	8009554 <vQueueWaitForMessageRestricted+0x40>
 800954c:	697b      	ldr	r3, [r7, #20]
 800954e:	2200      	movs	r2, #0
 8009550:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009554:	f001 fbf6 	bl	800ad44 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800955c:	2b00      	cmp	r3, #0
 800955e:	d106      	bne.n	800956e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009560:	697b      	ldr	r3, [r7, #20]
 8009562:	3324      	adds	r3, #36	; 0x24
 8009564:	687a      	ldr	r2, [r7, #4]
 8009566:	68b9      	ldr	r1, [r7, #8]
 8009568:	4618      	mov	r0, r3
 800956a:	f000 fc6b 	bl	8009e44 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800956e:	6978      	ldr	r0, [r7, #20]
 8009570:	f7ff ff26 	bl	80093c0 <prvUnlockQueue>
	}
 8009574:	bf00      	nop
 8009576:	3718      	adds	r7, #24
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}

0800957c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800957c:	b580      	push	{r7, lr}
 800957e:	b08e      	sub	sp, #56	; 0x38
 8009580:	af04      	add	r7, sp, #16
 8009582:	60f8      	str	r0, [r7, #12]
 8009584:	60b9      	str	r1, [r7, #8]
 8009586:	607a      	str	r2, [r7, #4]
 8009588:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800958a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800958c:	2b00      	cmp	r3, #0
 800958e:	d10c      	bne.n	80095aa <xTaskCreateStatic+0x2e>
	__asm volatile
 8009590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009594:	b672      	cpsid	i
 8009596:	f383 8811 	msr	BASEPRI, r3
 800959a:	f3bf 8f6f 	isb	sy
 800959e:	f3bf 8f4f 	dsb	sy
 80095a2:	b662      	cpsie	i
 80095a4:	623b      	str	r3, [r7, #32]
}
 80095a6:	bf00      	nop
 80095a8:	e7fe      	b.n	80095a8 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 80095aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d10c      	bne.n	80095ca <xTaskCreateStatic+0x4e>
	__asm volatile
 80095b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095b4:	b672      	cpsid	i
 80095b6:	f383 8811 	msr	BASEPRI, r3
 80095ba:	f3bf 8f6f 	isb	sy
 80095be:	f3bf 8f4f 	dsb	sy
 80095c2:	b662      	cpsie	i
 80095c4:	61fb      	str	r3, [r7, #28]
}
 80095c6:	bf00      	nop
 80095c8:	e7fe      	b.n	80095c8 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80095ca:	2358      	movs	r3, #88	; 0x58
 80095cc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80095ce:	693b      	ldr	r3, [r7, #16]
 80095d0:	2b58      	cmp	r3, #88	; 0x58
 80095d2:	d00c      	beq.n	80095ee <xTaskCreateStatic+0x72>
	__asm volatile
 80095d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095d8:	b672      	cpsid	i
 80095da:	f383 8811 	msr	BASEPRI, r3
 80095de:	f3bf 8f6f 	isb	sy
 80095e2:	f3bf 8f4f 	dsb	sy
 80095e6:	b662      	cpsie	i
 80095e8:	61bb      	str	r3, [r7, #24]
}
 80095ea:	bf00      	nop
 80095ec:	e7fe      	b.n	80095ec <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80095ee:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80095f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d01e      	beq.n	8009634 <xTaskCreateStatic+0xb8>
 80095f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d01b      	beq.n	8009634 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80095fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095fe:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009602:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009604:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009608:	2202      	movs	r2, #2
 800960a:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800960e:	2300      	movs	r3, #0
 8009610:	9303      	str	r3, [sp, #12]
 8009612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009614:	9302      	str	r3, [sp, #8]
 8009616:	f107 0314 	add.w	r3, r7, #20
 800961a:	9301      	str	r3, [sp, #4]
 800961c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800961e:	9300      	str	r3, [sp, #0]
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	687a      	ldr	r2, [r7, #4]
 8009624:	68b9      	ldr	r1, [r7, #8]
 8009626:	68f8      	ldr	r0, [r7, #12]
 8009628:	f000 f850 	bl	80096cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800962c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800962e:	f000 f8e1 	bl	80097f4 <prvAddNewTaskToReadyList>
 8009632:	e001      	b.n	8009638 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 8009634:	2300      	movs	r3, #0
 8009636:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009638:	697b      	ldr	r3, [r7, #20]
	}
 800963a:	4618      	mov	r0, r3
 800963c:	3728      	adds	r7, #40	; 0x28
 800963e:	46bd      	mov	sp, r7
 8009640:	bd80      	pop	{r7, pc}

08009642 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009642:	b580      	push	{r7, lr}
 8009644:	b08c      	sub	sp, #48	; 0x30
 8009646:	af04      	add	r7, sp, #16
 8009648:	60f8      	str	r0, [r7, #12]
 800964a:	60b9      	str	r1, [r7, #8]
 800964c:	603b      	str	r3, [r7, #0]
 800964e:	4613      	mov	r3, r2
 8009650:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009652:	88fb      	ldrh	r3, [r7, #6]
 8009654:	009b      	lsls	r3, r3, #2
 8009656:	4618      	mov	r0, r3
 8009658:	f001 fc6c 	bl	800af34 <pvPortMalloc>
 800965c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800965e:	697b      	ldr	r3, [r7, #20]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d00e      	beq.n	8009682 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009664:	2058      	movs	r0, #88	; 0x58
 8009666:	f001 fc65 	bl	800af34 <pvPortMalloc>
 800966a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800966c:	69fb      	ldr	r3, [r7, #28]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d003      	beq.n	800967a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009672:	69fb      	ldr	r3, [r7, #28]
 8009674:	697a      	ldr	r2, [r7, #20]
 8009676:	631a      	str	r2, [r3, #48]	; 0x30
 8009678:	e005      	b.n	8009686 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800967a:	6978      	ldr	r0, [r7, #20]
 800967c:	f001 fd2a 	bl	800b0d4 <vPortFree>
 8009680:	e001      	b.n	8009686 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009682:	2300      	movs	r3, #0
 8009684:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009686:	69fb      	ldr	r3, [r7, #28]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d017      	beq.n	80096bc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800968c:	69fb      	ldr	r3, [r7, #28]
 800968e:	2200      	movs	r2, #0
 8009690:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009694:	88fa      	ldrh	r2, [r7, #6]
 8009696:	2300      	movs	r3, #0
 8009698:	9303      	str	r3, [sp, #12]
 800969a:	69fb      	ldr	r3, [r7, #28]
 800969c:	9302      	str	r3, [sp, #8]
 800969e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096a0:	9301      	str	r3, [sp, #4]
 80096a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096a4:	9300      	str	r3, [sp, #0]
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	68b9      	ldr	r1, [r7, #8]
 80096aa:	68f8      	ldr	r0, [r7, #12]
 80096ac:	f000 f80e 	bl	80096cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80096b0:	69f8      	ldr	r0, [r7, #28]
 80096b2:	f000 f89f 	bl	80097f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80096b6:	2301      	movs	r3, #1
 80096b8:	61bb      	str	r3, [r7, #24]
 80096ba:	e002      	b.n	80096c2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80096bc:	f04f 33ff 	mov.w	r3, #4294967295
 80096c0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80096c2:	69bb      	ldr	r3, [r7, #24]
	}
 80096c4:	4618      	mov	r0, r3
 80096c6:	3720      	adds	r7, #32
 80096c8:	46bd      	mov	sp, r7
 80096ca:	bd80      	pop	{r7, pc}

080096cc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b088      	sub	sp, #32
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	60f8      	str	r0, [r7, #12]
 80096d4:	60b9      	str	r1, [r7, #8]
 80096d6:	607a      	str	r2, [r7, #4]
 80096d8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80096da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096dc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	009b      	lsls	r3, r3, #2
 80096e2:	461a      	mov	r2, r3
 80096e4:	21a5      	movs	r1, #165	; 0xa5
 80096e6:	f001 fe41 	bl	800b36c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80096ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80096ee:	6879      	ldr	r1, [r7, #4]
 80096f0:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80096f4:	440b      	add	r3, r1
 80096f6:	009b      	lsls	r3, r3, #2
 80096f8:	4413      	add	r3, r2
 80096fa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80096fc:	69bb      	ldr	r3, [r7, #24]
 80096fe:	f023 0307 	bic.w	r3, r3, #7
 8009702:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009704:	69bb      	ldr	r3, [r7, #24]
 8009706:	f003 0307 	and.w	r3, r3, #7
 800970a:	2b00      	cmp	r3, #0
 800970c:	d00c      	beq.n	8009728 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800970e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009712:	b672      	cpsid	i
 8009714:	f383 8811 	msr	BASEPRI, r3
 8009718:	f3bf 8f6f 	isb	sy
 800971c:	f3bf 8f4f 	dsb	sy
 8009720:	b662      	cpsie	i
 8009722:	617b      	str	r3, [r7, #20]
}
 8009724:	bf00      	nop
 8009726:	e7fe      	b.n	8009726 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d01f      	beq.n	800976e <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800972e:	2300      	movs	r3, #0
 8009730:	61fb      	str	r3, [r7, #28]
 8009732:	e012      	b.n	800975a <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009734:	68ba      	ldr	r2, [r7, #8]
 8009736:	69fb      	ldr	r3, [r7, #28]
 8009738:	4413      	add	r3, r2
 800973a:	7819      	ldrb	r1, [r3, #0]
 800973c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800973e:	69fb      	ldr	r3, [r7, #28]
 8009740:	4413      	add	r3, r2
 8009742:	3334      	adds	r3, #52	; 0x34
 8009744:	460a      	mov	r2, r1
 8009746:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009748:	68ba      	ldr	r2, [r7, #8]
 800974a:	69fb      	ldr	r3, [r7, #28]
 800974c:	4413      	add	r3, r2
 800974e:	781b      	ldrb	r3, [r3, #0]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d006      	beq.n	8009762 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009754:	69fb      	ldr	r3, [r7, #28]
 8009756:	3301      	adds	r3, #1
 8009758:	61fb      	str	r3, [r7, #28]
 800975a:	69fb      	ldr	r3, [r7, #28]
 800975c:	2b0f      	cmp	r3, #15
 800975e:	d9e9      	bls.n	8009734 <prvInitialiseNewTask+0x68>
 8009760:	e000      	b.n	8009764 <prvInitialiseNewTask+0x98>
			{
				break;
 8009762:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009766:	2200      	movs	r2, #0
 8009768:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800976c:	e003      	b.n	8009776 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800976e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009770:	2200      	movs	r2, #0
 8009772:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009778:	2b06      	cmp	r3, #6
 800977a:	d901      	bls.n	8009780 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800977c:	2306      	movs	r3, #6
 800977e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009782:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009784:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009788:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800978a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800978c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800978e:	2200      	movs	r2, #0
 8009790:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009794:	3304      	adds	r3, #4
 8009796:	4618      	mov	r0, r3
 8009798:	f7ff f8a2 	bl	80088e0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800979c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800979e:	3318      	adds	r3, #24
 80097a0:	4618      	mov	r0, r3
 80097a2:	f7ff f89d 	bl	80088e0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80097a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80097aa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097ae:	f1c3 0207 	rsb	r2, r3, #7
 80097b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097b4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80097b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80097ba:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 80097bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097be:	2200      	movs	r2, #0
 80097c0:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80097c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097c4:	2200      	movs	r2, #0
 80097c6:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80097c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097ca:	2200      	movs	r2, #0
 80097cc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80097d0:	683a      	ldr	r2, [r7, #0]
 80097d2:	68f9      	ldr	r1, [r7, #12]
 80097d4:	69b8      	ldr	r0, [r7, #24]
 80097d6:	f001 f975 	bl	800aac4 <pxPortInitialiseStack>
 80097da:	4602      	mov	r2, r0
 80097dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097de:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80097e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d002      	beq.n	80097ec <prvInitialiseNewTask+0x120>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80097e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80097ea:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80097ec:	bf00      	nop
 80097ee:	3720      	adds	r7, #32
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}

080097f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b082      	sub	sp, #8
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80097fc:	f001 fa6e 	bl	800acdc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009800:	4b2a      	ldr	r3, [pc, #168]	; (80098ac <prvAddNewTaskToReadyList+0xb8>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	3301      	adds	r3, #1
 8009806:	4a29      	ldr	r2, [pc, #164]	; (80098ac <prvAddNewTaskToReadyList+0xb8>)
 8009808:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800980a:	4b29      	ldr	r3, [pc, #164]	; (80098b0 <prvAddNewTaskToReadyList+0xbc>)
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d109      	bne.n	8009826 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009812:	4a27      	ldr	r2, [pc, #156]	; (80098b0 <prvAddNewTaskToReadyList+0xbc>)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009818:	4b24      	ldr	r3, [pc, #144]	; (80098ac <prvAddNewTaskToReadyList+0xb8>)
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	2b01      	cmp	r3, #1
 800981e:	d110      	bne.n	8009842 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009820:	f000 fc44 	bl	800a0ac <prvInitialiseTaskLists>
 8009824:	e00d      	b.n	8009842 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009826:	4b23      	ldr	r3, [pc, #140]	; (80098b4 <prvAddNewTaskToReadyList+0xc0>)
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d109      	bne.n	8009842 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800982e:	4b20      	ldr	r3, [pc, #128]	; (80098b0 <prvAddNewTaskToReadyList+0xbc>)
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009838:	429a      	cmp	r2, r3
 800983a:	d802      	bhi.n	8009842 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800983c:	4a1c      	ldr	r2, [pc, #112]	; (80098b0 <prvAddNewTaskToReadyList+0xbc>)
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009842:	4b1d      	ldr	r3, [pc, #116]	; (80098b8 <prvAddNewTaskToReadyList+0xc4>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	3301      	adds	r3, #1
 8009848:	4a1b      	ldr	r2, [pc, #108]	; (80098b8 <prvAddNewTaskToReadyList+0xc4>)
 800984a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009850:	2201      	movs	r2, #1
 8009852:	409a      	lsls	r2, r3
 8009854:	4b19      	ldr	r3, [pc, #100]	; (80098bc <prvAddNewTaskToReadyList+0xc8>)
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	4313      	orrs	r3, r2
 800985a:	4a18      	ldr	r2, [pc, #96]	; (80098bc <prvAddNewTaskToReadyList+0xc8>)
 800985c:	6013      	str	r3, [r2, #0]
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009862:	4613      	mov	r3, r2
 8009864:	009b      	lsls	r3, r3, #2
 8009866:	4413      	add	r3, r2
 8009868:	009b      	lsls	r3, r3, #2
 800986a:	4a15      	ldr	r2, [pc, #84]	; (80098c0 <prvAddNewTaskToReadyList+0xcc>)
 800986c:	441a      	add	r2, r3
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	3304      	adds	r3, #4
 8009872:	4619      	mov	r1, r3
 8009874:	4610      	mov	r0, r2
 8009876:	f7ff f840 	bl	80088fa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800987a:	f001 fa63 	bl	800ad44 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800987e:	4b0d      	ldr	r3, [pc, #52]	; (80098b4 <prvAddNewTaskToReadyList+0xc0>)
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d00e      	beq.n	80098a4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009886:	4b0a      	ldr	r3, [pc, #40]	; (80098b0 <prvAddNewTaskToReadyList+0xbc>)
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009890:	429a      	cmp	r2, r3
 8009892:	d207      	bcs.n	80098a4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009894:	4b0b      	ldr	r3, [pc, #44]	; (80098c4 <prvAddNewTaskToReadyList+0xd0>)
 8009896:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800989a:	601a      	str	r2, [r3, #0]
 800989c:	f3bf 8f4f 	dsb	sy
 80098a0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80098a4:	bf00      	nop
 80098a6:	3708      	adds	r7, #8
 80098a8:	46bd      	mov	sp, r7
 80098aa:	bd80      	pop	{r7, pc}
 80098ac:	200007e0 	.word	0x200007e0
 80098b0:	200006e0 	.word	0x200006e0
 80098b4:	200007ec 	.word	0x200007ec
 80098b8:	200007fc 	.word	0x200007fc
 80098bc:	200007e8 	.word	0x200007e8
 80098c0:	200006e4 	.word	0x200006e4
 80098c4:	e000ed04 	.word	0xe000ed04

080098c8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b084      	sub	sp, #16
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80098d0:	2300      	movs	r3, #0
 80098d2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d019      	beq.n	800990e <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80098da:	4b14      	ldr	r3, [pc, #80]	; (800992c <vTaskDelay+0x64>)
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d00c      	beq.n	80098fc <vTaskDelay+0x34>
	__asm volatile
 80098e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098e6:	b672      	cpsid	i
 80098e8:	f383 8811 	msr	BASEPRI, r3
 80098ec:	f3bf 8f6f 	isb	sy
 80098f0:	f3bf 8f4f 	dsb	sy
 80098f4:	b662      	cpsie	i
 80098f6:	60bb      	str	r3, [r7, #8]
}
 80098f8:	bf00      	nop
 80098fa:	e7fe      	b.n	80098fa <vTaskDelay+0x32>
			vTaskSuspendAll();
 80098fc:	f000 f884 	bl	8009a08 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009900:	2100      	movs	r1, #0
 8009902:	6878      	ldr	r0, [r7, #4]
 8009904:	f000 fd3a 	bl	800a37c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009908:	f000 f88c 	bl	8009a24 <xTaskResumeAll>
 800990c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d107      	bne.n	8009924 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 8009914:	4b06      	ldr	r3, [pc, #24]	; (8009930 <vTaskDelay+0x68>)
 8009916:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800991a:	601a      	str	r2, [r3, #0]
 800991c:	f3bf 8f4f 	dsb	sy
 8009920:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009924:	bf00      	nop
 8009926:	3710      	adds	r7, #16
 8009928:	46bd      	mov	sp, r7
 800992a:	bd80      	pop	{r7, pc}
 800992c:	20000808 	.word	0x20000808
 8009930:	e000ed04 	.word	0xe000ed04

08009934 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b08a      	sub	sp, #40	; 0x28
 8009938:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800993a:	2300      	movs	r3, #0
 800993c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800993e:	2300      	movs	r3, #0
 8009940:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009942:	463a      	mov	r2, r7
 8009944:	1d39      	adds	r1, r7, #4
 8009946:	f107 0308 	add.w	r3, r7, #8
 800994a:	4618      	mov	r0, r3
 800994c:	f7f6 fe0e 	bl	800056c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009950:	6839      	ldr	r1, [r7, #0]
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	68ba      	ldr	r2, [r7, #8]
 8009956:	9202      	str	r2, [sp, #8]
 8009958:	9301      	str	r3, [sp, #4]
 800995a:	2300      	movs	r3, #0
 800995c:	9300      	str	r3, [sp, #0]
 800995e:	2300      	movs	r3, #0
 8009960:	460a      	mov	r2, r1
 8009962:	4923      	ldr	r1, [pc, #140]	; (80099f0 <vTaskStartScheduler+0xbc>)
 8009964:	4823      	ldr	r0, [pc, #140]	; (80099f4 <vTaskStartScheduler+0xc0>)
 8009966:	f7ff fe09 	bl	800957c <xTaskCreateStatic>
 800996a:	4603      	mov	r3, r0
 800996c:	4a22      	ldr	r2, [pc, #136]	; (80099f8 <vTaskStartScheduler+0xc4>)
 800996e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009970:	4b21      	ldr	r3, [pc, #132]	; (80099f8 <vTaskStartScheduler+0xc4>)
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d002      	beq.n	800997e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009978:	2301      	movs	r3, #1
 800997a:	617b      	str	r3, [r7, #20]
 800997c:	e001      	b.n	8009982 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800997e:	2300      	movs	r3, #0
 8009980:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009982:	697b      	ldr	r3, [r7, #20]
 8009984:	2b01      	cmp	r3, #1
 8009986:	d102      	bne.n	800998e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009988:	f000 fd5e 	bl	800a448 <xTimerCreateTimerTask>
 800998c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800998e:	697b      	ldr	r3, [r7, #20]
 8009990:	2b01      	cmp	r3, #1
 8009992:	d118      	bne.n	80099c6 <vTaskStartScheduler+0x92>
	__asm volatile
 8009994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009998:	b672      	cpsid	i
 800999a:	f383 8811 	msr	BASEPRI, r3
 800999e:	f3bf 8f6f 	isb	sy
 80099a2:	f3bf 8f4f 	dsb	sy
 80099a6:	b662      	cpsie	i
 80099a8:	613b      	str	r3, [r7, #16]
}
 80099aa:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80099ac:	4b13      	ldr	r3, [pc, #76]	; (80099fc <vTaskStartScheduler+0xc8>)
 80099ae:	f04f 32ff 	mov.w	r2, #4294967295
 80099b2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80099b4:	4b12      	ldr	r3, [pc, #72]	; (8009a00 <vTaskStartScheduler+0xcc>)
 80099b6:	2201      	movs	r2, #1
 80099b8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80099ba:	4b12      	ldr	r3, [pc, #72]	; (8009a04 <vTaskStartScheduler+0xd0>)
 80099bc:	2200      	movs	r2, #0
 80099be:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80099c0:	f001 f90e 	bl	800abe0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80099c4:	e010      	b.n	80099e8 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099cc:	d10c      	bne.n	80099e8 <vTaskStartScheduler+0xb4>
	__asm volatile
 80099ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099d2:	b672      	cpsid	i
 80099d4:	f383 8811 	msr	BASEPRI, r3
 80099d8:	f3bf 8f6f 	isb	sy
 80099dc:	f3bf 8f4f 	dsb	sy
 80099e0:	b662      	cpsie	i
 80099e2:	60fb      	str	r3, [r7, #12]
}
 80099e4:	bf00      	nop
 80099e6:	e7fe      	b.n	80099e6 <vTaskStartScheduler+0xb2>
}
 80099e8:	bf00      	nop
 80099ea:	3718      	adds	r7, #24
 80099ec:	46bd      	mov	sp, r7
 80099ee:	bd80      	pop	{r7, pc}
 80099f0:	0800b3dc 	.word	0x0800b3dc
 80099f4:	0800a079 	.word	0x0800a079
 80099f8:	20000804 	.word	0x20000804
 80099fc:	20000800 	.word	0x20000800
 8009a00:	200007ec 	.word	0x200007ec
 8009a04:	200007e4 	.word	0x200007e4

08009a08 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009a08:	b480      	push	{r7}
 8009a0a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009a0c:	4b04      	ldr	r3, [pc, #16]	; (8009a20 <vTaskSuspendAll+0x18>)
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	3301      	adds	r3, #1
 8009a12:	4a03      	ldr	r2, [pc, #12]	; (8009a20 <vTaskSuspendAll+0x18>)
 8009a14:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8009a16:	bf00      	nop
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1e:	4770      	bx	lr
 8009a20:	20000808 	.word	0x20000808

08009a24 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b084      	sub	sp, #16
 8009a28:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009a2e:	2300      	movs	r3, #0
 8009a30:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009a32:	4b42      	ldr	r3, [pc, #264]	; (8009b3c <xTaskResumeAll+0x118>)
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d10c      	bne.n	8009a54 <xTaskResumeAll+0x30>
	__asm volatile
 8009a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a3e:	b672      	cpsid	i
 8009a40:	f383 8811 	msr	BASEPRI, r3
 8009a44:	f3bf 8f6f 	isb	sy
 8009a48:	f3bf 8f4f 	dsb	sy
 8009a4c:	b662      	cpsie	i
 8009a4e:	603b      	str	r3, [r7, #0]
}
 8009a50:	bf00      	nop
 8009a52:	e7fe      	b.n	8009a52 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009a54:	f001 f942 	bl	800acdc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009a58:	4b38      	ldr	r3, [pc, #224]	; (8009b3c <xTaskResumeAll+0x118>)
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	3b01      	subs	r3, #1
 8009a5e:	4a37      	ldr	r2, [pc, #220]	; (8009b3c <xTaskResumeAll+0x118>)
 8009a60:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a62:	4b36      	ldr	r3, [pc, #216]	; (8009b3c <xTaskResumeAll+0x118>)
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d161      	bne.n	8009b2e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009a6a:	4b35      	ldr	r3, [pc, #212]	; (8009b40 <xTaskResumeAll+0x11c>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d05d      	beq.n	8009b2e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009a72:	e02e      	b.n	8009ad2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a74:	4b33      	ldr	r3, [pc, #204]	; (8009b44 <xTaskResumeAll+0x120>)
 8009a76:	68db      	ldr	r3, [r3, #12]
 8009a78:	68db      	ldr	r3, [r3, #12]
 8009a7a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	3318      	adds	r3, #24
 8009a80:	4618      	mov	r0, r3
 8009a82:	f7fe ff97 	bl	80089b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	3304      	adds	r3, #4
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	f7fe ff92 	bl	80089b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a94:	2201      	movs	r2, #1
 8009a96:	409a      	lsls	r2, r3
 8009a98:	4b2b      	ldr	r3, [pc, #172]	; (8009b48 <xTaskResumeAll+0x124>)
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	4313      	orrs	r3, r2
 8009a9e:	4a2a      	ldr	r2, [pc, #168]	; (8009b48 <xTaskResumeAll+0x124>)
 8009aa0:	6013      	str	r3, [r2, #0]
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009aa6:	4613      	mov	r3, r2
 8009aa8:	009b      	lsls	r3, r3, #2
 8009aaa:	4413      	add	r3, r2
 8009aac:	009b      	lsls	r3, r3, #2
 8009aae:	4a27      	ldr	r2, [pc, #156]	; (8009b4c <xTaskResumeAll+0x128>)
 8009ab0:	441a      	add	r2, r3
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	3304      	adds	r3, #4
 8009ab6:	4619      	mov	r1, r3
 8009ab8:	4610      	mov	r0, r2
 8009aba:	f7fe ff1e 	bl	80088fa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ac2:	4b23      	ldr	r3, [pc, #140]	; (8009b50 <xTaskResumeAll+0x12c>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ac8:	429a      	cmp	r2, r3
 8009aca:	d302      	bcc.n	8009ad2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009acc:	4b21      	ldr	r3, [pc, #132]	; (8009b54 <xTaskResumeAll+0x130>)
 8009ace:	2201      	movs	r2, #1
 8009ad0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009ad2:	4b1c      	ldr	r3, [pc, #112]	; (8009b44 <xTaskResumeAll+0x120>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d1cc      	bne.n	8009a74 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d001      	beq.n	8009ae4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009ae0:	f000 fb84 	bl	800a1ec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009ae4:	4b1c      	ldr	r3, [pc, #112]	; (8009b58 <xTaskResumeAll+0x134>)
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d010      	beq.n	8009b12 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009af0:	f000 f846 	bl	8009b80 <xTaskIncrementTick>
 8009af4:	4603      	mov	r3, r0
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d002      	beq.n	8009b00 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009afa:	4b16      	ldr	r3, [pc, #88]	; (8009b54 <xTaskResumeAll+0x130>)
 8009afc:	2201      	movs	r2, #1
 8009afe:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	3b01      	subs	r3, #1
 8009b04:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d1f1      	bne.n	8009af0 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 8009b0c:	4b12      	ldr	r3, [pc, #72]	; (8009b58 <xTaskResumeAll+0x134>)
 8009b0e:	2200      	movs	r2, #0
 8009b10:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009b12:	4b10      	ldr	r3, [pc, #64]	; (8009b54 <xTaskResumeAll+0x130>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d009      	beq.n	8009b2e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009b1e:	4b0f      	ldr	r3, [pc, #60]	; (8009b5c <xTaskResumeAll+0x138>)
 8009b20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b24:	601a      	str	r2, [r3, #0]
 8009b26:	f3bf 8f4f 	dsb	sy
 8009b2a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009b2e:	f001 f909 	bl	800ad44 <vPortExitCritical>

	return xAlreadyYielded;
 8009b32:	68bb      	ldr	r3, [r7, #8]
}
 8009b34:	4618      	mov	r0, r3
 8009b36:	3710      	adds	r7, #16
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	bd80      	pop	{r7, pc}
 8009b3c:	20000808 	.word	0x20000808
 8009b40:	200007e0 	.word	0x200007e0
 8009b44:	200007a0 	.word	0x200007a0
 8009b48:	200007e8 	.word	0x200007e8
 8009b4c:	200006e4 	.word	0x200006e4
 8009b50:	200006e0 	.word	0x200006e0
 8009b54:	200007f4 	.word	0x200007f4
 8009b58:	200007f0 	.word	0x200007f0
 8009b5c:	e000ed04 	.word	0xe000ed04

08009b60 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009b60:	b480      	push	{r7}
 8009b62:	b083      	sub	sp, #12
 8009b64:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009b66:	4b05      	ldr	r3, [pc, #20]	; (8009b7c <xTaskGetTickCount+0x1c>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009b6c:	687b      	ldr	r3, [r7, #4]
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	370c      	adds	r7, #12
 8009b72:	46bd      	mov	sp, r7
 8009b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b78:	4770      	bx	lr
 8009b7a:	bf00      	nop
 8009b7c:	200007e4 	.word	0x200007e4

08009b80 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b086      	sub	sp, #24
 8009b84:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009b86:	2300      	movs	r3, #0
 8009b88:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b8a:	4b4f      	ldr	r3, [pc, #316]	; (8009cc8 <xTaskIncrementTick+0x148>)
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	f040 808a 	bne.w	8009ca8 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009b94:	4b4d      	ldr	r3, [pc, #308]	; (8009ccc <xTaskIncrementTick+0x14c>)
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	3301      	adds	r3, #1
 8009b9a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009b9c:	4a4b      	ldr	r2, [pc, #300]	; (8009ccc <xTaskIncrementTick+0x14c>)
 8009b9e:	693b      	ldr	r3, [r7, #16]
 8009ba0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009ba2:	693b      	ldr	r3, [r7, #16]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d122      	bne.n	8009bee <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8009ba8:	4b49      	ldr	r3, [pc, #292]	; (8009cd0 <xTaskIncrementTick+0x150>)
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d00c      	beq.n	8009bcc <xTaskIncrementTick+0x4c>
	__asm volatile
 8009bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bb6:	b672      	cpsid	i
 8009bb8:	f383 8811 	msr	BASEPRI, r3
 8009bbc:	f3bf 8f6f 	isb	sy
 8009bc0:	f3bf 8f4f 	dsb	sy
 8009bc4:	b662      	cpsie	i
 8009bc6:	603b      	str	r3, [r7, #0]
}
 8009bc8:	bf00      	nop
 8009bca:	e7fe      	b.n	8009bca <xTaskIncrementTick+0x4a>
 8009bcc:	4b40      	ldr	r3, [pc, #256]	; (8009cd0 <xTaskIncrementTick+0x150>)
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	60fb      	str	r3, [r7, #12]
 8009bd2:	4b40      	ldr	r3, [pc, #256]	; (8009cd4 <xTaskIncrementTick+0x154>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	4a3e      	ldr	r2, [pc, #248]	; (8009cd0 <xTaskIncrementTick+0x150>)
 8009bd8:	6013      	str	r3, [r2, #0]
 8009bda:	4a3e      	ldr	r2, [pc, #248]	; (8009cd4 <xTaskIncrementTick+0x154>)
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	6013      	str	r3, [r2, #0]
 8009be0:	4b3d      	ldr	r3, [pc, #244]	; (8009cd8 <xTaskIncrementTick+0x158>)
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	3301      	adds	r3, #1
 8009be6:	4a3c      	ldr	r2, [pc, #240]	; (8009cd8 <xTaskIncrementTick+0x158>)
 8009be8:	6013      	str	r3, [r2, #0]
 8009bea:	f000 faff 	bl	800a1ec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009bee:	4b3b      	ldr	r3, [pc, #236]	; (8009cdc <xTaskIncrementTick+0x15c>)
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	693a      	ldr	r2, [r7, #16]
 8009bf4:	429a      	cmp	r2, r3
 8009bf6:	d348      	bcc.n	8009c8a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009bf8:	4b35      	ldr	r3, [pc, #212]	; (8009cd0 <xTaskIncrementTick+0x150>)
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d104      	bne.n	8009c0c <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c02:	4b36      	ldr	r3, [pc, #216]	; (8009cdc <xTaskIncrementTick+0x15c>)
 8009c04:	f04f 32ff 	mov.w	r2, #4294967295
 8009c08:	601a      	str	r2, [r3, #0]
					break;
 8009c0a:	e03e      	b.n	8009c8a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c0c:	4b30      	ldr	r3, [pc, #192]	; (8009cd0 <xTaskIncrementTick+0x150>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	68db      	ldr	r3, [r3, #12]
 8009c12:	68db      	ldr	r3, [r3, #12]
 8009c14:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	685b      	ldr	r3, [r3, #4]
 8009c1a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009c1c:	693a      	ldr	r2, [r7, #16]
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	429a      	cmp	r2, r3
 8009c22:	d203      	bcs.n	8009c2c <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009c24:	4a2d      	ldr	r2, [pc, #180]	; (8009cdc <xTaskIncrementTick+0x15c>)
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009c2a:	e02e      	b.n	8009c8a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	3304      	adds	r3, #4
 8009c30:	4618      	mov	r0, r3
 8009c32:	f7fe febf 	bl	80089b4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d004      	beq.n	8009c48 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009c3e:	68bb      	ldr	r3, [r7, #8]
 8009c40:	3318      	adds	r3, #24
 8009c42:	4618      	mov	r0, r3
 8009c44:	f7fe feb6 	bl	80089b4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009c48:	68bb      	ldr	r3, [r7, #8]
 8009c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c4c:	2201      	movs	r2, #1
 8009c4e:	409a      	lsls	r2, r3
 8009c50:	4b23      	ldr	r3, [pc, #140]	; (8009ce0 <xTaskIncrementTick+0x160>)
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	4313      	orrs	r3, r2
 8009c56:	4a22      	ldr	r2, [pc, #136]	; (8009ce0 <xTaskIncrementTick+0x160>)
 8009c58:	6013      	str	r3, [r2, #0]
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c5e:	4613      	mov	r3, r2
 8009c60:	009b      	lsls	r3, r3, #2
 8009c62:	4413      	add	r3, r2
 8009c64:	009b      	lsls	r3, r3, #2
 8009c66:	4a1f      	ldr	r2, [pc, #124]	; (8009ce4 <xTaskIncrementTick+0x164>)
 8009c68:	441a      	add	r2, r3
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	3304      	adds	r3, #4
 8009c6e:	4619      	mov	r1, r3
 8009c70:	4610      	mov	r0, r2
 8009c72:	f7fe fe42 	bl	80088fa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009c76:	68bb      	ldr	r3, [r7, #8]
 8009c78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c7a:	4b1b      	ldr	r3, [pc, #108]	; (8009ce8 <xTaskIncrementTick+0x168>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c80:	429a      	cmp	r2, r3
 8009c82:	d3b9      	bcc.n	8009bf8 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 8009c84:	2301      	movs	r3, #1
 8009c86:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c88:	e7b6      	b.n	8009bf8 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009c8a:	4b17      	ldr	r3, [pc, #92]	; (8009ce8 <xTaskIncrementTick+0x168>)
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c90:	4914      	ldr	r1, [pc, #80]	; (8009ce4 <xTaskIncrementTick+0x164>)
 8009c92:	4613      	mov	r3, r2
 8009c94:	009b      	lsls	r3, r3, #2
 8009c96:	4413      	add	r3, r2
 8009c98:	009b      	lsls	r3, r3, #2
 8009c9a:	440b      	add	r3, r1
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	2b01      	cmp	r3, #1
 8009ca0:	d907      	bls.n	8009cb2 <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	617b      	str	r3, [r7, #20]
 8009ca6:	e004      	b.n	8009cb2 <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009ca8:	4b10      	ldr	r3, [pc, #64]	; (8009cec <xTaskIncrementTick+0x16c>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	3301      	adds	r3, #1
 8009cae:	4a0f      	ldr	r2, [pc, #60]	; (8009cec <xTaskIncrementTick+0x16c>)
 8009cb0:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009cb2:	4b0f      	ldr	r3, [pc, #60]	; (8009cf0 <xTaskIncrementTick+0x170>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d001      	beq.n	8009cbe <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 8009cba:	2301      	movs	r3, #1
 8009cbc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009cbe:	697b      	ldr	r3, [r7, #20]
}
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	3718      	adds	r7, #24
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	bd80      	pop	{r7, pc}
 8009cc8:	20000808 	.word	0x20000808
 8009ccc:	200007e4 	.word	0x200007e4
 8009cd0:	20000798 	.word	0x20000798
 8009cd4:	2000079c 	.word	0x2000079c
 8009cd8:	200007f8 	.word	0x200007f8
 8009cdc:	20000800 	.word	0x20000800
 8009ce0:	200007e8 	.word	0x200007e8
 8009ce4:	200006e4 	.word	0x200006e4
 8009ce8:	200006e0 	.word	0x200006e0
 8009cec:	200007f0 	.word	0x200007f0
 8009cf0:	200007f4 	.word	0x200007f4

08009cf4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b088      	sub	sp, #32
 8009cf8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009cfa:	4b3a      	ldr	r3, [pc, #232]	; (8009de4 <vTaskSwitchContext+0xf0>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d003      	beq.n	8009d0a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009d02:	4b39      	ldr	r3, [pc, #228]	; (8009de8 <vTaskSwitchContext+0xf4>)
 8009d04:	2201      	movs	r2, #1
 8009d06:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009d08:	e068      	b.n	8009ddc <vTaskSwitchContext+0xe8>
		xYieldPending = pdFALSE;
 8009d0a:	4b37      	ldr	r3, [pc, #220]	; (8009de8 <vTaskSwitchContext+0xf4>)
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8009d10:	4b36      	ldr	r3, [pc, #216]	; (8009dec <vTaskSwitchContext+0xf8>)
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d16:	61fb      	str	r3, [r7, #28]
 8009d18:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8009d1c:	61bb      	str	r3, [r7, #24]
 8009d1e:	69fb      	ldr	r3, [r7, #28]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	69ba      	ldr	r2, [r7, #24]
 8009d24:	429a      	cmp	r2, r3
 8009d26:	d111      	bne.n	8009d4c <vTaskSwitchContext+0x58>
 8009d28:	69fb      	ldr	r3, [r7, #28]
 8009d2a:	3304      	adds	r3, #4
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	69ba      	ldr	r2, [r7, #24]
 8009d30:	429a      	cmp	r2, r3
 8009d32:	d10b      	bne.n	8009d4c <vTaskSwitchContext+0x58>
 8009d34:	69fb      	ldr	r3, [r7, #28]
 8009d36:	3308      	adds	r3, #8
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	69ba      	ldr	r2, [r7, #24]
 8009d3c:	429a      	cmp	r2, r3
 8009d3e:	d105      	bne.n	8009d4c <vTaskSwitchContext+0x58>
 8009d40:	69fb      	ldr	r3, [r7, #28]
 8009d42:	330c      	adds	r3, #12
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	69ba      	ldr	r2, [r7, #24]
 8009d48:	429a      	cmp	r2, r3
 8009d4a:	d008      	beq.n	8009d5e <vTaskSwitchContext+0x6a>
 8009d4c:	4b27      	ldr	r3, [pc, #156]	; (8009dec <vTaskSwitchContext+0xf8>)
 8009d4e:	681a      	ldr	r2, [r3, #0]
 8009d50:	4b26      	ldr	r3, [pc, #152]	; (8009dec <vTaskSwitchContext+0xf8>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	3334      	adds	r3, #52	; 0x34
 8009d56:	4619      	mov	r1, r3
 8009d58:	4610      	mov	r0, r2
 8009d5a:	f7f6 fbf4 	bl	8000546 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d5e:	4b24      	ldr	r3, [pc, #144]	; (8009df0 <vTaskSwitchContext+0xfc>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	fab3 f383 	clz	r3, r3
 8009d6a:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009d6c:	7afb      	ldrb	r3, [r7, #11]
 8009d6e:	f1c3 031f 	rsb	r3, r3, #31
 8009d72:	617b      	str	r3, [r7, #20]
 8009d74:	491f      	ldr	r1, [pc, #124]	; (8009df4 <vTaskSwitchContext+0x100>)
 8009d76:	697a      	ldr	r2, [r7, #20]
 8009d78:	4613      	mov	r3, r2
 8009d7a:	009b      	lsls	r3, r3, #2
 8009d7c:	4413      	add	r3, r2
 8009d7e:	009b      	lsls	r3, r3, #2
 8009d80:	440b      	add	r3, r1
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d10c      	bne.n	8009da2 <vTaskSwitchContext+0xae>
	__asm volatile
 8009d88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d8c:	b672      	cpsid	i
 8009d8e:	f383 8811 	msr	BASEPRI, r3
 8009d92:	f3bf 8f6f 	isb	sy
 8009d96:	f3bf 8f4f 	dsb	sy
 8009d9a:	b662      	cpsie	i
 8009d9c:	607b      	str	r3, [r7, #4]
}
 8009d9e:	bf00      	nop
 8009da0:	e7fe      	b.n	8009da0 <vTaskSwitchContext+0xac>
 8009da2:	697a      	ldr	r2, [r7, #20]
 8009da4:	4613      	mov	r3, r2
 8009da6:	009b      	lsls	r3, r3, #2
 8009da8:	4413      	add	r3, r2
 8009daa:	009b      	lsls	r3, r3, #2
 8009dac:	4a11      	ldr	r2, [pc, #68]	; (8009df4 <vTaskSwitchContext+0x100>)
 8009dae:	4413      	add	r3, r2
 8009db0:	613b      	str	r3, [r7, #16]
 8009db2:	693b      	ldr	r3, [r7, #16]
 8009db4:	685b      	ldr	r3, [r3, #4]
 8009db6:	685a      	ldr	r2, [r3, #4]
 8009db8:	693b      	ldr	r3, [r7, #16]
 8009dba:	605a      	str	r2, [r3, #4]
 8009dbc:	693b      	ldr	r3, [r7, #16]
 8009dbe:	685a      	ldr	r2, [r3, #4]
 8009dc0:	693b      	ldr	r3, [r7, #16]
 8009dc2:	3308      	adds	r3, #8
 8009dc4:	429a      	cmp	r2, r3
 8009dc6:	d104      	bne.n	8009dd2 <vTaskSwitchContext+0xde>
 8009dc8:	693b      	ldr	r3, [r7, #16]
 8009dca:	685b      	ldr	r3, [r3, #4]
 8009dcc:	685a      	ldr	r2, [r3, #4]
 8009dce:	693b      	ldr	r3, [r7, #16]
 8009dd0:	605a      	str	r2, [r3, #4]
 8009dd2:	693b      	ldr	r3, [r7, #16]
 8009dd4:	685b      	ldr	r3, [r3, #4]
 8009dd6:	68db      	ldr	r3, [r3, #12]
 8009dd8:	4a04      	ldr	r2, [pc, #16]	; (8009dec <vTaskSwitchContext+0xf8>)
 8009dda:	6013      	str	r3, [r2, #0]
}
 8009ddc:	bf00      	nop
 8009dde:	3720      	adds	r7, #32
 8009de0:	46bd      	mov	sp, r7
 8009de2:	bd80      	pop	{r7, pc}
 8009de4:	20000808 	.word	0x20000808
 8009de8:	200007f4 	.word	0x200007f4
 8009dec:	200006e0 	.word	0x200006e0
 8009df0:	200007e8 	.word	0x200007e8
 8009df4:	200006e4 	.word	0x200006e4

08009df8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b084      	sub	sp, #16
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
 8009e00:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d10c      	bne.n	8009e22 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 8009e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e0c:	b672      	cpsid	i
 8009e0e:	f383 8811 	msr	BASEPRI, r3
 8009e12:	f3bf 8f6f 	isb	sy
 8009e16:	f3bf 8f4f 	dsb	sy
 8009e1a:	b662      	cpsie	i
 8009e1c:	60fb      	str	r3, [r7, #12]
}
 8009e1e:	bf00      	nop
 8009e20:	e7fe      	b.n	8009e20 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009e22:	4b07      	ldr	r3, [pc, #28]	; (8009e40 <vTaskPlaceOnEventList+0x48>)
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	3318      	adds	r3, #24
 8009e28:	4619      	mov	r1, r3
 8009e2a:	6878      	ldr	r0, [r7, #4]
 8009e2c:	f7fe fd89 	bl	8008942 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009e30:	2101      	movs	r1, #1
 8009e32:	6838      	ldr	r0, [r7, #0]
 8009e34:	f000 faa2 	bl	800a37c <prvAddCurrentTaskToDelayedList>
}
 8009e38:	bf00      	nop
 8009e3a:	3710      	adds	r7, #16
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	bd80      	pop	{r7, pc}
 8009e40:	200006e0 	.word	0x200006e0

08009e44 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b086      	sub	sp, #24
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	60f8      	str	r0, [r7, #12]
 8009e4c:	60b9      	str	r1, [r7, #8]
 8009e4e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d10c      	bne.n	8009e70 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 8009e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e5a:	b672      	cpsid	i
 8009e5c:	f383 8811 	msr	BASEPRI, r3
 8009e60:	f3bf 8f6f 	isb	sy
 8009e64:	f3bf 8f4f 	dsb	sy
 8009e68:	b662      	cpsie	i
 8009e6a:	617b      	str	r3, [r7, #20]
}
 8009e6c:	bf00      	nop
 8009e6e:	e7fe      	b.n	8009e6e <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009e70:	4b0a      	ldr	r3, [pc, #40]	; (8009e9c <vTaskPlaceOnEventListRestricted+0x58>)
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	3318      	adds	r3, #24
 8009e76:	4619      	mov	r1, r3
 8009e78:	68f8      	ldr	r0, [r7, #12]
 8009e7a:	f7fe fd3e 	bl	80088fa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d002      	beq.n	8009e8a <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 8009e84:	f04f 33ff 	mov.w	r3, #4294967295
 8009e88:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009e8a:	6879      	ldr	r1, [r7, #4]
 8009e8c:	68b8      	ldr	r0, [r7, #8]
 8009e8e:	f000 fa75 	bl	800a37c <prvAddCurrentTaskToDelayedList>
	}
 8009e92:	bf00      	nop
 8009e94:	3718      	adds	r7, #24
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bd80      	pop	{r7, pc}
 8009e9a:	bf00      	nop
 8009e9c:	200006e0 	.word	0x200006e0

08009ea0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b086      	sub	sp, #24
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	68db      	ldr	r3, [r3, #12]
 8009eac:	68db      	ldr	r3, [r3, #12]
 8009eae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009eb0:	693b      	ldr	r3, [r7, #16]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d10c      	bne.n	8009ed0 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 8009eb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eba:	b672      	cpsid	i
 8009ebc:	f383 8811 	msr	BASEPRI, r3
 8009ec0:	f3bf 8f6f 	isb	sy
 8009ec4:	f3bf 8f4f 	dsb	sy
 8009ec8:	b662      	cpsie	i
 8009eca:	60fb      	str	r3, [r7, #12]
}
 8009ecc:	bf00      	nop
 8009ece:	e7fe      	b.n	8009ece <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009ed0:	693b      	ldr	r3, [r7, #16]
 8009ed2:	3318      	adds	r3, #24
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	f7fe fd6d 	bl	80089b4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009eda:	4b1d      	ldr	r3, [pc, #116]	; (8009f50 <xTaskRemoveFromEventList+0xb0>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d11c      	bne.n	8009f1c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009ee2:	693b      	ldr	r3, [r7, #16]
 8009ee4:	3304      	adds	r3, #4
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	f7fe fd64 	bl	80089b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009eec:	693b      	ldr	r3, [r7, #16]
 8009eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ef0:	2201      	movs	r2, #1
 8009ef2:	409a      	lsls	r2, r3
 8009ef4:	4b17      	ldr	r3, [pc, #92]	; (8009f54 <xTaskRemoveFromEventList+0xb4>)
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	4313      	orrs	r3, r2
 8009efa:	4a16      	ldr	r2, [pc, #88]	; (8009f54 <xTaskRemoveFromEventList+0xb4>)
 8009efc:	6013      	str	r3, [r2, #0]
 8009efe:	693b      	ldr	r3, [r7, #16]
 8009f00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f02:	4613      	mov	r3, r2
 8009f04:	009b      	lsls	r3, r3, #2
 8009f06:	4413      	add	r3, r2
 8009f08:	009b      	lsls	r3, r3, #2
 8009f0a:	4a13      	ldr	r2, [pc, #76]	; (8009f58 <xTaskRemoveFromEventList+0xb8>)
 8009f0c:	441a      	add	r2, r3
 8009f0e:	693b      	ldr	r3, [r7, #16]
 8009f10:	3304      	adds	r3, #4
 8009f12:	4619      	mov	r1, r3
 8009f14:	4610      	mov	r0, r2
 8009f16:	f7fe fcf0 	bl	80088fa <vListInsertEnd>
 8009f1a:	e005      	b.n	8009f28 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009f1c:	693b      	ldr	r3, [r7, #16]
 8009f1e:	3318      	adds	r3, #24
 8009f20:	4619      	mov	r1, r3
 8009f22:	480e      	ldr	r0, [pc, #56]	; (8009f5c <xTaskRemoveFromEventList+0xbc>)
 8009f24:	f7fe fce9 	bl	80088fa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009f28:	693b      	ldr	r3, [r7, #16]
 8009f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f2c:	4b0c      	ldr	r3, [pc, #48]	; (8009f60 <xTaskRemoveFromEventList+0xc0>)
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f32:	429a      	cmp	r2, r3
 8009f34:	d905      	bls.n	8009f42 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009f36:	2301      	movs	r3, #1
 8009f38:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009f3a:	4b0a      	ldr	r3, [pc, #40]	; (8009f64 <xTaskRemoveFromEventList+0xc4>)
 8009f3c:	2201      	movs	r2, #1
 8009f3e:	601a      	str	r2, [r3, #0]
 8009f40:	e001      	b.n	8009f46 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009f42:	2300      	movs	r3, #0
 8009f44:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009f46:	697b      	ldr	r3, [r7, #20]
}
 8009f48:	4618      	mov	r0, r3
 8009f4a:	3718      	adds	r7, #24
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	bd80      	pop	{r7, pc}
 8009f50:	20000808 	.word	0x20000808
 8009f54:	200007e8 	.word	0x200007e8
 8009f58:	200006e4 	.word	0x200006e4
 8009f5c:	200007a0 	.word	0x200007a0
 8009f60:	200006e0 	.word	0x200006e0
 8009f64:	200007f4 	.word	0x200007f4

08009f68 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009f68:	b480      	push	{r7}
 8009f6a:	b083      	sub	sp, #12
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009f70:	4b06      	ldr	r3, [pc, #24]	; (8009f8c <vTaskInternalSetTimeOutState+0x24>)
 8009f72:	681a      	ldr	r2, [r3, #0]
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009f78:	4b05      	ldr	r3, [pc, #20]	; (8009f90 <vTaskInternalSetTimeOutState+0x28>)
 8009f7a:	681a      	ldr	r2, [r3, #0]
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	605a      	str	r2, [r3, #4]
}
 8009f80:	bf00      	nop
 8009f82:	370c      	adds	r7, #12
 8009f84:	46bd      	mov	sp, r7
 8009f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8a:	4770      	bx	lr
 8009f8c:	200007f8 	.word	0x200007f8
 8009f90:	200007e4 	.word	0x200007e4

08009f94 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b088      	sub	sp, #32
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
 8009f9c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d10c      	bne.n	8009fbe <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8009fa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fa8:	b672      	cpsid	i
 8009faa:	f383 8811 	msr	BASEPRI, r3
 8009fae:	f3bf 8f6f 	isb	sy
 8009fb2:	f3bf 8f4f 	dsb	sy
 8009fb6:	b662      	cpsie	i
 8009fb8:	613b      	str	r3, [r7, #16]
}
 8009fba:	bf00      	nop
 8009fbc:	e7fe      	b.n	8009fbc <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8009fbe:	683b      	ldr	r3, [r7, #0]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d10c      	bne.n	8009fde <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8009fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fc8:	b672      	cpsid	i
 8009fca:	f383 8811 	msr	BASEPRI, r3
 8009fce:	f3bf 8f6f 	isb	sy
 8009fd2:	f3bf 8f4f 	dsb	sy
 8009fd6:	b662      	cpsie	i
 8009fd8:	60fb      	str	r3, [r7, #12]
}
 8009fda:	bf00      	nop
 8009fdc:	e7fe      	b.n	8009fdc <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 8009fde:	f000 fe7d 	bl	800acdc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009fe2:	4b1d      	ldr	r3, [pc, #116]	; (800a058 <xTaskCheckForTimeOut+0xc4>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	685b      	ldr	r3, [r3, #4]
 8009fec:	69ba      	ldr	r2, [r7, #24]
 8009fee:	1ad3      	subs	r3, r2, r3
 8009ff0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ffa:	d102      	bne.n	800a002 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	61fb      	str	r3, [r7, #28]
 800a000:	e023      	b.n	800a04a <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681a      	ldr	r2, [r3, #0]
 800a006:	4b15      	ldr	r3, [pc, #84]	; (800a05c <xTaskCheckForTimeOut+0xc8>)
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	429a      	cmp	r2, r3
 800a00c:	d007      	beq.n	800a01e <xTaskCheckForTimeOut+0x8a>
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	685b      	ldr	r3, [r3, #4]
 800a012:	69ba      	ldr	r2, [r7, #24]
 800a014:	429a      	cmp	r2, r3
 800a016:	d302      	bcc.n	800a01e <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a018:	2301      	movs	r3, #1
 800a01a:	61fb      	str	r3, [r7, #28]
 800a01c:	e015      	b.n	800a04a <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	697a      	ldr	r2, [r7, #20]
 800a024:	429a      	cmp	r2, r3
 800a026:	d20b      	bcs.n	800a040 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a028:	683b      	ldr	r3, [r7, #0]
 800a02a:	681a      	ldr	r2, [r3, #0]
 800a02c:	697b      	ldr	r3, [r7, #20]
 800a02e:	1ad2      	subs	r2, r2, r3
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a034:	6878      	ldr	r0, [r7, #4]
 800a036:	f7ff ff97 	bl	8009f68 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a03a:	2300      	movs	r3, #0
 800a03c:	61fb      	str	r3, [r7, #28]
 800a03e:	e004      	b.n	800a04a <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800a040:	683b      	ldr	r3, [r7, #0]
 800a042:	2200      	movs	r2, #0
 800a044:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a046:	2301      	movs	r3, #1
 800a048:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a04a:	f000 fe7b 	bl	800ad44 <vPortExitCritical>

	return xReturn;
 800a04e:	69fb      	ldr	r3, [r7, #28]
}
 800a050:	4618      	mov	r0, r3
 800a052:	3720      	adds	r7, #32
 800a054:	46bd      	mov	sp, r7
 800a056:	bd80      	pop	{r7, pc}
 800a058:	200007e4 	.word	0x200007e4
 800a05c:	200007f8 	.word	0x200007f8

0800a060 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a060:	b480      	push	{r7}
 800a062:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a064:	4b03      	ldr	r3, [pc, #12]	; (800a074 <vTaskMissedYield+0x14>)
 800a066:	2201      	movs	r2, #1
 800a068:	601a      	str	r2, [r3, #0]
}
 800a06a:	bf00      	nop
 800a06c:	46bd      	mov	sp, r7
 800a06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a072:	4770      	bx	lr
 800a074:	200007f4 	.word	0x200007f4

0800a078 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b082      	sub	sp, #8
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a080:	f000 f854 	bl	800a12c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a084:	4b07      	ldr	r3, [pc, #28]	; (800a0a4 <prvIdleTask+0x2c>)
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	2b01      	cmp	r3, #1
 800a08a:	d907      	bls.n	800a09c <prvIdleTask+0x24>
			{
				taskYIELD();
 800a08c:	4b06      	ldr	r3, [pc, #24]	; (800a0a8 <prvIdleTask+0x30>)
 800a08e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a092:	601a      	str	r2, [r3, #0]
 800a094:	f3bf 8f4f 	dsb	sy
 800a098:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800a09c:	f7f6 fa4c 	bl	8000538 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800a0a0:	e7ee      	b.n	800a080 <prvIdleTask+0x8>
 800a0a2:	bf00      	nop
 800a0a4:	200006e4 	.word	0x200006e4
 800a0a8:	e000ed04 	.word	0xe000ed04

0800a0ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b082      	sub	sp, #8
 800a0b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	607b      	str	r3, [r7, #4]
 800a0b6:	e00c      	b.n	800a0d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a0b8:	687a      	ldr	r2, [r7, #4]
 800a0ba:	4613      	mov	r3, r2
 800a0bc:	009b      	lsls	r3, r3, #2
 800a0be:	4413      	add	r3, r2
 800a0c0:	009b      	lsls	r3, r3, #2
 800a0c2:	4a12      	ldr	r2, [pc, #72]	; (800a10c <prvInitialiseTaskLists+0x60>)
 800a0c4:	4413      	add	r3, r2
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	f7fe fbea 	bl	80088a0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	3301      	adds	r3, #1
 800a0d0:	607b      	str	r3, [r7, #4]
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	2b06      	cmp	r3, #6
 800a0d6:	d9ef      	bls.n	800a0b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a0d8:	480d      	ldr	r0, [pc, #52]	; (800a110 <prvInitialiseTaskLists+0x64>)
 800a0da:	f7fe fbe1 	bl	80088a0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a0de:	480d      	ldr	r0, [pc, #52]	; (800a114 <prvInitialiseTaskLists+0x68>)
 800a0e0:	f7fe fbde 	bl	80088a0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a0e4:	480c      	ldr	r0, [pc, #48]	; (800a118 <prvInitialiseTaskLists+0x6c>)
 800a0e6:	f7fe fbdb 	bl	80088a0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a0ea:	480c      	ldr	r0, [pc, #48]	; (800a11c <prvInitialiseTaskLists+0x70>)
 800a0ec:	f7fe fbd8 	bl	80088a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a0f0:	480b      	ldr	r0, [pc, #44]	; (800a120 <prvInitialiseTaskLists+0x74>)
 800a0f2:	f7fe fbd5 	bl	80088a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a0f6:	4b0b      	ldr	r3, [pc, #44]	; (800a124 <prvInitialiseTaskLists+0x78>)
 800a0f8:	4a05      	ldr	r2, [pc, #20]	; (800a110 <prvInitialiseTaskLists+0x64>)
 800a0fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a0fc:	4b0a      	ldr	r3, [pc, #40]	; (800a128 <prvInitialiseTaskLists+0x7c>)
 800a0fe:	4a05      	ldr	r2, [pc, #20]	; (800a114 <prvInitialiseTaskLists+0x68>)
 800a100:	601a      	str	r2, [r3, #0]
}
 800a102:	bf00      	nop
 800a104:	3708      	adds	r7, #8
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}
 800a10a:	bf00      	nop
 800a10c:	200006e4 	.word	0x200006e4
 800a110:	20000770 	.word	0x20000770
 800a114:	20000784 	.word	0x20000784
 800a118:	200007a0 	.word	0x200007a0
 800a11c:	200007b4 	.word	0x200007b4
 800a120:	200007cc 	.word	0x200007cc
 800a124:	20000798 	.word	0x20000798
 800a128:	2000079c 	.word	0x2000079c

0800a12c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b082      	sub	sp, #8
 800a130:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a132:	e019      	b.n	800a168 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a134:	f000 fdd2 	bl	800acdc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a138:	4b10      	ldr	r3, [pc, #64]	; (800a17c <prvCheckTasksWaitingTermination+0x50>)
 800a13a:	68db      	ldr	r3, [r3, #12]
 800a13c:	68db      	ldr	r3, [r3, #12]
 800a13e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	3304      	adds	r3, #4
 800a144:	4618      	mov	r0, r3
 800a146:	f7fe fc35 	bl	80089b4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a14a:	4b0d      	ldr	r3, [pc, #52]	; (800a180 <prvCheckTasksWaitingTermination+0x54>)
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	3b01      	subs	r3, #1
 800a150:	4a0b      	ldr	r2, [pc, #44]	; (800a180 <prvCheckTasksWaitingTermination+0x54>)
 800a152:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a154:	4b0b      	ldr	r3, [pc, #44]	; (800a184 <prvCheckTasksWaitingTermination+0x58>)
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	3b01      	subs	r3, #1
 800a15a:	4a0a      	ldr	r2, [pc, #40]	; (800a184 <prvCheckTasksWaitingTermination+0x58>)
 800a15c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a15e:	f000 fdf1 	bl	800ad44 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a162:	6878      	ldr	r0, [r7, #4]
 800a164:	f000 f810 	bl	800a188 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a168:	4b06      	ldr	r3, [pc, #24]	; (800a184 <prvCheckTasksWaitingTermination+0x58>)
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d1e1      	bne.n	800a134 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a170:	bf00      	nop
 800a172:	bf00      	nop
 800a174:	3708      	adds	r7, #8
 800a176:	46bd      	mov	sp, r7
 800a178:	bd80      	pop	{r7, pc}
 800a17a:	bf00      	nop
 800a17c:	200007b4 	.word	0x200007b4
 800a180:	200007e0 	.word	0x200007e0
 800a184:	200007c8 	.word	0x200007c8

0800a188 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b084      	sub	sp, #16
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800a196:	2b00      	cmp	r3, #0
 800a198:	d108      	bne.n	800a1ac <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a19e:	4618      	mov	r0, r3
 800a1a0:	f000 ff98 	bl	800b0d4 <vPortFree>
				vPortFree( pxTCB );
 800a1a4:	6878      	ldr	r0, [r7, #4]
 800a1a6:	f000 ff95 	bl	800b0d4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a1aa:	e01a      	b.n	800a1e2 <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800a1b2:	2b01      	cmp	r3, #1
 800a1b4:	d103      	bne.n	800a1be <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a1b6:	6878      	ldr	r0, [r7, #4]
 800a1b8:	f000 ff8c 	bl	800b0d4 <vPortFree>
	}
 800a1bc:	e011      	b.n	800a1e2 <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800a1c4:	2b02      	cmp	r3, #2
 800a1c6:	d00c      	beq.n	800a1e2 <prvDeleteTCB+0x5a>
	__asm volatile
 800a1c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1cc:	b672      	cpsid	i
 800a1ce:	f383 8811 	msr	BASEPRI, r3
 800a1d2:	f3bf 8f6f 	isb	sy
 800a1d6:	f3bf 8f4f 	dsb	sy
 800a1da:	b662      	cpsie	i
 800a1dc:	60fb      	str	r3, [r7, #12]
}
 800a1de:	bf00      	nop
 800a1e0:	e7fe      	b.n	800a1e0 <prvDeleteTCB+0x58>
	}
 800a1e2:	bf00      	nop
 800a1e4:	3710      	adds	r7, #16
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	bd80      	pop	{r7, pc}
	...

0800a1ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a1ec:	b480      	push	{r7}
 800a1ee:	b083      	sub	sp, #12
 800a1f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a1f2:	4b0c      	ldr	r3, [pc, #48]	; (800a224 <prvResetNextTaskUnblockTime+0x38>)
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d104      	bne.n	800a206 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a1fc:	4b0a      	ldr	r3, [pc, #40]	; (800a228 <prvResetNextTaskUnblockTime+0x3c>)
 800a1fe:	f04f 32ff 	mov.w	r2, #4294967295
 800a202:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a204:	e008      	b.n	800a218 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a206:	4b07      	ldr	r3, [pc, #28]	; (800a224 <prvResetNextTaskUnblockTime+0x38>)
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	68db      	ldr	r3, [r3, #12]
 800a20c:	68db      	ldr	r3, [r3, #12]
 800a20e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	685b      	ldr	r3, [r3, #4]
 800a214:	4a04      	ldr	r2, [pc, #16]	; (800a228 <prvResetNextTaskUnblockTime+0x3c>)
 800a216:	6013      	str	r3, [r2, #0]
}
 800a218:	bf00      	nop
 800a21a:	370c      	adds	r7, #12
 800a21c:	46bd      	mov	sp, r7
 800a21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a222:	4770      	bx	lr
 800a224:	20000798 	.word	0x20000798
 800a228:	20000800 	.word	0x20000800

0800a22c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a22c:	b480      	push	{r7}
 800a22e:	b083      	sub	sp, #12
 800a230:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a232:	4b0b      	ldr	r3, [pc, #44]	; (800a260 <xTaskGetSchedulerState+0x34>)
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d102      	bne.n	800a240 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a23a:	2301      	movs	r3, #1
 800a23c:	607b      	str	r3, [r7, #4]
 800a23e:	e008      	b.n	800a252 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a240:	4b08      	ldr	r3, [pc, #32]	; (800a264 <xTaskGetSchedulerState+0x38>)
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d102      	bne.n	800a24e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a248:	2302      	movs	r3, #2
 800a24a:	607b      	str	r3, [r7, #4]
 800a24c:	e001      	b.n	800a252 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a24e:	2300      	movs	r3, #0
 800a250:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a252:	687b      	ldr	r3, [r7, #4]
	}
 800a254:	4618      	mov	r0, r3
 800a256:	370c      	adds	r7, #12
 800a258:	46bd      	mov	sp, r7
 800a25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25e:	4770      	bx	lr
 800a260:	200007ec 	.word	0x200007ec
 800a264:	20000808 	.word	0x20000808

0800a268 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b086      	sub	sp, #24
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a274:	2300      	movs	r3, #0
 800a276:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d072      	beq.n	800a364 <xTaskPriorityDisinherit+0xfc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a27e:	4b3c      	ldr	r3, [pc, #240]	; (800a370 <xTaskPriorityDisinherit+0x108>)
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	693a      	ldr	r2, [r7, #16]
 800a284:	429a      	cmp	r2, r3
 800a286:	d00c      	beq.n	800a2a2 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800a288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a28c:	b672      	cpsid	i
 800a28e:	f383 8811 	msr	BASEPRI, r3
 800a292:	f3bf 8f6f 	isb	sy
 800a296:	f3bf 8f4f 	dsb	sy
 800a29a:	b662      	cpsie	i
 800a29c:	60fb      	str	r3, [r7, #12]
}
 800a29e:	bf00      	nop
 800a2a0:	e7fe      	b.n	800a2a0 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800a2a2:	693b      	ldr	r3, [r7, #16]
 800a2a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d10c      	bne.n	800a2c4 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800a2aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ae:	b672      	cpsid	i
 800a2b0:	f383 8811 	msr	BASEPRI, r3
 800a2b4:	f3bf 8f6f 	isb	sy
 800a2b8:	f3bf 8f4f 	dsb	sy
 800a2bc:	b662      	cpsie	i
 800a2be:	60bb      	str	r3, [r7, #8]
}
 800a2c0:	bf00      	nop
 800a2c2:	e7fe      	b.n	800a2c2 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800a2c4:	693b      	ldr	r3, [r7, #16]
 800a2c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a2c8:	1e5a      	subs	r2, r3, #1
 800a2ca:	693b      	ldr	r3, [r7, #16]
 800a2cc:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a2ce:	693b      	ldr	r3, [r7, #16]
 800a2d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2d2:	693b      	ldr	r3, [r7, #16]
 800a2d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a2d6:	429a      	cmp	r2, r3
 800a2d8:	d044      	beq.n	800a364 <xTaskPriorityDisinherit+0xfc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a2da:	693b      	ldr	r3, [r7, #16]
 800a2dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d140      	bne.n	800a364 <xTaskPriorityDisinherit+0xfc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a2e2:	693b      	ldr	r3, [r7, #16]
 800a2e4:	3304      	adds	r3, #4
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	f7fe fb64 	bl	80089b4 <uxListRemove>
 800a2ec:	4603      	mov	r3, r0
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d115      	bne.n	800a31e <xTaskPriorityDisinherit+0xb6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a2f2:	693b      	ldr	r3, [r7, #16]
 800a2f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2f6:	491f      	ldr	r1, [pc, #124]	; (800a374 <xTaskPriorityDisinherit+0x10c>)
 800a2f8:	4613      	mov	r3, r2
 800a2fa:	009b      	lsls	r3, r3, #2
 800a2fc:	4413      	add	r3, r2
 800a2fe:	009b      	lsls	r3, r3, #2
 800a300:	440b      	add	r3, r1
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d10a      	bne.n	800a31e <xTaskPriorityDisinherit+0xb6>
 800a308:	693b      	ldr	r3, [r7, #16]
 800a30a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a30c:	2201      	movs	r2, #1
 800a30e:	fa02 f303 	lsl.w	r3, r2, r3
 800a312:	43da      	mvns	r2, r3
 800a314:	4b18      	ldr	r3, [pc, #96]	; (800a378 <xTaskPriorityDisinherit+0x110>)
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	4013      	ands	r3, r2
 800a31a:	4a17      	ldr	r2, [pc, #92]	; (800a378 <xTaskPriorityDisinherit+0x110>)
 800a31c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a31e:	693b      	ldr	r3, [r7, #16]
 800a320:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a322:	693b      	ldr	r3, [r7, #16]
 800a324:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a326:	693b      	ldr	r3, [r7, #16]
 800a328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a32a:	f1c3 0207 	rsb	r2, r3, #7
 800a32e:	693b      	ldr	r3, [r7, #16]
 800a330:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a336:	2201      	movs	r2, #1
 800a338:	409a      	lsls	r2, r3
 800a33a:	4b0f      	ldr	r3, [pc, #60]	; (800a378 <xTaskPriorityDisinherit+0x110>)
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	4313      	orrs	r3, r2
 800a340:	4a0d      	ldr	r2, [pc, #52]	; (800a378 <xTaskPriorityDisinherit+0x110>)
 800a342:	6013      	str	r3, [r2, #0]
 800a344:	693b      	ldr	r3, [r7, #16]
 800a346:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a348:	4613      	mov	r3, r2
 800a34a:	009b      	lsls	r3, r3, #2
 800a34c:	4413      	add	r3, r2
 800a34e:	009b      	lsls	r3, r3, #2
 800a350:	4a08      	ldr	r2, [pc, #32]	; (800a374 <xTaskPriorityDisinherit+0x10c>)
 800a352:	441a      	add	r2, r3
 800a354:	693b      	ldr	r3, [r7, #16]
 800a356:	3304      	adds	r3, #4
 800a358:	4619      	mov	r1, r3
 800a35a:	4610      	mov	r0, r2
 800a35c:	f7fe facd 	bl	80088fa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a360:	2301      	movs	r3, #1
 800a362:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a364:	697b      	ldr	r3, [r7, #20]
	}
 800a366:	4618      	mov	r0, r3
 800a368:	3718      	adds	r7, #24
 800a36a:	46bd      	mov	sp, r7
 800a36c:	bd80      	pop	{r7, pc}
 800a36e:	bf00      	nop
 800a370:	200006e0 	.word	0x200006e0
 800a374:	200006e4 	.word	0x200006e4
 800a378:	200007e8 	.word	0x200007e8

0800a37c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b084      	sub	sp, #16
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
 800a384:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a386:	4b29      	ldr	r3, [pc, #164]	; (800a42c <prvAddCurrentTaskToDelayedList+0xb0>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a38c:	4b28      	ldr	r3, [pc, #160]	; (800a430 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	3304      	adds	r3, #4
 800a392:	4618      	mov	r0, r3
 800a394:	f7fe fb0e 	bl	80089b4 <uxListRemove>
 800a398:	4603      	mov	r3, r0
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d10b      	bne.n	800a3b6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a39e:	4b24      	ldr	r3, [pc, #144]	; (800a430 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3a4:	2201      	movs	r2, #1
 800a3a6:	fa02 f303 	lsl.w	r3, r2, r3
 800a3aa:	43da      	mvns	r2, r3
 800a3ac:	4b21      	ldr	r3, [pc, #132]	; (800a434 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	4013      	ands	r3, r2
 800a3b2:	4a20      	ldr	r2, [pc, #128]	; (800a434 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a3b4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3bc:	d10a      	bne.n	800a3d4 <prvAddCurrentTaskToDelayedList+0x58>
 800a3be:	683b      	ldr	r3, [r7, #0]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d007      	beq.n	800a3d4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a3c4:	4b1a      	ldr	r3, [pc, #104]	; (800a430 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	3304      	adds	r3, #4
 800a3ca:	4619      	mov	r1, r3
 800a3cc:	481a      	ldr	r0, [pc, #104]	; (800a438 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a3ce:	f7fe fa94 	bl	80088fa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a3d2:	e026      	b.n	800a422 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a3d4:	68fa      	ldr	r2, [r7, #12]
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	4413      	add	r3, r2
 800a3da:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a3dc:	4b14      	ldr	r3, [pc, #80]	; (800a430 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	68ba      	ldr	r2, [r7, #8]
 800a3e2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a3e4:	68ba      	ldr	r2, [r7, #8]
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	429a      	cmp	r2, r3
 800a3ea:	d209      	bcs.n	800a400 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a3ec:	4b13      	ldr	r3, [pc, #76]	; (800a43c <prvAddCurrentTaskToDelayedList+0xc0>)
 800a3ee:	681a      	ldr	r2, [r3, #0]
 800a3f0:	4b0f      	ldr	r3, [pc, #60]	; (800a430 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	3304      	adds	r3, #4
 800a3f6:	4619      	mov	r1, r3
 800a3f8:	4610      	mov	r0, r2
 800a3fa:	f7fe faa2 	bl	8008942 <vListInsert>
}
 800a3fe:	e010      	b.n	800a422 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a400:	4b0f      	ldr	r3, [pc, #60]	; (800a440 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a402:	681a      	ldr	r2, [r3, #0]
 800a404:	4b0a      	ldr	r3, [pc, #40]	; (800a430 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	3304      	adds	r3, #4
 800a40a:	4619      	mov	r1, r3
 800a40c:	4610      	mov	r0, r2
 800a40e:	f7fe fa98 	bl	8008942 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a412:	4b0c      	ldr	r3, [pc, #48]	; (800a444 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	68ba      	ldr	r2, [r7, #8]
 800a418:	429a      	cmp	r2, r3
 800a41a:	d202      	bcs.n	800a422 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a41c:	4a09      	ldr	r2, [pc, #36]	; (800a444 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a41e:	68bb      	ldr	r3, [r7, #8]
 800a420:	6013      	str	r3, [r2, #0]
}
 800a422:	bf00      	nop
 800a424:	3710      	adds	r7, #16
 800a426:	46bd      	mov	sp, r7
 800a428:	bd80      	pop	{r7, pc}
 800a42a:	bf00      	nop
 800a42c:	200007e4 	.word	0x200007e4
 800a430:	200006e0 	.word	0x200006e0
 800a434:	200007e8 	.word	0x200007e8
 800a438:	200007cc 	.word	0x200007cc
 800a43c:	2000079c 	.word	0x2000079c
 800a440:	20000798 	.word	0x20000798
 800a444:	20000800 	.word	0x20000800

0800a448 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b08a      	sub	sp, #40	; 0x28
 800a44c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a44e:	2300      	movs	r3, #0
 800a450:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a452:	f000 faf7 	bl	800aa44 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a456:	4b1d      	ldr	r3, [pc, #116]	; (800a4cc <xTimerCreateTimerTask+0x84>)
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d021      	beq.n	800a4a2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a45e:	2300      	movs	r3, #0
 800a460:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a462:	2300      	movs	r3, #0
 800a464:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a466:	1d3a      	adds	r2, r7, #4
 800a468:	f107 0108 	add.w	r1, r7, #8
 800a46c:	f107 030c 	add.w	r3, r7, #12
 800a470:	4618      	mov	r0, r3
 800a472:	f7f6 f895 	bl	80005a0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a476:	6879      	ldr	r1, [r7, #4]
 800a478:	68bb      	ldr	r3, [r7, #8]
 800a47a:	68fa      	ldr	r2, [r7, #12]
 800a47c:	9202      	str	r2, [sp, #8]
 800a47e:	9301      	str	r3, [sp, #4]
 800a480:	2302      	movs	r3, #2
 800a482:	9300      	str	r3, [sp, #0]
 800a484:	2300      	movs	r3, #0
 800a486:	460a      	mov	r2, r1
 800a488:	4911      	ldr	r1, [pc, #68]	; (800a4d0 <xTimerCreateTimerTask+0x88>)
 800a48a:	4812      	ldr	r0, [pc, #72]	; (800a4d4 <xTimerCreateTimerTask+0x8c>)
 800a48c:	f7ff f876 	bl	800957c <xTaskCreateStatic>
 800a490:	4603      	mov	r3, r0
 800a492:	4a11      	ldr	r2, [pc, #68]	; (800a4d8 <xTimerCreateTimerTask+0x90>)
 800a494:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a496:	4b10      	ldr	r3, [pc, #64]	; (800a4d8 <xTimerCreateTimerTask+0x90>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d001      	beq.n	800a4a2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a49e:	2301      	movs	r3, #1
 800a4a0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a4a2:	697b      	ldr	r3, [r7, #20]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d10c      	bne.n	800a4c2 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800a4a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4ac:	b672      	cpsid	i
 800a4ae:	f383 8811 	msr	BASEPRI, r3
 800a4b2:	f3bf 8f6f 	isb	sy
 800a4b6:	f3bf 8f4f 	dsb	sy
 800a4ba:	b662      	cpsie	i
 800a4bc:	613b      	str	r3, [r7, #16]
}
 800a4be:	bf00      	nop
 800a4c0:	e7fe      	b.n	800a4c0 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800a4c2:	697b      	ldr	r3, [r7, #20]
}
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	3718      	adds	r7, #24
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	bd80      	pop	{r7, pc}
 800a4cc:	2000083c 	.word	0x2000083c
 800a4d0:	0800b3e4 	.word	0x0800b3e4
 800a4d4:	0800a619 	.word	0x0800a619
 800a4d8:	20000840 	.word	0x20000840

0800a4dc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b08a      	sub	sp, #40	; 0x28
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	60f8      	str	r0, [r7, #12]
 800a4e4:	60b9      	str	r1, [r7, #8]
 800a4e6:	607a      	str	r2, [r7, #4]
 800a4e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d10c      	bne.n	800a50e <xTimerGenericCommand+0x32>
	__asm volatile
 800a4f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4f8:	b672      	cpsid	i
 800a4fa:	f383 8811 	msr	BASEPRI, r3
 800a4fe:	f3bf 8f6f 	isb	sy
 800a502:	f3bf 8f4f 	dsb	sy
 800a506:	b662      	cpsie	i
 800a508:	623b      	str	r3, [r7, #32]
}
 800a50a:	bf00      	nop
 800a50c:	e7fe      	b.n	800a50c <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a50e:	4b1a      	ldr	r3, [pc, #104]	; (800a578 <xTimerGenericCommand+0x9c>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d02a      	beq.n	800a56c <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a516:	68bb      	ldr	r3, [r7, #8]
 800a518:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a522:	68bb      	ldr	r3, [r7, #8]
 800a524:	2b05      	cmp	r3, #5
 800a526:	dc18      	bgt.n	800a55a <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a528:	f7ff fe80 	bl	800a22c <xTaskGetSchedulerState>
 800a52c:	4603      	mov	r3, r0
 800a52e:	2b02      	cmp	r3, #2
 800a530:	d109      	bne.n	800a546 <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a532:	4b11      	ldr	r3, [pc, #68]	; (800a578 <xTimerGenericCommand+0x9c>)
 800a534:	6818      	ldr	r0, [r3, #0]
 800a536:	f107 0114 	add.w	r1, r7, #20
 800a53a:	2300      	movs	r3, #0
 800a53c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a53e:	f7fe fc23 	bl	8008d88 <xQueueGenericSend>
 800a542:	6278      	str	r0, [r7, #36]	; 0x24
 800a544:	e012      	b.n	800a56c <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a546:	4b0c      	ldr	r3, [pc, #48]	; (800a578 <xTimerGenericCommand+0x9c>)
 800a548:	6818      	ldr	r0, [r3, #0]
 800a54a:	f107 0114 	add.w	r1, r7, #20
 800a54e:	2300      	movs	r3, #0
 800a550:	2200      	movs	r2, #0
 800a552:	f7fe fc19 	bl	8008d88 <xQueueGenericSend>
 800a556:	6278      	str	r0, [r7, #36]	; 0x24
 800a558:	e008      	b.n	800a56c <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a55a:	4b07      	ldr	r3, [pc, #28]	; (800a578 <xTimerGenericCommand+0x9c>)
 800a55c:	6818      	ldr	r0, [r3, #0]
 800a55e:	f107 0114 	add.w	r1, r7, #20
 800a562:	2300      	movs	r3, #0
 800a564:	683a      	ldr	r2, [r7, #0]
 800a566:	f7fe fd15 	bl	8008f94 <xQueueGenericSendFromISR>
 800a56a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a56c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a56e:	4618      	mov	r0, r3
 800a570:	3728      	adds	r7, #40	; 0x28
 800a572:	46bd      	mov	sp, r7
 800a574:	bd80      	pop	{r7, pc}
 800a576:	bf00      	nop
 800a578:	2000083c 	.word	0x2000083c

0800a57c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a57c:	b580      	push	{r7, lr}
 800a57e:	b088      	sub	sp, #32
 800a580:	af02      	add	r7, sp, #8
 800a582:	6078      	str	r0, [r7, #4]
 800a584:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a586:	4b23      	ldr	r3, [pc, #140]	; (800a614 <prvProcessExpiredTimer+0x98>)
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	68db      	ldr	r3, [r3, #12]
 800a58c:	68db      	ldr	r3, [r3, #12]
 800a58e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a590:	697b      	ldr	r3, [r7, #20]
 800a592:	3304      	adds	r3, #4
 800a594:	4618      	mov	r0, r3
 800a596:	f7fe fa0d 	bl	80089b4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a59a:	697b      	ldr	r3, [r7, #20]
 800a59c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a5a0:	f003 0304 	and.w	r3, r3, #4
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d024      	beq.n	800a5f2 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a5a8:	697b      	ldr	r3, [r7, #20]
 800a5aa:	699a      	ldr	r2, [r3, #24]
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	18d1      	adds	r1, r2, r3
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	683a      	ldr	r2, [r7, #0]
 800a5b4:	6978      	ldr	r0, [r7, #20]
 800a5b6:	f000 f8d3 	bl	800a760 <prvInsertTimerInActiveList>
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d021      	beq.n	800a604 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	9300      	str	r3, [sp, #0]
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	687a      	ldr	r2, [r7, #4]
 800a5c8:	2100      	movs	r1, #0
 800a5ca:	6978      	ldr	r0, [r7, #20]
 800a5cc:	f7ff ff86 	bl	800a4dc <xTimerGenericCommand>
 800a5d0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d115      	bne.n	800a604 <prvProcessExpiredTimer+0x88>
	__asm volatile
 800a5d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5dc:	b672      	cpsid	i
 800a5de:	f383 8811 	msr	BASEPRI, r3
 800a5e2:	f3bf 8f6f 	isb	sy
 800a5e6:	f3bf 8f4f 	dsb	sy
 800a5ea:	b662      	cpsie	i
 800a5ec:	60fb      	str	r3, [r7, #12]
}
 800a5ee:	bf00      	nop
 800a5f0:	e7fe      	b.n	800a5f0 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a5f2:	697b      	ldr	r3, [r7, #20]
 800a5f4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a5f8:	f023 0301 	bic.w	r3, r3, #1
 800a5fc:	b2da      	uxtb	r2, r3
 800a5fe:	697b      	ldr	r3, [r7, #20]
 800a600:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a604:	697b      	ldr	r3, [r7, #20]
 800a606:	6a1b      	ldr	r3, [r3, #32]
 800a608:	6978      	ldr	r0, [r7, #20]
 800a60a:	4798      	blx	r3
}
 800a60c:	bf00      	nop
 800a60e:	3718      	adds	r7, #24
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}
 800a614:	20000834 	.word	0x20000834

0800a618 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b084      	sub	sp, #16
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a620:	f107 0308 	add.w	r3, r7, #8
 800a624:	4618      	mov	r0, r3
 800a626:	f000 f857 	bl	800a6d8 <prvGetNextExpireTime>
 800a62a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a62c:	68bb      	ldr	r3, [r7, #8]
 800a62e:	4619      	mov	r1, r3
 800a630:	68f8      	ldr	r0, [r7, #12]
 800a632:	f000 f803 	bl	800a63c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a636:	f000 f8d5 	bl	800a7e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a63a:	e7f1      	b.n	800a620 <prvTimerTask+0x8>

0800a63c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b084      	sub	sp, #16
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
 800a644:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a646:	f7ff f9df 	bl	8009a08 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a64a:	f107 0308 	add.w	r3, r7, #8
 800a64e:	4618      	mov	r0, r3
 800a650:	f000 f866 	bl	800a720 <prvSampleTimeNow>
 800a654:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a656:	68bb      	ldr	r3, [r7, #8]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d130      	bne.n	800a6be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a65c:	683b      	ldr	r3, [r7, #0]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d10a      	bne.n	800a678 <prvProcessTimerOrBlockTask+0x3c>
 800a662:	687a      	ldr	r2, [r7, #4]
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	429a      	cmp	r2, r3
 800a668:	d806      	bhi.n	800a678 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a66a:	f7ff f9db 	bl	8009a24 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a66e:	68f9      	ldr	r1, [r7, #12]
 800a670:	6878      	ldr	r0, [r7, #4]
 800a672:	f7ff ff83 	bl	800a57c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a676:	e024      	b.n	800a6c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d008      	beq.n	800a690 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a67e:	4b13      	ldr	r3, [pc, #76]	; (800a6cc <prvProcessTimerOrBlockTask+0x90>)
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d101      	bne.n	800a68c <prvProcessTimerOrBlockTask+0x50>
 800a688:	2301      	movs	r3, #1
 800a68a:	e000      	b.n	800a68e <prvProcessTimerOrBlockTask+0x52>
 800a68c:	2300      	movs	r3, #0
 800a68e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a690:	4b0f      	ldr	r3, [pc, #60]	; (800a6d0 <prvProcessTimerOrBlockTask+0x94>)
 800a692:	6818      	ldr	r0, [r3, #0]
 800a694:	687a      	ldr	r2, [r7, #4]
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	1ad3      	subs	r3, r2, r3
 800a69a:	683a      	ldr	r2, [r7, #0]
 800a69c:	4619      	mov	r1, r3
 800a69e:	f7fe ff39 	bl	8009514 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a6a2:	f7ff f9bf 	bl	8009a24 <xTaskResumeAll>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d10a      	bne.n	800a6c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a6ac:	4b09      	ldr	r3, [pc, #36]	; (800a6d4 <prvProcessTimerOrBlockTask+0x98>)
 800a6ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6b2:	601a      	str	r2, [r3, #0]
 800a6b4:	f3bf 8f4f 	dsb	sy
 800a6b8:	f3bf 8f6f 	isb	sy
}
 800a6bc:	e001      	b.n	800a6c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a6be:	f7ff f9b1 	bl	8009a24 <xTaskResumeAll>
}
 800a6c2:	bf00      	nop
 800a6c4:	3710      	adds	r7, #16
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	bd80      	pop	{r7, pc}
 800a6ca:	bf00      	nop
 800a6cc:	20000838 	.word	0x20000838
 800a6d0:	2000083c 	.word	0x2000083c
 800a6d4:	e000ed04 	.word	0xe000ed04

0800a6d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a6d8:	b480      	push	{r7}
 800a6da:	b085      	sub	sp, #20
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a6e0:	4b0e      	ldr	r3, [pc, #56]	; (800a71c <prvGetNextExpireTime+0x44>)
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d101      	bne.n	800a6ee <prvGetNextExpireTime+0x16>
 800a6ea:	2201      	movs	r2, #1
 800a6ec:	e000      	b.n	800a6f0 <prvGetNextExpireTime+0x18>
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d105      	bne.n	800a708 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a6fc:	4b07      	ldr	r3, [pc, #28]	; (800a71c <prvGetNextExpireTime+0x44>)
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	68db      	ldr	r3, [r3, #12]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	60fb      	str	r3, [r7, #12]
 800a706:	e001      	b.n	800a70c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a708:	2300      	movs	r3, #0
 800a70a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a70c:	68fb      	ldr	r3, [r7, #12]
}
 800a70e:	4618      	mov	r0, r3
 800a710:	3714      	adds	r7, #20
 800a712:	46bd      	mov	sp, r7
 800a714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a718:	4770      	bx	lr
 800a71a:	bf00      	nop
 800a71c:	20000834 	.word	0x20000834

0800a720 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b084      	sub	sp, #16
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a728:	f7ff fa1a 	bl	8009b60 <xTaskGetTickCount>
 800a72c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a72e:	4b0b      	ldr	r3, [pc, #44]	; (800a75c <prvSampleTimeNow+0x3c>)
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	68fa      	ldr	r2, [r7, #12]
 800a734:	429a      	cmp	r2, r3
 800a736:	d205      	bcs.n	800a744 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a738:	f000 f91e 	bl	800a978 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2201      	movs	r2, #1
 800a740:	601a      	str	r2, [r3, #0]
 800a742:	e002      	b.n	800a74a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	2200      	movs	r2, #0
 800a748:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a74a:	4a04      	ldr	r2, [pc, #16]	; (800a75c <prvSampleTimeNow+0x3c>)
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a750:	68fb      	ldr	r3, [r7, #12]
}
 800a752:	4618      	mov	r0, r3
 800a754:	3710      	adds	r7, #16
 800a756:	46bd      	mov	sp, r7
 800a758:	bd80      	pop	{r7, pc}
 800a75a:	bf00      	nop
 800a75c:	20000844 	.word	0x20000844

0800a760 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b086      	sub	sp, #24
 800a764:	af00      	add	r7, sp, #0
 800a766:	60f8      	str	r0, [r7, #12]
 800a768:	60b9      	str	r1, [r7, #8]
 800a76a:	607a      	str	r2, [r7, #4]
 800a76c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a76e:	2300      	movs	r3, #0
 800a770:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	68ba      	ldr	r2, [r7, #8]
 800a776:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	68fa      	ldr	r2, [r7, #12]
 800a77c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a77e:	68ba      	ldr	r2, [r7, #8]
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	429a      	cmp	r2, r3
 800a784:	d812      	bhi.n	800a7ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a786:	687a      	ldr	r2, [r7, #4]
 800a788:	683b      	ldr	r3, [r7, #0]
 800a78a:	1ad2      	subs	r2, r2, r3
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	699b      	ldr	r3, [r3, #24]
 800a790:	429a      	cmp	r2, r3
 800a792:	d302      	bcc.n	800a79a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a794:	2301      	movs	r3, #1
 800a796:	617b      	str	r3, [r7, #20]
 800a798:	e01b      	b.n	800a7d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a79a:	4b10      	ldr	r3, [pc, #64]	; (800a7dc <prvInsertTimerInActiveList+0x7c>)
 800a79c:	681a      	ldr	r2, [r3, #0]
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	3304      	adds	r3, #4
 800a7a2:	4619      	mov	r1, r3
 800a7a4:	4610      	mov	r0, r2
 800a7a6:	f7fe f8cc 	bl	8008942 <vListInsert>
 800a7aa:	e012      	b.n	800a7d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a7ac:	687a      	ldr	r2, [r7, #4]
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	429a      	cmp	r2, r3
 800a7b2:	d206      	bcs.n	800a7c2 <prvInsertTimerInActiveList+0x62>
 800a7b4:	68ba      	ldr	r2, [r7, #8]
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	429a      	cmp	r2, r3
 800a7ba:	d302      	bcc.n	800a7c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a7bc:	2301      	movs	r3, #1
 800a7be:	617b      	str	r3, [r7, #20]
 800a7c0:	e007      	b.n	800a7d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a7c2:	4b07      	ldr	r3, [pc, #28]	; (800a7e0 <prvInsertTimerInActiveList+0x80>)
 800a7c4:	681a      	ldr	r2, [r3, #0]
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	3304      	adds	r3, #4
 800a7ca:	4619      	mov	r1, r3
 800a7cc:	4610      	mov	r0, r2
 800a7ce:	f7fe f8b8 	bl	8008942 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a7d2:	697b      	ldr	r3, [r7, #20]
}
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	3718      	adds	r7, #24
 800a7d8:	46bd      	mov	sp, r7
 800a7da:	bd80      	pop	{r7, pc}
 800a7dc:	20000838 	.word	0x20000838
 800a7e0:	20000834 	.word	0x20000834

0800a7e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a7e4:	b580      	push	{r7, lr}
 800a7e6:	b08c      	sub	sp, #48	; 0x30
 800a7e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a7ea:	e0b2      	b.n	800a952 <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a7ec:	68bb      	ldr	r3, [r7, #8]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	f2c0 80ae 	blt.w	800a950 <prvProcessReceivedCommands+0x16c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a7f4:	693b      	ldr	r3, [r7, #16]
 800a7f6:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a7f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7fa:	695b      	ldr	r3, [r3, #20]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d004      	beq.n	800a80a <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a802:	3304      	adds	r3, #4
 800a804:	4618      	mov	r0, r3
 800a806:	f7fe f8d5 	bl	80089b4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a80a:	1d3b      	adds	r3, r7, #4
 800a80c:	4618      	mov	r0, r3
 800a80e:	f7ff ff87 	bl	800a720 <prvSampleTimeNow>
 800a812:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800a814:	68bb      	ldr	r3, [r7, #8]
 800a816:	2b09      	cmp	r3, #9
 800a818:	f200 809b 	bhi.w	800a952 <prvProcessReceivedCommands+0x16e>
 800a81c:	a201      	add	r2, pc, #4	; (adr r2, 800a824 <prvProcessReceivedCommands+0x40>)
 800a81e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a822:	bf00      	nop
 800a824:	0800a84d 	.word	0x0800a84d
 800a828:	0800a84d 	.word	0x0800a84d
 800a82c:	0800a84d 	.word	0x0800a84d
 800a830:	0800a8c5 	.word	0x0800a8c5
 800a834:	0800a8d9 	.word	0x0800a8d9
 800a838:	0800a927 	.word	0x0800a927
 800a83c:	0800a84d 	.word	0x0800a84d
 800a840:	0800a84d 	.word	0x0800a84d
 800a844:	0800a8c5 	.word	0x0800a8c5
 800a848:	0800a8d9 	.word	0x0800a8d9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a84c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a84e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a852:	f043 0301 	orr.w	r3, r3, #1
 800a856:	b2da      	uxtb	r2, r3
 800a858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a85a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a85e:	68fa      	ldr	r2, [r7, #12]
 800a860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a862:	699b      	ldr	r3, [r3, #24]
 800a864:	18d1      	adds	r1, r2, r3
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	6a3a      	ldr	r2, [r7, #32]
 800a86a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a86c:	f7ff ff78 	bl	800a760 <prvInsertTimerInActiveList>
 800a870:	4603      	mov	r3, r0
 800a872:	2b00      	cmp	r3, #0
 800a874:	d06d      	beq.n	800a952 <prvProcessReceivedCommands+0x16e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a878:	6a1b      	ldr	r3, [r3, #32]
 800a87a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a87c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a87e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a880:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a884:	f003 0304 	and.w	r3, r3, #4
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d062      	beq.n	800a952 <prvProcessReceivedCommands+0x16e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a88c:	68fa      	ldr	r2, [r7, #12]
 800a88e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a890:	699b      	ldr	r3, [r3, #24]
 800a892:	441a      	add	r2, r3
 800a894:	2300      	movs	r3, #0
 800a896:	9300      	str	r3, [sp, #0]
 800a898:	2300      	movs	r3, #0
 800a89a:	2100      	movs	r1, #0
 800a89c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a89e:	f7ff fe1d 	bl	800a4dc <xTimerGenericCommand>
 800a8a2:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800a8a4:	69fb      	ldr	r3, [r7, #28]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d153      	bne.n	800a952 <prvProcessReceivedCommands+0x16e>
	__asm volatile
 800a8aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8ae:	b672      	cpsid	i
 800a8b0:	f383 8811 	msr	BASEPRI, r3
 800a8b4:	f3bf 8f6f 	isb	sy
 800a8b8:	f3bf 8f4f 	dsb	sy
 800a8bc:	b662      	cpsie	i
 800a8be:	61bb      	str	r3, [r7, #24]
}
 800a8c0:	bf00      	nop
 800a8c2:	e7fe      	b.n	800a8c2 <prvProcessReceivedCommands+0xde>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a8c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8c6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a8ca:	f023 0301 	bic.w	r3, r3, #1
 800a8ce:	b2da      	uxtb	r2, r3
 800a8d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 800a8d6:	e03c      	b.n	800a952 <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a8d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8da:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a8de:	f043 0301 	orr.w	r3, r3, #1
 800a8e2:	b2da      	uxtb	r2, r3
 800a8e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a8ea:	68fa      	ldr	r2, [r7, #12]
 800a8ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8ee:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a8f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8f2:	699b      	ldr	r3, [r3, #24]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d10c      	bne.n	800a912 <prvProcessReceivedCommands+0x12e>
	__asm volatile
 800a8f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8fc:	b672      	cpsid	i
 800a8fe:	f383 8811 	msr	BASEPRI, r3
 800a902:	f3bf 8f6f 	isb	sy
 800a906:	f3bf 8f4f 	dsb	sy
 800a90a:	b662      	cpsie	i
 800a90c:	617b      	str	r3, [r7, #20]
}
 800a90e:	bf00      	nop
 800a910:	e7fe      	b.n	800a910 <prvProcessReceivedCommands+0x12c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a914:	699a      	ldr	r2, [r3, #24]
 800a916:	6a3b      	ldr	r3, [r7, #32]
 800a918:	18d1      	adds	r1, r2, r3
 800a91a:	6a3b      	ldr	r3, [r7, #32]
 800a91c:	6a3a      	ldr	r2, [r7, #32]
 800a91e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a920:	f7ff ff1e 	bl	800a760 <prvInsertTimerInActiveList>
					break;
 800a924:	e015      	b.n	800a952 <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a928:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a92c:	f003 0302 	and.w	r3, r3, #2
 800a930:	2b00      	cmp	r3, #0
 800a932:	d103      	bne.n	800a93c <prvProcessReceivedCommands+0x158>
						{
							vPortFree( pxTimer );
 800a934:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a936:	f000 fbcd 	bl	800b0d4 <vPortFree>
 800a93a:	e00a      	b.n	800a952 <prvProcessReceivedCommands+0x16e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a93c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a93e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a942:	f023 0301 	bic.w	r3, r3, #1
 800a946:	b2da      	uxtb	r2, r3
 800a948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a94a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a94e:	e000      	b.n	800a952 <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800a950:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a952:	4b08      	ldr	r3, [pc, #32]	; (800a974 <prvProcessReceivedCommands+0x190>)
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	f107 0108 	add.w	r1, r7, #8
 800a95a:	2200      	movs	r2, #0
 800a95c:	4618      	mov	r0, r3
 800a95e:	f7fe fbb9 	bl	80090d4 <xQueueReceive>
 800a962:	4603      	mov	r3, r0
 800a964:	2b00      	cmp	r3, #0
 800a966:	f47f af41 	bne.w	800a7ec <prvProcessReceivedCommands+0x8>
	}
}
 800a96a:	bf00      	nop
 800a96c:	bf00      	nop
 800a96e:	3728      	adds	r7, #40	; 0x28
 800a970:	46bd      	mov	sp, r7
 800a972:	bd80      	pop	{r7, pc}
 800a974:	2000083c 	.word	0x2000083c

0800a978 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b088      	sub	sp, #32
 800a97c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a97e:	e04a      	b.n	800aa16 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a980:	4b2e      	ldr	r3, [pc, #184]	; (800aa3c <prvSwitchTimerLists+0xc4>)
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	68db      	ldr	r3, [r3, #12]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a98a:	4b2c      	ldr	r3, [pc, #176]	; (800aa3c <prvSwitchTimerLists+0xc4>)
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	68db      	ldr	r3, [r3, #12]
 800a990:	68db      	ldr	r3, [r3, #12]
 800a992:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	3304      	adds	r3, #4
 800a998:	4618      	mov	r0, r3
 800a99a:	f7fe f80b 	bl	80089b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	6a1b      	ldr	r3, [r3, #32]
 800a9a2:	68f8      	ldr	r0, [r7, #12]
 800a9a4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a9ac:	f003 0304 	and.w	r3, r3, #4
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d030      	beq.n	800aa16 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	699b      	ldr	r3, [r3, #24]
 800a9b8:	693a      	ldr	r2, [r7, #16]
 800a9ba:	4413      	add	r3, r2
 800a9bc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a9be:	68ba      	ldr	r2, [r7, #8]
 800a9c0:	693b      	ldr	r3, [r7, #16]
 800a9c2:	429a      	cmp	r2, r3
 800a9c4:	d90e      	bls.n	800a9e4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	68ba      	ldr	r2, [r7, #8]
 800a9ca:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	68fa      	ldr	r2, [r7, #12]
 800a9d0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a9d2:	4b1a      	ldr	r3, [pc, #104]	; (800aa3c <prvSwitchTimerLists+0xc4>)
 800a9d4:	681a      	ldr	r2, [r3, #0]
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	3304      	adds	r3, #4
 800a9da:	4619      	mov	r1, r3
 800a9dc:	4610      	mov	r0, r2
 800a9de:	f7fd ffb0 	bl	8008942 <vListInsert>
 800a9e2:	e018      	b.n	800aa16 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	9300      	str	r3, [sp, #0]
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	693a      	ldr	r2, [r7, #16]
 800a9ec:	2100      	movs	r1, #0
 800a9ee:	68f8      	ldr	r0, [r7, #12]
 800a9f0:	f7ff fd74 	bl	800a4dc <xTimerGenericCommand>
 800a9f4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d10c      	bne.n	800aa16 <prvSwitchTimerLists+0x9e>
	__asm volatile
 800a9fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa00:	b672      	cpsid	i
 800aa02:	f383 8811 	msr	BASEPRI, r3
 800aa06:	f3bf 8f6f 	isb	sy
 800aa0a:	f3bf 8f4f 	dsb	sy
 800aa0e:	b662      	cpsie	i
 800aa10:	603b      	str	r3, [r7, #0]
}
 800aa12:	bf00      	nop
 800aa14:	e7fe      	b.n	800aa14 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aa16:	4b09      	ldr	r3, [pc, #36]	; (800aa3c <prvSwitchTimerLists+0xc4>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d1af      	bne.n	800a980 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800aa20:	4b06      	ldr	r3, [pc, #24]	; (800aa3c <prvSwitchTimerLists+0xc4>)
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800aa26:	4b06      	ldr	r3, [pc, #24]	; (800aa40 <prvSwitchTimerLists+0xc8>)
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	4a04      	ldr	r2, [pc, #16]	; (800aa3c <prvSwitchTimerLists+0xc4>)
 800aa2c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800aa2e:	4a04      	ldr	r2, [pc, #16]	; (800aa40 <prvSwitchTimerLists+0xc8>)
 800aa30:	697b      	ldr	r3, [r7, #20]
 800aa32:	6013      	str	r3, [r2, #0]
}
 800aa34:	bf00      	nop
 800aa36:	3718      	adds	r7, #24
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bd80      	pop	{r7, pc}
 800aa3c:	20000834 	.word	0x20000834
 800aa40:	20000838 	.word	0x20000838

0800aa44 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b082      	sub	sp, #8
 800aa48:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800aa4a:	f000 f947 	bl	800acdc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800aa4e:	4b15      	ldr	r3, [pc, #84]	; (800aaa4 <prvCheckForValidListAndQueue+0x60>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d120      	bne.n	800aa98 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800aa56:	4814      	ldr	r0, [pc, #80]	; (800aaa8 <prvCheckForValidListAndQueue+0x64>)
 800aa58:	f7fd ff22 	bl	80088a0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800aa5c:	4813      	ldr	r0, [pc, #76]	; (800aaac <prvCheckForValidListAndQueue+0x68>)
 800aa5e:	f7fd ff1f 	bl	80088a0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800aa62:	4b13      	ldr	r3, [pc, #76]	; (800aab0 <prvCheckForValidListAndQueue+0x6c>)
 800aa64:	4a10      	ldr	r2, [pc, #64]	; (800aaa8 <prvCheckForValidListAndQueue+0x64>)
 800aa66:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800aa68:	4b12      	ldr	r3, [pc, #72]	; (800aab4 <prvCheckForValidListAndQueue+0x70>)
 800aa6a:	4a10      	ldr	r2, [pc, #64]	; (800aaac <prvCheckForValidListAndQueue+0x68>)
 800aa6c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800aa6e:	2300      	movs	r3, #0
 800aa70:	9300      	str	r3, [sp, #0]
 800aa72:	4b11      	ldr	r3, [pc, #68]	; (800aab8 <prvCheckForValidListAndQueue+0x74>)
 800aa74:	4a11      	ldr	r2, [pc, #68]	; (800aabc <prvCheckForValidListAndQueue+0x78>)
 800aa76:	210c      	movs	r1, #12
 800aa78:	200a      	movs	r0, #10
 800aa7a:	f7fe f82f 	bl	8008adc <xQueueGenericCreateStatic>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	4a08      	ldr	r2, [pc, #32]	; (800aaa4 <prvCheckForValidListAndQueue+0x60>)
 800aa82:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800aa84:	4b07      	ldr	r3, [pc, #28]	; (800aaa4 <prvCheckForValidListAndQueue+0x60>)
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d005      	beq.n	800aa98 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800aa8c:	4b05      	ldr	r3, [pc, #20]	; (800aaa4 <prvCheckForValidListAndQueue+0x60>)
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	490b      	ldr	r1, [pc, #44]	; (800aac0 <prvCheckForValidListAndQueue+0x7c>)
 800aa92:	4618      	mov	r0, r3
 800aa94:	f7fe fd14 	bl	80094c0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aa98:	f000 f954 	bl	800ad44 <vPortExitCritical>
}
 800aa9c:	bf00      	nop
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	bd80      	pop	{r7, pc}
 800aaa2:	bf00      	nop
 800aaa4:	2000083c 	.word	0x2000083c
 800aaa8:	2000080c 	.word	0x2000080c
 800aaac:	20000820 	.word	0x20000820
 800aab0:	20000834 	.word	0x20000834
 800aab4:	20000838 	.word	0x20000838
 800aab8:	200008c0 	.word	0x200008c0
 800aabc:	20000848 	.word	0x20000848
 800aac0:	0800b3ec 	.word	0x0800b3ec

0800aac4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800aac4:	b480      	push	{r7}
 800aac6:	b085      	sub	sp, #20
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	60f8      	str	r0, [r7, #12]
 800aacc:	60b9      	str	r1, [r7, #8]
 800aace:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	3b04      	subs	r3, #4
 800aad4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800aadc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	3b04      	subs	r3, #4
 800aae2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800aae4:	68bb      	ldr	r3, [r7, #8]
 800aae6:	f023 0201 	bic.w	r2, r3, #1
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	3b04      	subs	r3, #4
 800aaf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800aaf4:	4a0c      	ldr	r2, [pc, #48]	; (800ab28 <pxPortInitialiseStack+0x64>)
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	3b14      	subs	r3, #20
 800aafe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ab00:	687a      	ldr	r2, [r7, #4]
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	3b04      	subs	r3, #4
 800ab0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	f06f 0202 	mvn.w	r2, #2
 800ab12:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	3b20      	subs	r3, #32
 800ab18:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
}
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	3714      	adds	r7, #20
 800ab20:	46bd      	mov	sp, r7
 800ab22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab26:	4770      	bx	lr
 800ab28:	0800ab2d 	.word	0x0800ab2d

0800ab2c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ab2c:	b480      	push	{r7}
 800ab2e:	b085      	sub	sp, #20
 800ab30:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ab32:	2300      	movs	r3, #0
 800ab34:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ab36:	4b14      	ldr	r3, [pc, #80]	; (800ab88 <prvTaskExitError+0x5c>)
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab3e:	d00c      	beq.n	800ab5a <prvTaskExitError+0x2e>
	__asm volatile
 800ab40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab44:	b672      	cpsid	i
 800ab46:	f383 8811 	msr	BASEPRI, r3
 800ab4a:	f3bf 8f6f 	isb	sy
 800ab4e:	f3bf 8f4f 	dsb	sy
 800ab52:	b662      	cpsie	i
 800ab54:	60fb      	str	r3, [r7, #12]
}
 800ab56:	bf00      	nop
 800ab58:	e7fe      	b.n	800ab58 <prvTaskExitError+0x2c>
	__asm volatile
 800ab5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab5e:	b672      	cpsid	i
 800ab60:	f383 8811 	msr	BASEPRI, r3
 800ab64:	f3bf 8f6f 	isb	sy
 800ab68:	f3bf 8f4f 	dsb	sy
 800ab6c:	b662      	cpsie	i
 800ab6e:	60bb      	str	r3, [r7, #8]
}
 800ab70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ab72:	bf00      	nop
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d0fc      	beq.n	800ab74 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ab7a:	bf00      	nop
 800ab7c:	bf00      	nop
 800ab7e:	3714      	adds	r7, #20
 800ab80:	46bd      	mov	sp, r7
 800ab82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab86:	4770      	bx	lr
 800ab88:	2000000c 	.word	0x2000000c
 800ab8c:	00000000 	.word	0x00000000

0800ab90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ab90:	4b07      	ldr	r3, [pc, #28]	; (800abb0 <pxCurrentTCBConst2>)
 800ab92:	6819      	ldr	r1, [r3, #0]
 800ab94:	6808      	ldr	r0, [r1, #0]
 800ab96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab9a:	f380 8809 	msr	PSP, r0
 800ab9e:	f3bf 8f6f 	isb	sy
 800aba2:	f04f 0000 	mov.w	r0, #0
 800aba6:	f380 8811 	msr	BASEPRI, r0
 800abaa:	4770      	bx	lr
 800abac:	f3af 8000 	nop.w

0800abb0 <pxCurrentTCBConst2>:
 800abb0:	200006e0 	.word	0x200006e0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800abb4:	bf00      	nop
 800abb6:	bf00      	nop

0800abb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800abb8:	4808      	ldr	r0, [pc, #32]	; (800abdc <prvPortStartFirstTask+0x24>)
 800abba:	6800      	ldr	r0, [r0, #0]
 800abbc:	6800      	ldr	r0, [r0, #0]
 800abbe:	f380 8808 	msr	MSP, r0
 800abc2:	f04f 0000 	mov.w	r0, #0
 800abc6:	f380 8814 	msr	CONTROL, r0
 800abca:	b662      	cpsie	i
 800abcc:	b661      	cpsie	f
 800abce:	f3bf 8f4f 	dsb	sy
 800abd2:	f3bf 8f6f 	isb	sy
 800abd6:	df00      	svc	0
 800abd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800abda:	bf00      	nop
 800abdc:	e000ed08 	.word	0xe000ed08

0800abe0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b084      	sub	sp, #16
 800abe4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800abe6:	4b37      	ldr	r3, [pc, #220]	; (800acc4 <xPortStartScheduler+0xe4>)
 800abe8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	781b      	ldrb	r3, [r3, #0]
 800abee:	b2db      	uxtb	r3, r3
 800abf0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	22ff      	movs	r2, #255	; 0xff
 800abf6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	781b      	ldrb	r3, [r3, #0]
 800abfc:	b2db      	uxtb	r3, r3
 800abfe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ac00:	78fb      	ldrb	r3, [r7, #3]
 800ac02:	b2db      	uxtb	r3, r3
 800ac04:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ac08:	b2da      	uxtb	r2, r3
 800ac0a:	4b2f      	ldr	r3, [pc, #188]	; (800acc8 <xPortStartScheduler+0xe8>)
 800ac0c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ac0e:	4b2f      	ldr	r3, [pc, #188]	; (800accc <xPortStartScheduler+0xec>)
 800ac10:	2207      	movs	r2, #7
 800ac12:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ac14:	e009      	b.n	800ac2a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800ac16:	4b2d      	ldr	r3, [pc, #180]	; (800accc <xPortStartScheduler+0xec>)
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	3b01      	subs	r3, #1
 800ac1c:	4a2b      	ldr	r2, [pc, #172]	; (800accc <xPortStartScheduler+0xec>)
 800ac1e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ac20:	78fb      	ldrb	r3, [r7, #3]
 800ac22:	b2db      	uxtb	r3, r3
 800ac24:	005b      	lsls	r3, r3, #1
 800ac26:	b2db      	uxtb	r3, r3
 800ac28:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ac2a:	78fb      	ldrb	r3, [r7, #3]
 800ac2c:	b2db      	uxtb	r3, r3
 800ac2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac32:	2b80      	cmp	r3, #128	; 0x80
 800ac34:	d0ef      	beq.n	800ac16 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ac36:	4b25      	ldr	r3, [pc, #148]	; (800accc <xPortStartScheduler+0xec>)
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	f1c3 0307 	rsb	r3, r3, #7
 800ac3e:	2b04      	cmp	r3, #4
 800ac40:	d00c      	beq.n	800ac5c <xPortStartScheduler+0x7c>
	__asm volatile
 800ac42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac46:	b672      	cpsid	i
 800ac48:	f383 8811 	msr	BASEPRI, r3
 800ac4c:	f3bf 8f6f 	isb	sy
 800ac50:	f3bf 8f4f 	dsb	sy
 800ac54:	b662      	cpsie	i
 800ac56:	60bb      	str	r3, [r7, #8]
}
 800ac58:	bf00      	nop
 800ac5a:	e7fe      	b.n	800ac5a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ac5c:	4b1b      	ldr	r3, [pc, #108]	; (800accc <xPortStartScheduler+0xec>)
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	021b      	lsls	r3, r3, #8
 800ac62:	4a1a      	ldr	r2, [pc, #104]	; (800accc <xPortStartScheduler+0xec>)
 800ac64:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ac66:	4b19      	ldr	r3, [pc, #100]	; (800accc <xPortStartScheduler+0xec>)
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ac6e:	4a17      	ldr	r2, [pc, #92]	; (800accc <xPortStartScheduler+0xec>)
 800ac70:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	b2da      	uxtb	r2, r3
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ac7a:	4b15      	ldr	r3, [pc, #84]	; (800acd0 <xPortStartScheduler+0xf0>)
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	4a14      	ldr	r2, [pc, #80]	; (800acd0 <xPortStartScheduler+0xf0>)
 800ac80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ac84:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ac86:	4b12      	ldr	r3, [pc, #72]	; (800acd0 <xPortStartScheduler+0xf0>)
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	4a11      	ldr	r2, [pc, #68]	; (800acd0 <xPortStartScheduler+0xf0>)
 800ac8c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ac90:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ac92:	f000 f8dd 	bl	800ae50 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ac96:	4b0f      	ldr	r3, [pc, #60]	; (800acd4 <xPortStartScheduler+0xf4>)
 800ac98:	2200      	movs	r2, #0
 800ac9a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ac9c:	f000 f8fc 	bl	800ae98 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800aca0:	4b0d      	ldr	r3, [pc, #52]	; (800acd8 <xPortStartScheduler+0xf8>)
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	4a0c      	ldr	r2, [pc, #48]	; (800acd8 <xPortStartScheduler+0xf8>)
 800aca6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800acaa:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800acac:	f7ff ff84 	bl	800abb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800acb0:	f7ff f820 	bl	8009cf4 <vTaskSwitchContext>
	prvTaskExitError();
 800acb4:	f7ff ff3a 	bl	800ab2c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800acb8:	2300      	movs	r3, #0
}
 800acba:	4618      	mov	r0, r3
 800acbc:	3710      	adds	r7, #16
 800acbe:	46bd      	mov	sp, r7
 800acc0:	bd80      	pop	{r7, pc}
 800acc2:	bf00      	nop
 800acc4:	e000e400 	.word	0xe000e400
 800acc8:	20000908 	.word	0x20000908
 800accc:	2000090c 	.word	0x2000090c
 800acd0:	e000ed20 	.word	0xe000ed20
 800acd4:	2000000c 	.word	0x2000000c
 800acd8:	e000ef34 	.word	0xe000ef34

0800acdc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800acdc:	b480      	push	{r7}
 800acde:	b083      	sub	sp, #12
 800ace0:	af00      	add	r7, sp, #0
	__asm volatile
 800ace2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ace6:	b672      	cpsid	i
 800ace8:	f383 8811 	msr	BASEPRI, r3
 800acec:	f3bf 8f6f 	isb	sy
 800acf0:	f3bf 8f4f 	dsb	sy
 800acf4:	b662      	cpsie	i
 800acf6:	607b      	str	r3, [r7, #4]
}
 800acf8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800acfa:	4b10      	ldr	r3, [pc, #64]	; (800ad3c <vPortEnterCritical+0x60>)
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	3301      	adds	r3, #1
 800ad00:	4a0e      	ldr	r2, [pc, #56]	; (800ad3c <vPortEnterCritical+0x60>)
 800ad02:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ad04:	4b0d      	ldr	r3, [pc, #52]	; (800ad3c <vPortEnterCritical+0x60>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	2b01      	cmp	r3, #1
 800ad0a:	d111      	bne.n	800ad30 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ad0c:	4b0c      	ldr	r3, [pc, #48]	; (800ad40 <vPortEnterCritical+0x64>)
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	b2db      	uxtb	r3, r3
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d00c      	beq.n	800ad30 <vPortEnterCritical+0x54>
	__asm volatile
 800ad16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad1a:	b672      	cpsid	i
 800ad1c:	f383 8811 	msr	BASEPRI, r3
 800ad20:	f3bf 8f6f 	isb	sy
 800ad24:	f3bf 8f4f 	dsb	sy
 800ad28:	b662      	cpsie	i
 800ad2a:	603b      	str	r3, [r7, #0]
}
 800ad2c:	bf00      	nop
 800ad2e:	e7fe      	b.n	800ad2e <vPortEnterCritical+0x52>
	}
}
 800ad30:	bf00      	nop
 800ad32:	370c      	adds	r7, #12
 800ad34:	46bd      	mov	sp, r7
 800ad36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3a:	4770      	bx	lr
 800ad3c:	2000000c 	.word	0x2000000c
 800ad40:	e000ed04 	.word	0xe000ed04

0800ad44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ad44:	b480      	push	{r7}
 800ad46:	b083      	sub	sp, #12
 800ad48:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ad4a:	4b13      	ldr	r3, [pc, #76]	; (800ad98 <vPortExitCritical+0x54>)
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d10c      	bne.n	800ad6c <vPortExitCritical+0x28>
	__asm volatile
 800ad52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad56:	b672      	cpsid	i
 800ad58:	f383 8811 	msr	BASEPRI, r3
 800ad5c:	f3bf 8f6f 	isb	sy
 800ad60:	f3bf 8f4f 	dsb	sy
 800ad64:	b662      	cpsie	i
 800ad66:	607b      	str	r3, [r7, #4]
}
 800ad68:	bf00      	nop
 800ad6a:	e7fe      	b.n	800ad6a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800ad6c:	4b0a      	ldr	r3, [pc, #40]	; (800ad98 <vPortExitCritical+0x54>)
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	3b01      	subs	r3, #1
 800ad72:	4a09      	ldr	r2, [pc, #36]	; (800ad98 <vPortExitCritical+0x54>)
 800ad74:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ad76:	4b08      	ldr	r3, [pc, #32]	; (800ad98 <vPortExitCritical+0x54>)
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d105      	bne.n	800ad8a <vPortExitCritical+0x46>
 800ad7e:	2300      	movs	r3, #0
 800ad80:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ad82:	683b      	ldr	r3, [r7, #0]
 800ad84:	f383 8811 	msr	BASEPRI, r3
}
 800ad88:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ad8a:	bf00      	nop
 800ad8c:	370c      	adds	r7, #12
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad94:	4770      	bx	lr
 800ad96:	bf00      	nop
 800ad98:	2000000c 	.word	0x2000000c
 800ad9c:	00000000 	.word	0x00000000

0800ada0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ada0:	f3ef 8009 	mrs	r0, PSP
 800ada4:	f3bf 8f6f 	isb	sy
 800ada8:	4b15      	ldr	r3, [pc, #84]	; (800ae00 <pxCurrentTCBConst>)
 800adaa:	681a      	ldr	r2, [r3, #0]
 800adac:	f01e 0f10 	tst.w	lr, #16
 800adb0:	bf08      	it	eq
 800adb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800adb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adba:	6010      	str	r0, [r2, #0]
 800adbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800adc0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800adc4:	b672      	cpsid	i
 800adc6:	f380 8811 	msr	BASEPRI, r0
 800adca:	f3bf 8f4f 	dsb	sy
 800adce:	f3bf 8f6f 	isb	sy
 800add2:	b662      	cpsie	i
 800add4:	f7fe ff8e 	bl	8009cf4 <vTaskSwitchContext>
 800add8:	f04f 0000 	mov.w	r0, #0
 800addc:	f380 8811 	msr	BASEPRI, r0
 800ade0:	bc09      	pop	{r0, r3}
 800ade2:	6819      	ldr	r1, [r3, #0]
 800ade4:	6808      	ldr	r0, [r1, #0]
 800ade6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adea:	f01e 0f10 	tst.w	lr, #16
 800adee:	bf08      	it	eq
 800adf0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800adf4:	f380 8809 	msr	PSP, r0
 800adf8:	f3bf 8f6f 	isb	sy
 800adfc:	4770      	bx	lr
 800adfe:	bf00      	nop

0800ae00 <pxCurrentTCBConst>:
 800ae00:	200006e0 	.word	0x200006e0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ae04:	bf00      	nop
 800ae06:	bf00      	nop

0800ae08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	b082      	sub	sp, #8
 800ae0c:	af00      	add	r7, sp, #0
	__asm volatile
 800ae0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae12:	b672      	cpsid	i
 800ae14:	f383 8811 	msr	BASEPRI, r3
 800ae18:	f3bf 8f6f 	isb	sy
 800ae1c:	f3bf 8f4f 	dsb	sy
 800ae20:	b662      	cpsie	i
 800ae22:	607b      	str	r3, [r7, #4]
}
 800ae24:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ae26:	f7fe feab 	bl	8009b80 <xTaskIncrementTick>
 800ae2a:	4603      	mov	r3, r0
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d003      	beq.n	800ae38 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ae30:	4b06      	ldr	r3, [pc, #24]	; (800ae4c <SysTick_Handler+0x44>)
 800ae32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae36:	601a      	str	r2, [r3, #0]
 800ae38:	2300      	movs	r3, #0
 800ae3a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ae3c:	683b      	ldr	r3, [r7, #0]
 800ae3e:	f383 8811 	msr	BASEPRI, r3
}
 800ae42:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ae44:	bf00      	nop
 800ae46:	3708      	adds	r7, #8
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	bd80      	pop	{r7, pc}
 800ae4c:	e000ed04 	.word	0xe000ed04

0800ae50 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ae50:	b480      	push	{r7}
 800ae52:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ae54:	4b0b      	ldr	r3, [pc, #44]	; (800ae84 <vPortSetupTimerInterrupt+0x34>)
 800ae56:	2200      	movs	r2, #0
 800ae58:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ae5a:	4b0b      	ldr	r3, [pc, #44]	; (800ae88 <vPortSetupTimerInterrupt+0x38>)
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ae60:	4b0a      	ldr	r3, [pc, #40]	; (800ae8c <vPortSetupTimerInterrupt+0x3c>)
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	4a0a      	ldr	r2, [pc, #40]	; (800ae90 <vPortSetupTimerInterrupt+0x40>)
 800ae66:	fba2 2303 	umull	r2, r3, r2, r3
 800ae6a:	099b      	lsrs	r3, r3, #6
 800ae6c:	4a09      	ldr	r2, [pc, #36]	; (800ae94 <vPortSetupTimerInterrupt+0x44>)
 800ae6e:	3b01      	subs	r3, #1
 800ae70:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ae72:	4b04      	ldr	r3, [pc, #16]	; (800ae84 <vPortSetupTimerInterrupt+0x34>)
 800ae74:	2207      	movs	r2, #7
 800ae76:	601a      	str	r2, [r3, #0]
}
 800ae78:	bf00      	nop
 800ae7a:	46bd      	mov	sp, r7
 800ae7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae80:	4770      	bx	lr
 800ae82:	bf00      	nop
 800ae84:	e000e010 	.word	0xe000e010
 800ae88:	e000e018 	.word	0xe000e018
 800ae8c:	20000000 	.word	0x20000000
 800ae90:	10624dd3 	.word	0x10624dd3
 800ae94:	e000e014 	.word	0xe000e014

0800ae98 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ae98:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800aea8 <vPortEnableVFP+0x10>
 800ae9c:	6801      	ldr	r1, [r0, #0]
 800ae9e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800aea2:	6001      	str	r1, [r0, #0]
 800aea4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800aea6:	bf00      	nop
 800aea8:	e000ed88 	.word	0xe000ed88

0800aeac <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800aeac:	b480      	push	{r7}
 800aeae:	b085      	sub	sp, #20
 800aeb0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800aeb2:	f3ef 8305 	mrs	r3, IPSR
 800aeb6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	2b0f      	cmp	r3, #15
 800aebc:	d916      	bls.n	800aeec <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800aebe:	4a19      	ldr	r2, [pc, #100]	; (800af24 <vPortValidateInterruptPriority+0x78>)
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	4413      	add	r3, r2
 800aec4:	781b      	ldrb	r3, [r3, #0]
 800aec6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800aec8:	4b17      	ldr	r3, [pc, #92]	; (800af28 <vPortValidateInterruptPriority+0x7c>)
 800aeca:	781b      	ldrb	r3, [r3, #0]
 800aecc:	7afa      	ldrb	r2, [r7, #11]
 800aece:	429a      	cmp	r2, r3
 800aed0:	d20c      	bcs.n	800aeec <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800aed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aed6:	b672      	cpsid	i
 800aed8:	f383 8811 	msr	BASEPRI, r3
 800aedc:	f3bf 8f6f 	isb	sy
 800aee0:	f3bf 8f4f 	dsb	sy
 800aee4:	b662      	cpsie	i
 800aee6:	607b      	str	r3, [r7, #4]
}
 800aee8:	bf00      	nop
 800aeea:	e7fe      	b.n	800aeea <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aeec:	4b0f      	ldr	r3, [pc, #60]	; (800af2c <vPortValidateInterruptPriority+0x80>)
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800aef4:	4b0e      	ldr	r3, [pc, #56]	; (800af30 <vPortValidateInterruptPriority+0x84>)
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	429a      	cmp	r2, r3
 800aefa:	d90c      	bls.n	800af16 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800aefc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af00:	b672      	cpsid	i
 800af02:	f383 8811 	msr	BASEPRI, r3
 800af06:	f3bf 8f6f 	isb	sy
 800af0a:	f3bf 8f4f 	dsb	sy
 800af0e:	b662      	cpsie	i
 800af10:	603b      	str	r3, [r7, #0]
}
 800af12:	bf00      	nop
 800af14:	e7fe      	b.n	800af14 <vPortValidateInterruptPriority+0x68>
	}
 800af16:	bf00      	nop
 800af18:	3714      	adds	r7, #20
 800af1a:	46bd      	mov	sp, r7
 800af1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af20:	4770      	bx	lr
 800af22:	bf00      	nop
 800af24:	e000e3f0 	.word	0xe000e3f0
 800af28:	20000908 	.word	0x20000908
 800af2c:	e000ed0c 	.word	0xe000ed0c
 800af30:	2000090c 	.word	0x2000090c

0800af34 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800af34:	b580      	push	{r7, lr}
 800af36:	b08a      	sub	sp, #40	; 0x28
 800af38:	af00      	add	r7, sp, #0
 800af3a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800af3c:	2300      	movs	r3, #0
 800af3e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800af40:	f7fe fd62 	bl	8009a08 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800af44:	4b5e      	ldr	r3, [pc, #376]	; (800b0c0 <pvPortMalloc+0x18c>)
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d101      	bne.n	800af50 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800af4c:	f000 f920 	bl	800b190 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800af50:	4b5c      	ldr	r3, [pc, #368]	; (800b0c4 <pvPortMalloc+0x190>)
 800af52:	681a      	ldr	r2, [r3, #0]
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	4013      	ands	r3, r2
 800af58:	2b00      	cmp	r3, #0
 800af5a:	f040 8092 	bne.w	800b082 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d01f      	beq.n	800afa4 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800af64:	2208      	movs	r2, #8
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	4413      	add	r3, r2
 800af6a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	f003 0307 	and.w	r3, r3, #7
 800af72:	2b00      	cmp	r3, #0
 800af74:	d016      	beq.n	800afa4 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	f023 0307 	bic.w	r3, r3, #7
 800af7c:	3308      	adds	r3, #8
 800af7e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	f003 0307 	and.w	r3, r3, #7
 800af86:	2b00      	cmp	r3, #0
 800af88:	d00c      	beq.n	800afa4 <pvPortMalloc+0x70>
	__asm volatile
 800af8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af8e:	b672      	cpsid	i
 800af90:	f383 8811 	msr	BASEPRI, r3
 800af94:	f3bf 8f6f 	isb	sy
 800af98:	f3bf 8f4f 	dsb	sy
 800af9c:	b662      	cpsie	i
 800af9e:	617b      	str	r3, [r7, #20]
}
 800afa0:	bf00      	nop
 800afa2:	e7fe      	b.n	800afa2 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d06b      	beq.n	800b082 <pvPortMalloc+0x14e>
 800afaa:	4b47      	ldr	r3, [pc, #284]	; (800b0c8 <pvPortMalloc+0x194>)
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	687a      	ldr	r2, [r7, #4]
 800afb0:	429a      	cmp	r2, r3
 800afb2:	d866      	bhi.n	800b082 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800afb4:	4b45      	ldr	r3, [pc, #276]	; (800b0cc <pvPortMalloc+0x198>)
 800afb6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800afb8:	4b44      	ldr	r3, [pc, #272]	; (800b0cc <pvPortMalloc+0x198>)
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800afbe:	e004      	b.n	800afca <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800afc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afc2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800afc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800afca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afcc:	685b      	ldr	r3, [r3, #4]
 800afce:	687a      	ldr	r2, [r7, #4]
 800afd0:	429a      	cmp	r2, r3
 800afd2:	d903      	bls.n	800afdc <pvPortMalloc+0xa8>
 800afd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d1f1      	bne.n	800afc0 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800afdc:	4b38      	ldr	r3, [pc, #224]	; (800b0c0 <pvPortMalloc+0x18c>)
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800afe2:	429a      	cmp	r2, r3
 800afe4:	d04d      	beq.n	800b082 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800afe6:	6a3b      	ldr	r3, [r7, #32]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	2208      	movs	r2, #8
 800afec:	4413      	add	r3, r2
 800afee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800aff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aff2:	681a      	ldr	r2, [r3, #0]
 800aff4:	6a3b      	ldr	r3, [r7, #32]
 800aff6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800aff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800affa:	685a      	ldr	r2, [r3, #4]
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	1ad2      	subs	r2, r2, r3
 800b000:	2308      	movs	r3, #8
 800b002:	005b      	lsls	r3, r3, #1
 800b004:	429a      	cmp	r2, r3
 800b006:	d921      	bls.n	800b04c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b008:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	4413      	add	r3, r2
 800b00e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b010:	69bb      	ldr	r3, [r7, #24]
 800b012:	f003 0307 	and.w	r3, r3, #7
 800b016:	2b00      	cmp	r3, #0
 800b018:	d00c      	beq.n	800b034 <pvPortMalloc+0x100>
	__asm volatile
 800b01a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b01e:	b672      	cpsid	i
 800b020:	f383 8811 	msr	BASEPRI, r3
 800b024:	f3bf 8f6f 	isb	sy
 800b028:	f3bf 8f4f 	dsb	sy
 800b02c:	b662      	cpsie	i
 800b02e:	613b      	str	r3, [r7, #16]
}
 800b030:	bf00      	nop
 800b032:	e7fe      	b.n	800b032 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b036:	685a      	ldr	r2, [r3, #4]
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	1ad2      	subs	r2, r2, r3
 800b03c:	69bb      	ldr	r3, [r7, #24]
 800b03e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b042:	687a      	ldr	r2, [r7, #4]
 800b044:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b046:	69b8      	ldr	r0, [r7, #24]
 800b048:	f000 f904 	bl	800b254 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b04c:	4b1e      	ldr	r3, [pc, #120]	; (800b0c8 <pvPortMalloc+0x194>)
 800b04e:	681a      	ldr	r2, [r3, #0]
 800b050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b052:	685b      	ldr	r3, [r3, #4]
 800b054:	1ad3      	subs	r3, r2, r3
 800b056:	4a1c      	ldr	r2, [pc, #112]	; (800b0c8 <pvPortMalloc+0x194>)
 800b058:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b05a:	4b1b      	ldr	r3, [pc, #108]	; (800b0c8 <pvPortMalloc+0x194>)
 800b05c:	681a      	ldr	r2, [r3, #0]
 800b05e:	4b1c      	ldr	r3, [pc, #112]	; (800b0d0 <pvPortMalloc+0x19c>)
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	429a      	cmp	r2, r3
 800b064:	d203      	bcs.n	800b06e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b066:	4b18      	ldr	r3, [pc, #96]	; (800b0c8 <pvPortMalloc+0x194>)
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	4a19      	ldr	r2, [pc, #100]	; (800b0d0 <pvPortMalloc+0x19c>)
 800b06c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b06e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b070:	685a      	ldr	r2, [r3, #4]
 800b072:	4b14      	ldr	r3, [pc, #80]	; (800b0c4 <pvPortMalloc+0x190>)
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	431a      	orrs	r2, r3
 800b078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b07a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b07c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b07e:	2200      	movs	r2, #0
 800b080:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b082:	f7fe fccf 	bl	8009a24 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800b086:	69fb      	ldr	r3, [r7, #28]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d101      	bne.n	800b090 <pvPortMalloc+0x15c>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800b08c:	f7f5 fa66 	bl	800055c <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b090:	69fb      	ldr	r3, [r7, #28]
 800b092:	f003 0307 	and.w	r3, r3, #7
 800b096:	2b00      	cmp	r3, #0
 800b098:	d00c      	beq.n	800b0b4 <pvPortMalloc+0x180>
	__asm volatile
 800b09a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b09e:	b672      	cpsid	i
 800b0a0:	f383 8811 	msr	BASEPRI, r3
 800b0a4:	f3bf 8f6f 	isb	sy
 800b0a8:	f3bf 8f4f 	dsb	sy
 800b0ac:	b662      	cpsie	i
 800b0ae:	60fb      	str	r3, [r7, #12]
}
 800b0b0:	bf00      	nop
 800b0b2:	e7fe      	b.n	800b0b2 <pvPortMalloc+0x17e>
	return pvReturn;
 800b0b4:	69fb      	ldr	r3, [r7, #28]
}
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	3728      	adds	r7, #40	; 0x28
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	bd80      	pop	{r7, pc}
 800b0be:	bf00      	nop
 800b0c0:	20008918 	.word	0x20008918
 800b0c4:	20008924 	.word	0x20008924
 800b0c8:	2000891c 	.word	0x2000891c
 800b0cc:	20008910 	.word	0x20008910
 800b0d0:	20008920 	.word	0x20008920

0800b0d4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	b086      	sub	sp, #24
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d04c      	beq.n	800b180 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b0e6:	2308      	movs	r3, #8
 800b0e8:	425b      	negs	r3, r3
 800b0ea:	697a      	ldr	r2, [r7, #20]
 800b0ec:	4413      	add	r3, r2
 800b0ee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b0f0:	697b      	ldr	r3, [r7, #20]
 800b0f2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b0f4:	693b      	ldr	r3, [r7, #16]
 800b0f6:	685a      	ldr	r2, [r3, #4]
 800b0f8:	4b23      	ldr	r3, [pc, #140]	; (800b188 <vPortFree+0xb4>)
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	4013      	ands	r3, r2
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d10c      	bne.n	800b11c <vPortFree+0x48>
	__asm volatile
 800b102:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b106:	b672      	cpsid	i
 800b108:	f383 8811 	msr	BASEPRI, r3
 800b10c:	f3bf 8f6f 	isb	sy
 800b110:	f3bf 8f4f 	dsb	sy
 800b114:	b662      	cpsie	i
 800b116:	60fb      	str	r3, [r7, #12]
}
 800b118:	bf00      	nop
 800b11a:	e7fe      	b.n	800b11a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b11c:	693b      	ldr	r3, [r7, #16]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d00c      	beq.n	800b13e <vPortFree+0x6a>
	__asm volatile
 800b124:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b128:	b672      	cpsid	i
 800b12a:	f383 8811 	msr	BASEPRI, r3
 800b12e:	f3bf 8f6f 	isb	sy
 800b132:	f3bf 8f4f 	dsb	sy
 800b136:	b662      	cpsie	i
 800b138:	60bb      	str	r3, [r7, #8]
}
 800b13a:	bf00      	nop
 800b13c:	e7fe      	b.n	800b13c <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b13e:	693b      	ldr	r3, [r7, #16]
 800b140:	685a      	ldr	r2, [r3, #4]
 800b142:	4b11      	ldr	r3, [pc, #68]	; (800b188 <vPortFree+0xb4>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	4013      	ands	r3, r2
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d019      	beq.n	800b180 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b14c:	693b      	ldr	r3, [r7, #16]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d115      	bne.n	800b180 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b154:	693b      	ldr	r3, [r7, #16]
 800b156:	685a      	ldr	r2, [r3, #4]
 800b158:	4b0b      	ldr	r3, [pc, #44]	; (800b188 <vPortFree+0xb4>)
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	43db      	mvns	r3, r3
 800b15e:	401a      	ands	r2, r3
 800b160:	693b      	ldr	r3, [r7, #16]
 800b162:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b164:	f7fe fc50 	bl	8009a08 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b168:	693b      	ldr	r3, [r7, #16]
 800b16a:	685a      	ldr	r2, [r3, #4]
 800b16c:	4b07      	ldr	r3, [pc, #28]	; (800b18c <vPortFree+0xb8>)
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	4413      	add	r3, r2
 800b172:	4a06      	ldr	r2, [pc, #24]	; (800b18c <vPortFree+0xb8>)
 800b174:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b176:	6938      	ldr	r0, [r7, #16]
 800b178:	f000 f86c 	bl	800b254 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800b17c:	f7fe fc52 	bl	8009a24 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b180:	bf00      	nop
 800b182:	3718      	adds	r7, #24
 800b184:	46bd      	mov	sp, r7
 800b186:	bd80      	pop	{r7, pc}
 800b188:	20008924 	.word	0x20008924
 800b18c:	2000891c 	.word	0x2000891c

0800b190 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b190:	b480      	push	{r7}
 800b192:	b085      	sub	sp, #20
 800b194:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b196:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b19a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b19c:	4b27      	ldr	r3, [pc, #156]	; (800b23c <prvHeapInit+0xac>)
 800b19e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	f003 0307 	and.w	r3, r3, #7
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d00c      	beq.n	800b1c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	3307      	adds	r3, #7
 800b1ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	f023 0307 	bic.w	r3, r3, #7
 800b1b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b1b8:	68ba      	ldr	r2, [r7, #8]
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	1ad3      	subs	r3, r2, r3
 800b1be:	4a1f      	ldr	r2, [pc, #124]	; (800b23c <prvHeapInit+0xac>)
 800b1c0:	4413      	add	r3, r2
 800b1c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b1c8:	4a1d      	ldr	r2, [pc, #116]	; (800b240 <prvHeapInit+0xb0>)
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b1ce:	4b1c      	ldr	r3, [pc, #112]	; (800b240 <prvHeapInit+0xb0>)
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	68ba      	ldr	r2, [r7, #8]
 800b1d8:	4413      	add	r3, r2
 800b1da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b1dc:	2208      	movs	r2, #8
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	1a9b      	subs	r3, r3, r2
 800b1e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	f023 0307 	bic.w	r3, r3, #7
 800b1ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	4a15      	ldr	r2, [pc, #84]	; (800b244 <prvHeapInit+0xb4>)
 800b1f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b1f2:	4b14      	ldr	r3, [pc, #80]	; (800b244 <prvHeapInit+0xb4>)
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	2200      	movs	r2, #0
 800b1f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b1fa:	4b12      	ldr	r3, [pc, #72]	; (800b244 <prvHeapInit+0xb4>)
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	2200      	movs	r2, #0
 800b200:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	68fa      	ldr	r2, [r7, #12]
 800b20a:	1ad2      	subs	r2, r2, r3
 800b20c:	683b      	ldr	r3, [r7, #0]
 800b20e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b210:	4b0c      	ldr	r3, [pc, #48]	; (800b244 <prvHeapInit+0xb4>)
 800b212:	681a      	ldr	r2, [r3, #0]
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	685b      	ldr	r3, [r3, #4]
 800b21c:	4a0a      	ldr	r2, [pc, #40]	; (800b248 <prvHeapInit+0xb8>)
 800b21e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b220:	683b      	ldr	r3, [r7, #0]
 800b222:	685b      	ldr	r3, [r3, #4]
 800b224:	4a09      	ldr	r2, [pc, #36]	; (800b24c <prvHeapInit+0xbc>)
 800b226:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b228:	4b09      	ldr	r3, [pc, #36]	; (800b250 <prvHeapInit+0xc0>)
 800b22a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b22e:	601a      	str	r2, [r3, #0]
}
 800b230:	bf00      	nop
 800b232:	3714      	adds	r7, #20
 800b234:	46bd      	mov	sp, r7
 800b236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23a:	4770      	bx	lr
 800b23c:	20000910 	.word	0x20000910
 800b240:	20008910 	.word	0x20008910
 800b244:	20008918 	.word	0x20008918
 800b248:	20008920 	.word	0x20008920
 800b24c:	2000891c 	.word	0x2000891c
 800b250:	20008924 	.word	0x20008924

0800b254 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b254:	b480      	push	{r7}
 800b256:	b085      	sub	sp, #20
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b25c:	4b28      	ldr	r3, [pc, #160]	; (800b300 <prvInsertBlockIntoFreeList+0xac>)
 800b25e:	60fb      	str	r3, [r7, #12]
 800b260:	e002      	b.n	800b268 <prvInsertBlockIntoFreeList+0x14>
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	60fb      	str	r3, [r7, #12]
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	687a      	ldr	r2, [r7, #4]
 800b26e:	429a      	cmp	r2, r3
 800b270:	d8f7      	bhi.n	800b262 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	685b      	ldr	r3, [r3, #4]
 800b27a:	68ba      	ldr	r2, [r7, #8]
 800b27c:	4413      	add	r3, r2
 800b27e:	687a      	ldr	r2, [r7, #4]
 800b280:	429a      	cmp	r2, r3
 800b282:	d108      	bne.n	800b296 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	685a      	ldr	r2, [r3, #4]
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	685b      	ldr	r3, [r3, #4]
 800b28c:	441a      	add	r2, r3
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	685b      	ldr	r3, [r3, #4]
 800b29e:	68ba      	ldr	r2, [r7, #8]
 800b2a0:	441a      	add	r2, r3
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	429a      	cmp	r2, r3
 800b2a8:	d118      	bne.n	800b2dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	681a      	ldr	r2, [r3, #0]
 800b2ae:	4b15      	ldr	r3, [pc, #84]	; (800b304 <prvInsertBlockIntoFreeList+0xb0>)
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	429a      	cmp	r2, r3
 800b2b4:	d00d      	beq.n	800b2d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	685a      	ldr	r2, [r3, #4]
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	685b      	ldr	r3, [r3, #4]
 800b2c0:	441a      	add	r2, r3
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	681a      	ldr	r2, [r3, #0]
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	601a      	str	r2, [r3, #0]
 800b2d0:	e008      	b.n	800b2e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b2d2:	4b0c      	ldr	r3, [pc, #48]	; (800b304 <prvInsertBlockIntoFreeList+0xb0>)
 800b2d4:	681a      	ldr	r2, [r3, #0]
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	601a      	str	r2, [r3, #0]
 800b2da:	e003      	b.n	800b2e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	681a      	ldr	r2, [r3, #0]
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b2e4:	68fa      	ldr	r2, [r7, #12]
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	429a      	cmp	r2, r3
 800b2ea:	d002      	beq.n	800b2f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	687a      	ldr	r2, [r7, #4]
 800b2f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b2f2:	bf00      	nop
 800b2f4:	3714      	adds	r7, #20
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fc:	4770      	bx	lr
 800b2fe:	bf00      	nop
 800b300:	20008910 	.word	0x20008910
 800b304:	20008918 	.word	0x20008918

0800b308 <__libc_init_array>:
 800b308:	b570      	push	{r4, r5, r6, lr}
 800b30a:	4d0d      	ldr	r5, [pc, #52]	; (800b340 <__libc_init_array+0x38>)
 800b30c:	4c0d      	ldr	r4, [pc, #52]	; (800b344 <__libc_init_array+0x3c>)
 800b30e:	1b64      	subs	r4, r4, r5
 800b310:	10a4      	asrs	r4, r4, #2
 800b312:	2600      	movs	r6, #0
 800b314:	42a6      	cmp	r6, r4
 800b316:	d109      	bne.n	800b32c <__libc_init_array+0x24>
 800b318:	4d0b      	ldr	r5, [pc, #44]	; (800b348 <__libc_init_array+0x40>)
 800b31a:	4c0c      	ldr	r4, [pc, #48]	; (800b34c <__libc_init_array+0x44>)
 800b31c:	f000 f82e 	bl	800b37c <_init>
 800b320:	1b64      	subs	r4, r4, r5
 800b322:	10a4      	asrs	r4, r4, #2
 800b324:	2600      	movs	r6, #0
 800b326:	42a6      	cmp	r6, r4
 800b328:	d105      	bne.n	800b336 <__libc_init_array+0x2e>
 800b32a:	bd70      	pop	{r4, r5, r6, pc}
 800b32c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b330:	4798      	blx	r3
 800b332:	3601      	adds	r6, #1
 800b334:	e7ee      	b.n	800b314 <__libc_init_array+0xc>
 800b336:	f855 3b04 	ldr.w	r3, [r5], #4
 800b33a:	4798      	blx	r3
 800b33c:	3601      	adds	r6, #1
 800b33e:	e7f2      	b.n	800b326 <__libc_init_array+0x1e>
 800b340:	0800b414 	.word	0x0800b414
 800b344:	0800b414 	.word	0x0800b414
 800b348:	0800b414 	.word	0x0800b414
 800b34c:	0800b418 	.word	0x0800b418

0800b350 <memcpy>:
 800b350:	440a      	add	r2, r1
 800b352:	4291      	cmp	r1, r2
 800b354:	f100 33ff 	add.w	r3, r0, #4294967295
 800b358:	d100      	bne.n	800b35c <memcpy+0xc>
 800b35a:	4770      	bx	lr
 800b35c:	b510      	push	{r4, lr}
 800b35e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b362:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b366:	4291      	cmp	r1, r2
 800b368:	d1f9      	bne.n	800b35e <memcpy+0xe>
 800b36a:	bd10      	pop	{r4, pc}

0800b36c <memset>:
 800b36c:	4402      	add	r2, r0
 800b36e:	4603      	mov	r3, r0
 800b370:	4293      	cmp	r3, r2
 800b372:	d100      	bne.n	800b376 <memset+0xa>
 800b374:	4770      	bx	lr
 800b376:	f803 1b01 	strb.w	r1, [r3], #1
 800b37a:	e7f9      	b.n	800b370 <memset+0x4>

0800b37c <_init>:
 800b37c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b37e:	bf00      	nop
 800b380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b382:	bc08      	pop	{r3}
 800b384:	469e      	mov	lr, r3
 800b386:	4770      	bx	lr

0800b388 <_fini>:
 800b388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b38a:	bf00      	nop
 800b38c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b38e:	bc08      	pop	{r3}
 800b390:	469e      	mov	lr, r3
 800b392:	4770      	bx	lr
