

================================================================
== Vitis HLS Report for 'updateReplyHandler'
================================================================
* Date:           Tue Jul 19 06:12:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  0.988 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %s_axis_session_upd_rsp_V, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln220 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:220]   --->   Operation 8 'specpipeline' 'specpipeline_ln220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i160P128A, i160 %s_axis_session_upd_rsp_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 9 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %tmp_i, void %updateReplyHandler.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:229]   --->   Operation 10 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s_axis_session_upd_rsp_V_read = read i160 @_ssdm_op_Read.axis.volatile.i160P128A, i160 %s_axis_session_upd_rsp_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 11 'read' 's_axis_session_upd_rsp_V_read' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%upReply_op = trunc i160 %s_axis_session_upd_rsp_V_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 12 'trunc' 'upReply_op' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln232 = icmp_eq  i32 %upReply_op, i32 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:232]   --->   Operation 13 'icmp' 'icmp_ln232' <Predicate = (tmp_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln232 = br i1 %icmp_ln232, void %updateReplyHandler.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:232]   --->   Operation 14 'br' 'br_ln232' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 15 [1/1] (0.98ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %slc_sessionInsert_rsp, i160 %s_axis_session_upd_rsp_V_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 15 'write' 'write_ln174' <Predicate = (tmp_i & icmp_ln232)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 4> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln235 = br void %updateReplyHandler.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:235]   --->   Operation 16 'br' 'br_ln235' <Predicate = (tmp_i & icmp_ln232)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 17 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 0.859ns
The critical path consists of the following:
	axis read on port 's_axis_session_upd_rsp_V' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [13]  (0 ns)
	'icmp' operation ('icmp_ln232', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:232) [15]  (0.859 ns)

 <State 2>: 0.988ns
The critical path consists of the following:
	fifo write on port 'slc_sessionInsert_rsp' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [18]  (0.988 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
