{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698887659609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698887659613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 22:14:19 2023 " "Processing started: Wed Nov 01 22:14:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698887659613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887659613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off up_and_down_counter -c up_and_down_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off up_and_down_counter -c up_and_down_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887659613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698887659820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698887659820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_and_down_counter_box.bdf 1 1 " "Found 1 design units, including 1 entities, in source file up_and_down_counter_box.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 up_and_down_counter_box " "Found entity 1: up_and_down_counter_box" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887667058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887667058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_and_down_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file up_and_down_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 up_and_down_counter " "Found entity 1: up_and_down_counter" {  } { { "up_and_down_counter.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887667060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887667060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_filter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digital_filter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 digital_filter " "Found entity 1: digital_filter" {  } { { "digital_filter.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/digital_filter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887667062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887667062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file state_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 state_output " "Found entity 1: state_output" {  } { { "state_output.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/state_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887667064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887667064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comb_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comb_output " "Found entity 1: comb_output" {  } { { "comb_output.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/comb_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887667066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887667066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a_out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_out " "Found entity 1: a_out" {  } { { "a_out.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/a_out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887667068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887667068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b_out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b_out " "Found entity 1: b_out" {  } { { "b_out.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/b_out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887667069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887667069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file c_out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 c_out " "Found entity 1: c_out" {  } { { "c_out.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/c_out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887667071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887667071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d_out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d_out " "Found entity 1: d_out" {  } { { "d_out.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/d_out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887667073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887667073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preup.bdf 1 1 " "Found 1 design units, including 1 entities, in source file preup.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PREup " "Found entity 1: PREup" {  } { { "PREup.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/PREup.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887667073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887667073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "predown.bdf 1 1 " "Found 1 design units, including 1 entities, in source file predown.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PREdown " "Found entity 1: PREdown" {  } { { "PREdown.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/PREdown.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887667075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887667075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clrup.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clrup.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLRup " "Found entity 1: CLRup" {  } { { "CLRup.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/CLRup.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887667075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887667075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clrdown.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clrdown.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLRdown " "Found entity 1: CLRdown" {  } { { "CLRdown.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/CLRdown.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887667076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887667076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "up_and_down_counter " "Elaborating entity \"up_and_down_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698887667091 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decod_bcd_box.bdf 1 1 " "Using design file decod_bcd_box.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decod_bcd_box " "Found entity 1: decod_bcd_box" {  } { { "decod_bcd_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/decod_bcd_box.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887667097 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698887667097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_bcd_box decod_bcd_box:inst2 " "Elaborating entity \"decod_bcd_box\" for hierarchy \"decod_bcd_box:inst2\"" {  } { { "up_and_down_counter.bdf" "inst2" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { { 248 784 880 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887667097 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_barrado.bdf 1 1 " "Using design file output_barrado.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 output_barrado " "Found entity 1: output_barrado" {  } { { "output_barrado.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/output_barrado.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887667102 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698887667102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_barrado decod_bcd_box:inst2\|output_barrado:inst1 " "Elaborating entity \"output_barrado\" for hierarchy \"decod_bcd_box:inst2\|output_barrado:inst1\"" {  } { { "decod_bcd_box.bdf" "inst1" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/decod_bcd_box.bdf" { { 208 752 888 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887667102 ""}
{ "Warning" "WSGN_SEARCH_FILE" "barra_maior_que_dez.bdf 1 1 " "Using design file barra_maior_que_dez.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 barra_maior_que_dez " "Found entity 1: barra_maior_que_dez" {  } { { "barra_maior_que_dez.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/barra_maior_que_dez.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887667108 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698887667108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barra_maior_que_dez decod_bcd_box:inst2\|barra_maior_que_dez:inst10 " "Elaborating entity \"barra_maior_que_dez\" for hierarchy \"decod_bcd_box:inst2\|barra_maior_que_dez:inst10\"" {  } { { "decod_bcd_box.bdf" "inst10" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/decod_bcd_box.bdf" { { 64 416 512 160 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887667108 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_box.bdf 1 1 " "Using design file bcd_box.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_box " "Found entity 1: bcd_box" {  } { { "bcd_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/bcd_box.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887667113 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698887667113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_box decod_bcd_box:inst2\|bcd_box:inst " "Elaborating entity \"bcd_box\" for hierarchy \"decod_bcd_box:inst2\|bcd_box:inst\"" {  } { { "decod_bcd_box.bdf" "inst" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/decod_bcd_box.bdf" { { 224 408 504 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887667113 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "bcd_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/bcd_box.bdf" { { 232 288 336 264 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1698887667113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_output comb_output:inst " "Elaborating entity \"comb_output\" for hierarchy \"comb_output:inst\"" {  } { { "up_and_down_counter.bdf" "inst" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { { 248 640 736 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887667114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_out comb_output:inst\|a_out:inst " "Elaborating entity \"a_out\" for hierarchy \"comb_output:inst\|a_out:inst\"" {  } { { "comb_output.bdf" "inst" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/comb_output.bdf" { { -32 616 712 96 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887667117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b_out comb_output:inst\|b_out:inst2 " "Elaborating entity \"b_out\" for hierarchy \"comb_output:inst\|b_out:inst2\"" {  } { { "comb_output.bdf" "inst2" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/comb_output.bdf" { { 120 616 712 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887667120 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst8 " "Primitive \"NOT\" of instance \"inst8\" not used" {  } { { "b_out.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/b_out.bdf" { { 352 496 544 384 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1698887667121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_out comb_output:inst\|c_out:inst9 " "Elaborating entity \"c_out\" for hierarchy \"comb_output:inst\|c_out:inst9\"" {  } { { "comb_output.bdf" "inst9" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/comb_output.bdf" { { 280 616 712 408 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887667124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_out comb_output:inst\|d_out:inst10 " "Elaborating entity \"d_out\" for hierarchy \"comb_output:inst\|d_out:inst10\"" {  } { { "comb_output.bdf" "inst10" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/comb_output.bdf" { { 440 616 712 568 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887667127 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst8 " "Primitive \"NOT\" of instance \"inst8\" not used" {  } { { "d_out.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/d_out.bdf" { { 368 368 416 400 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1698887667128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_and_down_counter_box up_and_down_counter_box:inst4 " "Elaborating entity \"up_and_down_counter_box\" for hierarchy \"up_and_down_counter_box:inst4\"" {  } { { "up_and_down_counter.bdf" "inst4" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { { 248 432 584 376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887667132 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst50 " "Primitive \"NOT\" of instance \"inst50\" not used" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -88 -544 -496 -56 "inst50" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1698887667133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PREup up_and_down_counter_box:inst4\|PREup:inst14 " "Elaborating entity \"PREup\" for hierarchy \"up_and_down_counter_box:inst4\|PREup:inst14\"" {  } { { "up_and_down_counter_box.bdf" "inst14" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -368 -560 -448 -272 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887667134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PREdown up_and_down_counter_box:inst4\|PREdown:inst1 " "Elaborating entity \"PREdown\" for hierarchy \"up_and_down_counter_box:inst4\|PREdown:inst1\"" {  } { { "up_and_down_counter_box.bdf" "inst1" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 624 -464 -336 720 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887667134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLRdown up_and_down_counter_box:inst4\|CLRdown:inst2 " "Elaborating entity \"CLRdown\" for hierarchy \"up_and_down_counter_box:inst4\|CLRdown:inst2\"" {  } { { "up_and_down_counter_box.bdf" "inst2" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 512 -464 -336 608 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887667136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLRup up_and_down_counter_box:inst4\|CLRup:inst7 " "Elaborating entity \"CLRup\" for hierarchy \"up_and_down_counter_box:inst4\|CLRup:inst7\"" {  } { { "up_and_down_counter_box.bdf" "inst7" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -256 -560 -448 -160 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887667136 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst5 up_and_down_counter_box:inst4\|inst5~_emulated up_and_down_counter_box:inst4\|inst5~1 " "Register \"up_and_down_counter_box:inst4\|inst5\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst5~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst5~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 -184 -120 72 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698887667417 "|up_and_down_counter|up_and_down_counter_box:inst4|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst6 up_and_down_counter_box:inst4\|inst6~_emulated up_and_down_counter_box:inst4\|inst6~1 " "Register \"up_and_down_counter_box:inst4\|inst6\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst6~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst6~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 -16 48 72 "inst6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698887667417 "|up_and_down_counter|up_and_down_counter_box:inst4|inst6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst8 up_and_down_counter_box:inst4\|inst8~_emulated up_and_down_counter_box:inst4\|inst8~1 " "Register \"up_and_down_counter_box:inst4\|inst8\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst8~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst8~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 168 232 72 "inst8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698887667417 "|up_and_down_counter|up_and_down_counter_box:inst4|inst8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst3 up_and_down_counter_box:inst4\|inst3~_emulated up_and_down_counter_box:inst4\|inst3~1 " "Register \"up_and_down_counter_box:inst4\|inst3\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst3~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst3~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 -408 -344 72 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698887667417 "|up_and_down_counter|up_and_down_counter_box:inst4|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst11 up_and_down_counter_box:inst4\|inst11~_emulated up_and_down_counter_box:inst4\|inst11~1 " "Register \"up_and_down_counter_box:inst4\|inst11\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst11~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst11~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 -184 -120 304 "inst11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698887667417 "|up_and_down_counter|up_and_down_counter_box:inst4|inst11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst12 up_and_down_counter_box:inst4\|inst12~_emulated up_and_down_counter_box:inst4\|inst12~1 " "Register \"up_and_down_counter_box:inst4\|inst12\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst12~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst12~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 -16 48 304 "inst12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698887667417 "|up_and_down_counter|up_and_down_counter_box:inst4|inst12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst13 up_and_down_counter_box:inst4\|inst13~_emulated up_and_down_counter_box:inst4\|inst13~1 " "Register \"up_and_down_counter_box:inst4\|inst13\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst13~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst13~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 168 232 304 "inst13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698887667417 "|up_and_down_counter|up_and_down_counter_box:inst4|inst13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst99 up_and_down_counter_box:inst4\|inst99~_emulated up_and_down_counter_box:inst4\|inst99~1 " "Register \"up_and_down_counter_box:inst4\|inst99\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst99~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst99~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 -408 -344 304 "inst99" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698887667417 "|up_and_down_counter|up_and_down_counter_box:inst4|inst99"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1698887667417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698887667486 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698887667848 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887667848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698887667868 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698887667868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698887667868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698887667868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698887667885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 22:14:27 2023 " "Processing ended: Wed Nov 01 22:14:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698887667885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698887667885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698887667885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887667885 ""}
