Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun 22 20:00:41 2021
| Host         : DESKTOP-CDDJBQR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file controlador_pwm_wrapper_control_sets_placed.rpt
| Design       : controlador_pwm_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              25 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-----------------------------------------+------------------+------------------+----------------+
|                     Clock Signal                    |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-----------------------------------------+------------------+------------------+----------------+
|  clk_IBUF                                           |                                         |                  |                1 |              1 |
|  controlador_pwm_i/cont_preescalado_0/U0/clk_250Khz | controlador_pwm_i/mod_m_counter_0/U0/CE | reset_IBUF       |                2 |              8 |
|  clk_IBUF                                           |                                         | reset_IBUF       |                3 |             12 |
|  controlador_pwm_i/cont_preescalado_0/U0/clk_250Khz |                                         | reset_IBUF       |                4 |             13 |
+-----------------------------------------------------+-----------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 8      |                     1 |
| 12     |                     1 |
| 13     |                     1 |
+--------+-----------------------+


