// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_ip_encode_top_insert_ip_checksum_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dataStreamBuffer1_dout,
        dataStreamBuffer1_empty_n,
        dataStreamBuffer1_read,
        checksumFifo_dout,
        checksumFifo_empty_n,
        checksumFifo_read,
        dataStreamBuffer2_din,
        dataStreamBuffer2_full_n,
        dataStreamBuffer2_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    ap_const_lv16_0 = 16'd0;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [576:0] dataStreamBuffer1_dout;
input   dataStreamBuffer1_empty_n;
output   dataStreamBuffer1_read;
input  [15:0] checksumFifo_dout;
input   checksumFifo_empty_n;
output   checksumFifo_read;
output  [576:0] dataStreamBuffer2_din;
input   dataStreamBuffer2_full_n;
output   dataStreamBuffer2_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dataStreamBuffer1_read;
reg checksumFifo_read;
reg[576:0] dataStreamBuffer2_din;
reg dataStreamBuffer2_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] grp_nbreadreq_fu_66_p3;
reg    ap_predicate_op20_read_state1;
wire   [0:0] tmp_2_i_nbreadreq_fu_80_p3;
reg    ap_predicate_op29_read_state1;
reg    ap_predicate_op32_read_state1;
reg    ap_predicate_op45_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [1:0] wordCount_V_load_reg_225;
reg   [0:0] tmp_1_i_reg_229;
reg    ap_predicate_op52_write_state2;
reg   [0:0] tmp_i_reg_233;
reg   [0:0] tmp_2_i_reg_237;
reg    ap_predicate_op55_write_state2;
reg   [0:0] tmp_i_53_reg_251;
reg    ap_predicate_op57_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [1:0] wordCount_V;
reg    dataStreamBuffer1_blk_n;
wire    ap_block_pp0_stage0;
reg    checksumFifo_blk_n;
reg    dataStreamBuffer2_blk_n;
reg   [576:0] reg_109;
reg    ap_block_pp0_stage0_11001;
wire   [511:0] p_Result_33_fu_174_p5;
reg   [511:0] p_Result_33_reg_241;
reg   [64:0] tmp_reg_246;
wire   [1:0] select_ln117_fu_118_p3;
wire   [1:0] select_ln100_cast_i_fu_202_p1;
wire   [0:0] grp_fu_101_p3;
reg    ap_block_pp0_stage0_01001;
wire   [576:0] p_s_fu_218_p3;
wire   [7:0] p_Result_i_fu_136_p4;
wire   [15:0] p_Result_s_fu_146_p5;
wire   [7:0] trunc_ln674_fu_158_p1;
wire   [511:0] tmp_data_V_fu_132_p1;
wire   [15:0] p_Result_32_fu_162_p5;
wire   [0:0] xor_ln100_fu_196_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_288;
reg    ap_condition_286;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 wordCount_V = 2'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_286)) begin
        if ((1'b1 == ap_condition_288)) begin
            wordCount_V <= 2'd0;
        end else if (((tmp_2_i_nbreadreq_fu_80_p3 == 1'd1) & (wordCount_V == 2'd0))) begin
            wordCount_V <= select_ln100_cast_i_fu_202_p1;
        end else if ((wordCount_V == 2'd1)) begin
            wordCount_V <= select_ln117_fu_118_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_i_nbreadreq_fu_80_p3 == 1'd1) & (grp_nbreadreq_fu_66_p3 == 1'd1) & (wordCount_V == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_33_reg_241 <= p_Result_33_fu_174_p5;
        tmp_reg_246 <= {{dataStreamBuffer1_dout[576:512]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_op45_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op20_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_109 <= dataStreamBuffer1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((wordCount_V == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1_i_reg_229 <= grp_nbreadreq_fu_66_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_66_p3 == 1'd1) & (wordCount_V == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2_i_reg_237 <= tmp_2_i_nbreadreq_fu_80_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(wordCount_V == 2'd0) & ~(wordCount_V == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_53_reg_251 <= grp_nbreadreq_fu_66_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((wordCount_V == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_233 <= grp_nbreadreq_fu_66_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        wordCount_V_load_reg_225 <= wordCount_V;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op32_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        checksumFifo_blk_n = checksumFifo_empty_n;
    end else begin
        checksumFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op32_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        checksumFifo_read = 1'b1;
    end else begin
        checksumFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_done_reg == 1'b0) & (ap_predicate_op45_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op29_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op20_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        dataStreamBuffer1_blk_n = dataStreamBuffer1_empty_n;
    end else begin
        dataStreamBuffer1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op45_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op29_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op20_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        dataStreamBuffer1_read = 1'b1;
    end else begin
        dataStreamBuffer1_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op55_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op52_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op57_write_state2 == 1'b1)))) begin
        dataStreamBuffer2_blk_n = dataStreamBuffer2_full_n;
    end else begin
        dataStreamBuffer2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op55_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        dataStreamBuffer2_din = p_s_fu_218_p3;
    end else if ((((ap_predicate_op52_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op57_write_state2 == 1'b1)))) begin
        dataStreamBuffer2_din = reg_109;
    end else begin
        dataStreamBuffer2_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op55_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op52_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op57_write_state2 == 1'b1)))) begin
        dataStreamBuffer2_write = 1'b1;
    end else begin
        dataStreamBuffer2_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op45_read_state1 == 1'b1) & (dataStreamBuffer1_empty_n == 1'b0)) | ((ap_predicate_op32_read_state1 == 1'b1) & (checksumFifo_empty_n == 1'b0)) | ((ap_predicate_op29_read_state1 == 1'b1) & (dataStreamBuffer1_empty_n == 1'b0)) | ((ap_predicate_op20_read_state1 == 1'b1) & (dataStreamBuffer1_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op55_write_state2 == 1'b1) & (dataStreamBuffer2_full_n == 1'b0)) | ((ap_predicate_op52_write_state2 == 1'b1) & (dataStreamBuffer2_full_n == 1'b0)) | ((dataStreamBuffer2_full_n == 1'b0) & (ap_predicate_op57_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op45_read_state1 == 1'b1) & (dataStreamBuffer1_empty_n == 1'b0)) | ((ap_predicate_op32_read_state1 == 1'b1) & (checksumFifo_empty_n == 1'b0)) | ((ap_predicate_op29_read_state1 == 1'b1) & (dataStreamBuffer1_empty_n == 1'b0)) | ((ap_predicate_op20_read_state1 == 1'b1) & (dataStreamBuffer1_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op55_write_state2 == 1'b1) & (dataStreamBuffer2_full_n == 1'b0)) | ((ap_predicate_op52_write_state2 == 1'b1) & (dataStreamBuffer2_full_n == 1'b0)) | ((dataStreamBuffer2_full_n == 1'b0) & (ap_predicate_op57_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op45_read_state1 == 1'b1) & (dataStreamBuffer1_empty_n == 1'b0)) | ((ap_predicate_op32_read_state1 == 1'b1) & (checksumFifo_empty_n == 1'b0)) | ((ap_predicate_op29_read_state1 == 1'b1) & (dataStreamBuffer1_empty_n == 1'b0)) | ((ap_predicate_op20_read_state1 == 1'b1) & (dataStreamBuffer1_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op55_write_state2 == 1'b1) & (dataStreamBuffer2_full_n == 1'b0)) | ((ap_predicate_op52_write_state2 == 1'b1) & (dataStreamBuffer2_full_n == 1'b0)) | ((dataStreamBuffer2_full_n == 1'b0) & (ap_predicate_op57_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op45_read_state1 == 1'b1) & (dataStreamBuffer1_empty_n == 1'b0)) | ((ap_predicate_op32_read_state1 == 1'b1) & (checksumFifo_empty_n == 1'b0)) | ((ap_predicate_op29_read_state1 == 1'b1) & (dataStreamBuffer1_empty_n == 1'b0)) | ((ap_predicate_op20_read_state1 == 1'b1) & (dataStreamBuffer1_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op55_write_state2 == 1'b1) & (dataStreamBuffer2_full_n == 1'b0)) | ((ap_predicate_op52_write_state2 == 1'b1) & (dataStreamBuffer2_full_n == 1'b0)) | ((dataStreamBuffer2_full_n == 1'b0) & (ap_predicate_op57_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_286 = ((grp_nbreadreq_fu_66_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_288 = (~(wordCount_V == 2'd0) & ~(wordCount_V == 2'd1) & (grp_fu_101_p3 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op20_read_state1 = ((grp_nbreadreq_fu_66_p3 == 1'd1) & (wordCount_V == 2'd1));
end

always @ (*) begin
    ap_predicate_op29_read_state1 = ((tmp_2_i_nbreadreq_fu_80_p3 == 1'd1) & (grp_nbreadreq_fu_66_p3 == 1'd1) & (wordCount_V == 2'd0));
end

always @ (*) begin
    ap_predicate_op32_read_state1 = ((tmp_2_i_nbreadreq_fu_80_p3 == 1'd1) & (grp_nbreadreq_fu_66_p3 == 1'd1) & (wordCount_V == 2'd0));
end

always @ (*) begin
    ap_predicate_op45_read_state1 = (~(wordCount_V == 2'd0) & ~(wordCount_V == 2'd1) & (grp_nbreadreq_fu_66_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op52_write_state2 = ((tmp_1_i_reg_229 == 1'd1) & (wordCount_V_load_reg_225 == 2'd1));
end

always @ (*) begin
    ap_predicate_op55_write_state2 = ((tmp_2_i_reg_237 == 1'd1) & (tmp_i_reg_233 == 1'd1) & (wordCount_V_load_reg_225 == 2'd0));
end

always @ (*) begin
    ap_predicate_op57_write_state2 = (~(wordCount_V_load_reg_225 == 2'd0) & ~(wordCount_V_load_reg_225 == 2'd1) & (tmp_i_53_reg_251 == 1'd1));
end

assign grp_fu_101_p3 = dataStreamBuffer1_dout[32'd576];

assign grp_nbreadreq_fu_66_p3 = dataStreamBuffer1_empty_n;

assign p_Result_32_fu_162_p5 = {{trunc_ln674_fu_158_p1}, {p_Result_s_fu_146_p5[7:0]}};

assign p_Result_33_fu_174_p5 = {{tmp_data_V_fu_132_p1[511:96]}, {p_Result_32_fu_162_p5}, {tmp_data_V_fu_132_p1[79:0]}};

assign p_Result_i_fu_136_p4 = {{checksumFifo_dout[15:8]}};

assign p_Result_s_fu_146_p5 = {{ap_const_lv16_0[15:8]}, {p_Result_i_fu_136_p4}};

assign p_s_fu_218_p3 = {{tmp_reg_246}, {p_Result_33_reg_241}};

assign select_ln100_cast_i_fu_202_p1 = xor_ln100_fu_196_p2;

assign select_ln117_fu_118_p3 = ((grp_fu_101_p3[0:0] == 1'b1) ? 2'd0 : 2'd2);

assign tmp_2_i_nbreadreq_fu_80_p3 = checksumFifo_empty_n;

assign tmp_data_V_fu_132_p1 = dataStreamBuffer1_dout[511:0];

assign trunc_ln674_fu_158_p1 = checksumFifo_dout[7:0];

assign xor_ln100_fu_196_p2 = (grp_fu_101_p3 ^ 1'd1);

endmodule //mac_ip_encode_top_insert_ip_checksum_512_s
