
GccBoardProject1.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00007074  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80009200  80009200  00009600  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000988  80009400  80009400  00009800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         00000524  00000008  80009d88  0000a408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .balign       00000004  0000052c  8000a2ac  0000a92c  2**0
                  ALLOC
  8 .bss          000002e8  00000530  00000530  00000000  2**2
                  ALLOC
  9 .heap         000027e8  00000818  00000818  00000000  2**0
                  ALLOC
 10 .comment      00000030  00000000  00000000  0000a92c  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 00000d98  00000000  00000000  0000a960  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 000019ec  00000000  00000000  0000b6f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   00028259  00000000  00000000  0000d0e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00005859  00000000  00000000  0003533d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000ebec  00000000  00000000  0003ab96  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002058  00000000  00000000  00049784  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005403  00000000  00000000  0004b7dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    0000a690  00000000  00000000  00050bdf  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 0079716a  00000000  00000000  0005b26f  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  00003000  00003000  00000000  2**0
                  ALLOC
 21 .debug_ranges 00000fd8  00000000  00000000  007f23d9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:
80002000:	fe cf f2 dc 	sub	pc,pc,-3364

Disassembly of section .text:

80002004 <twim_master_interrupt_handler>:
80002004:	4a e8       	lddpc	r8,800020bc <twim_master_interrupt_handler+0xb8>
80002006:	70 08       	ld.w	r8,r8[0x0]
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
80002008:	70 79       	ld.w	r9,r8[0x1c]
8000200a:	4a ea       	lddpc	r10,800020c0 <twim_master_interrupt_handler+0xbc>
8000200c:	74 0a       	ld.w	r10,r10[0x0]
8000200e:	f5 e9 00 09 	and	r9,r10,r9
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
80002012:	12 9a       	mov	r10,r9
80002014:	e2 1a 07 00 	andl	r10,0x700,COH
80002018:	c1 40       	breq	80002040 <twim_master_interrupt_handler+0x3c>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
8000201a:	e2 19 03 00 	andl	r9,0x300,COH
8000201e:	f9 b9 01 fc 	movne	r9,-4
80002022:	f9 b9 00 fe 	moveq	r9,-2
80002026:	4a 8a       	lddpc	r10,800020c4 <twim_master_interrupt_handler+0xc0>
80002028:	95 09       	st.w	r10[0x0],r9
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
8000202a:	70 3a       	ld.w	r10,r8[0xc]
8000202c:	30 09       	mov	r9,0
8000202e:	f5 d9 d1 e1 	bfins	r10,r9,0xf,0x1
80002032:	91 3a       	st.w	r8[0xc],r10
		twim_inst->scr = ~0UL;
80002034:	3f fa       	mov	r10,-1
80002036:	91 ba       	st.w	r8[0x2c],r10
		twim_inst->idr = ~0UL;
80002038:	91 9a       	st.w	r8[0x24],r10
		twim_next = false;
8000203a:	4a 48       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
8000203c:	b0 89       	st.b	r8[0x0],r9
8000203e:	d6 03       	rete
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
80002040:	f5 d9 c0 01 	bfextu	r10,r9,0x0,0x1
80002044:	c1 30       	breq	8000206a <twim_master_interrupt_handler+0x66>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
80002046:	4a 2a       	lddpc	r10,800020cc <twim_master_interrupt_handler+0xc8>
80002048:	70 5b       	ld.w	r11,r8[0x14]
8000204a:	74 09       	ld.w	r9,r10[0x0]
8000204c:	12 cb       	st.b	r9++,r11
		twim_rx_data++;
8000204e:	95 09       	st.w	r10[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
80002050:	4a 09       	lddpc	r9,800020d0 <twim_master_interrupt_handler+0xcc>
80002052:	72 0a       	ld.w	r10,r9[0x0]
80002054:	20 1a       	sub	r10,1
80002056:	93 0a       	st.w	r9[0x0],r10
		// receive complete
		if (twim_rx_nb_bytes == 0) {
80002058:	72 09       	ld.w	r9,r9[0x0]
8000205a:	58 09       	cp.w	r9,0
8000205c:	c2 f1       	brne	800020ba <twim_master_interrupt_handler+0xb6>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
8000205e:	30 19       	mov	r9,1
80002060:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80002062:	30 09       	mov	r9,0
80002064:	49 98       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
80002066:	b0 89       	st.b	r8[0x0],r9
80002068:	d6 03       	rete
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
8000206a:	e2 19 00 02 	andl	r9,0x2,COH
8000206e:	c2 60       	breq	800020ba <twim_master_interrupt_handler+0xb6>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
80002070:	49 99       	lddpc	r9,800020d4 <twim_master_interrupt_handler+0xd0>
80002072:	72 09       	ld.w	r9,r9[0x0]
80002074:	58 09       	cp.w	r9,0
80002076:	c0 71       	brne	80002084 <twim_master_interrupt_handler+0x80>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
80002078:	30 29       	mov	r9,2
8000207a:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
8000207c:	30 09       	mov	r9,0
8000207e:	49 38       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
80002080:	b0 89       	st.b	r8[0x0],r9
80002082:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
80002084:	49 5a       	lddpc	r10,800020d8 <twim_master_interrupt_handler+0xd4>
80002086:	74 09       	ld.w	r9,r10[0x0]
80002088:	13 3b       	ld.ub	r11,r9++
8000208a:	91 6b       	st.w	r8[0x18],r11
8000208c:	95 09       	st.w	r10[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
8000208e:	49 28       	lddpc	r8,800020d4 <twim_master_interrupt_handler+0xd0>
80002090:	70 09       	ld.w	r9,r8[0x0]
80002092:	20 19       	sub	r9,1
80002094:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
80002096:	70 08       	ld.w	r8,r8[0x0]
80002098:	58 08       	cp.w	r8,0
8000209a:	c1 01       	brne	800020ba <twim_master_interrupt_handler+0xb6>
				// Check for next transfer
				if(twim_next) {
8000209c:	48 b8       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
8000209e:	11 88       	ld.ub	r8,r8[0x0]
800020a0:	58 08       	cp.w	r8,0
800020a2:	c0 c0       	breq	800020ba <twim_master_interrupt_handler+0xb6>
					twim_next = false;
800020a4:	30 09       	mov	r9,0
800020a6:	48 98       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
800020a8:	b0 89       	st.b	r8[0x0],r9
					twim_tx_nb_bytes = twim_package->length;
800020aa:	48 d8       	lddpc	r8,800020dc <twim_master_interrupt_handler+0xd8>
800020ac:	70 08       	ld.w	r8,r8[0x0]
800020ae:	70 3a       	ld.w	r10,r8[0xc]
800020b0:	48 99       	lddpc	r9,800020d4 <twim_master_interrupt_handler+0xd0>
800020b2:	93 0a       	st.w	r9[0x0],r10
					twim_tx_data = twim_package->buffer;
800020b4:	70 29       	ld.w	r9,r8[0x8]
800020b6:	48 98       	lddpc	r8,800020d8 <twim_master_interrupt_handler+0xd4>
800020b8:	91 09       	st.w	r8[0x0],r9
800020ba:	d6 03       	rete
800020bc:	00 00       	add	r0,r0
800020be:	05 30       	ld.ub	r0,r2++
800020c0:	00 00       	add	r0,r0
800020c2:	05 44       	ld.w	r4,--r2
800020c4:	00 00       	add	r0,r0
800020c6:	05 3c       	ld.ub	r12,r2++
800020c8:	00 00       	add	r0,r0
800020ca:	05 48       	ld.w	r8,--r2
800020cc:	00 00       	add	r0,r0
800020ce:	05 34       	ld.ub	r4,r2++
800020d0:	00 00       	add	r0,r0
800020d2:	05 38       	ld.ub	r8,r2++
800020d4:	00 00       	add	r0,r0
800020d6:	05 50       	ld.sh	r0,--r2
800020d8:	00 00       	add	r0,r0
800020da:	05 40       	ld.w	r0,--r2
800020dc:	00 00       	add	r0,r0
800020de:	05 4c       	ld.w	r12,--r2

800020e0 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
800020e0:	eb cd 40 80 	pushm	r7,lr
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
800020e4:	f4 0b 0d 0a 	divu	r10,r10,r11
800020e8:	f4 08 16 01 	lsr	r8,r10,0x1
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
800020ec:	e0 48 00 ff 	cp.w	r8,255
800020f0:	e0 8b 00 04 	brhi	800020f8 <twim_set_speed+0x18>
800020f4:	30 09       	mov	r9,0
800020f6:	c1 a8       	rjmp	8000212a <twim_set_speed+0x4a>
800020f8:	30 09       	mov	r9,0
800020fa:	30 77       	mov	r7,7
800020fc:	30 0e       	mov	lr,0
		// increase clock divider
		cwgr_exp++;
800020fe:	2f f9       	sub	r9,-1
80002100:	5c 59       	castu.b	r9
		// divide f_prescaled value
		f_prescaled /= 2;
80002102:	a1 98       	lsr	r8,0x1
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80002104:	e0 48 00 ff 	cp.w	r8,255
80002108:	5f bb       	srhi	r11
8000210a:	ee 09 18 00 	cp.b	r9,r7
8000210e:	5f 8a       	srls	r10
80002110:	f7 ea 00 0a 	and	r10,r11,r10
80002114:	fc 0a 18 00 	cp.b	r10,lr
80002118:	cf 31       	brne	800020fe <twim_set_speed+0x1e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
8000211a:	30 7a       	mov	r10,7
8000211c:	f4 09 18 00 	cp.b	r9,r10
80002120:	e0 88 00 05 	brls	8000212a <twim_set_speed+0x4a>
80002124:	3f 8c       	mov	r12,-8
80002126:	e3 cd 80 80 	ldm	sp++,r7,pc
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
8000212a:	f0 0a 16 01 	lsr	r10,r8,0x1
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
8000212e:	f5 e8 11 0b 	or	r11,r10,r8<<0x10
80002132:	14 18       	sub	r8,r10
80002134:	f7 e8 10 88 	or	r8,r11,r8<<0x8
80002138:	f1 e9 11 c9 	or	r9,r8,r9<<0x1c
8000213c:	99 19       	st.w	r12[0x4],r9
8000213e:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80002142:	d7 03       	nop

80002144 <twim_status>:
/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
	uint32_t status = twim_inst->sr;
80002144:	48 38       	lddpc	r8,80002150 <twim_status+0xc>
80002146:	70 08       	ld.w	r8,r8[0x0]
80002148:	70 7c       	ld.w	r12,r8[0x1c]
		) {
		return 1;
	} else {
		return 0;
	}
}
8000214a:	f9 dc c0 81 	bfextu	r12,r12,0x4,0x1
8000214e:	5e fc       	retal	r12
80002150:	00 00       	add	r0,r0
80002152:	05 30       	ld.ub	r0,r2++

80002154 <twim_disable_interrupt>:
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002154:	e1 b8 00 00 	mfsr	r8,0x0
	if (global_interrupt_enabled) {
80002158:	e6 18 00 01 	andh	r8,0x1,COH
8000215c:	c0 21       	brne	80002160 <twim_disable_interrupt+0xc>
		cpu_irq_disable ();
8000215e:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80002160:	3f f8       	mov	r8,-1
80002162:	99 98       	st.w	r12[0x24],r8
	// Clear the status flags
	twim->scr = ~0UL;
80002164:	99 b8       	st.w	r12[0x2c],r8
}
80002166:	5e fc       	retal	r12

80002168 <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
80002168:	eb cd 40 fc 	pushm	r2-r7,lr
8000216c:	16 94       	mov	r4,r11
8000216e:	14 97       	mov	r7,r10
80002170:	12 93       	mov	r3,r9
80002172:	10 92       	mov	r2,r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002174:	30 15       	mov	r5,1
80002176:	99 05       	st.w	r12[0x0],r5
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002178:	e0 68 00 80 	mov	r8,128
8000217c:	99 08       	st.w	r12[0x0],r8
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
8000217e:	30 28       	mov	r8,2
80002180:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80002182:	49 d6       	lddpc	r6,800021f4 <twim_write+0x8c>
80002184:	8d 0c       	st.w	r6[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80002186:	f0 1f 00 1d 	mcall	800021f8 <twim_write+0x90>
	// get a pointer to applicative data
	twim_tx_data = buffer;
8000218a:	49 d8       	lddpc	r8,800021fc <twim_write+0x94>
8000218c:	91 04       	st.w	r8[0x0],r4
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
8000218e:	49 d8       	lddpc	r8,80002200 <twim_write+0x98>
80002190:	91 07       	st.w	r8[0x0],r7
	// Set next transfer to false
	twim_next = false;
80002192:	30 09       	mov	r9,0
80002194:	49 c8       	lddpc	r8,80002204 <twim_write+0x9c>
80002196:	b0 89       	st.b	r8[0x0],r9
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80002198:	49 c9       	lddpc	r9,80002208 <twim_write+0xa0>
8000219a:	30 08       	mov	r8,0
8000219c:	93 08       	st.w	r9[0x0],r8
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
8000219e:	6c 08       	ld.w	r8,r6[0x0]
800021a0:	b1 67       	lsl	r7,0x10
800021a2:	e8 17 e0 00 	orl	r7,0xe000
800021a6:	ef e3 10 13 	or	r3,r7,r3<<0x1
800021aa:	e7 e2 10 b2 	or	r2,r3,r2<<0xb
800021ae:	91 32       	st.w	r8[0xc],r2
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
800021b0:	49 7a       	lddpc	r10,8000220c <twim_write+0xa4>
800021b2:	e0 6b 03 02 	mov	r11,770
800021b6:	95 0b       	st.w	r10[0x0],r11
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800021b8:	74 0a       	ld.w	r10,r10[0x0]
800021ba:	91 8a       	st.w	r8[0x20],r10
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800021bc:	91 05       	st.w	r8[0x0],r5
	// Enable all interrupts
	cpu_irq_enable ();
800021be:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021c0:	72 08       	ld.w	r8,r9[0x0]
800021c2:	58 08       	cp.w	r8,0
800021c4:	c0 80       	breq	800021d4 <twim_write+0x6c>
800021c6:	c0 b8       	rjmp	800021dc <twim_write+0x74>
		cpu_relax();
800021c8:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021cc:	6e 08       	ld.w	r8,r7[0x0]
800021ce:	58 08       	cp.w	r8,0
800021d0:	c0 30       	breq	800021d6 <twim_write+0x6e>
800021d2:	c0 58       	rjmp	800021dc <twim_write+0x74>
800021d4:	48 d7       	lddpc	r7,80002208 <twim_write+0xa0>
800021d6:	f0 1f 00 0f 	mcall	80002210 <twim_write+0xa8>
800021da:	cf 70       	breq	800021c8 <twim_write+0x60>
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021dc:	48 b8       	lddpc	r8,80002208 <twim_write+0xa0>
800021de:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021e0:	5b c8       	cp.w	r8,-4
800021e2:	c0 70       	breq	800021f0 <twim_write+0x88>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021e4:	48 98       	lddpc	r8,80002208 <twim_write+0xa0>
800021e6:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021e8:	5b e8       	cp.w	r8,-2
800021ea:	c0 30       	breq	800021f0 <twim_write+0x88>
800021ec:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800021f0:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
800021f4:	00 00       	add	r0,r0
800021f6:	05 30       	ld.ub	r0,r2++
800021f8:	80 00       	ld.sh	r0,r0[0x0]
800021fa:	21 54       	sub	r4,21
800021fc:	00 00       	add	r0,r0
800021fe:	05 40       	ld.w	r0,--r2
80002200:	00 00       	add	r0,r0
80002202:	05 50       	ld.sh	r0,--r2
80002204:	00 00       	add	r0,r0
80002206:	05 48       	ld.w	r8,--r2
80002208:	00 00       	add	r0,r0
8000220a:	05 3c       	ld.ub	r12,r2++
8000220c:	00 00       	add	r0,r0
8000220e:	05 44       	ld.w	r4,--r2
80002210:	80 00       	ld.sh	r0,r0[0x0]
80002212:	21 44       	sub	r4,20

80002214 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80002214:	d4 01       	pushm	lr
80002216:	20 1d       	sub	sp,4
	uint8_t data[1] = { 0 };
80002218:	30 08       	mov	r8,0
8000221a:	ba 88       	st.b	sp[0x0],r8
	return (twim_write (twim,data,0,chip_addr,0));
8000221c:	30 08       	mov	r8,0
8000221e:	16 99       	mov	r9,r11
80002220:	10 9a       	mov	r10,r8
80002222:	1a 9b       	mov	r11,sp
80002224:	f0 1f 00 02 	mcall	8000222c <twim_probe+0x18>
}
80002228:	2f fd       	sub	sp,-4
8000222a:	d8 02       	popm	pc
8000222c:	80 00       	ld.sh	r0,r0[0x0]
8000222e:	21 68       	sub	r8,22

80002230 <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
80002230:	eb cd 40 c0 	pushm	r6-r7,lr
80002234:	18 96       	mov	r6,r12
80002236:	16 97       	mov	r7,r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80002238:	30 28       	mov	r8,2
8000223a:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
8000223c:	4b 78       	lddpc	r8,80002318 <twim_read_packet+0xe8>
8000223e:	91 0c       	st.w	r8[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80002240:	f0 1f 00 37 	mcall	8000231c <twim_read_packet+0xec>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
80002244:	6e 29       	ld.w	r9,r7[0x8]
80002246:	4b 78       	lddpc	r8,80002320 <twim_read_packet+0xf0>
80002248:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
8000224a:	6e 39       	ld.w	r9,r7[0xc]
8000224c:	4b 68       	lddpc	r8,80002324 <twim_read_packet+0xf4>
8000224e:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
80002250:	30 08       	mov	r8,0
80002252:	4b 6a       	lddpc	r10,80002328 <twim_read_packet+0xf8>
80002254:	b4 88       	st.b	r10[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80002256:	30 0b       	mov	r11,0
80002258:	4b 5a       	lddpc	r10,8000232c <twim_read_packet+0xfc>
8000225a:	95 0b       	st.w	r10[0x0],r11
	//check if internal address access is performed
	if (package->addr_length) {
8000225c:	0f fa       	ld.ub	r10,r7[0x7]
8000225e:	f0 0a 18 00 	cp.b	r10,r8
80002262:	c2 50       	breq	800022ac <twim_read_packet+0x7c>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
80002264:	4a d8       	lddpc	r8,80002318 <twim_read_packet+0xe8>
80002266:	70 08       	ld.w	r8,r8[0x0]
80002268:	30 19       	mov	r9,1
8000226a:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
8000226c:	e0 69 00 80 	mov	r9,128
80002270:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
80002272:	30 29       	mov	r9,2
80002274:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
80002276:	ee ca ff fc 	sub	r10,r7,-4
8000227a:	4a e9       	lddpc	r9,80002330 <twim_read_packet+0x100>
8000227c:	93 0a       	st.w	r9[0x0],r10
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
8000227e:	0f f9       	ld.ub	r9,r7[0x7]
80002280:	4a da       	lddpc	r10,80002334 <twim_read_packet+0x104>
80002282:	95 09       	st.w	r10[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
80002284:	e0 6b 07 03 	mov	r11,1795
80002288:	4a ca       	lddpc	r10,80002338 <twim_read_packet+0x108>
8000228a:	95 0b       	st.w	r10[0x0],r11
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
8000228c:	6e 0a       	ld.w	r10,r7[0x0]
8000228e:	a1 7a       	lsl	r10,0x1
80002290:	e8 1a a0 00 	orl	r10,0xa000
80002294:	f5 e9 11 09 	or	r9,r10,r9<<0x10
80002298:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
8000229a:	6e 0a       	ld.w	r10,r7[0x0]
8000229c:	6e 39       	ld.w	r9,r7[0xc]
8000229e:	b1 69       	lsl	r9,0x10
800022a0:	f3 ea 10 19 	or	r9,r9,r10<<0x1
800022a4:	e8 19 e0 01 	orl	r9,0xe001
800022a8:	91 49       	st.w	r8[0x10],r9
800022aa:	c1 18       	rjmp	800022cc <twim_read_packet+0x9c>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
800022ac:	30 0a       	mov	r10,0
800022ae:	4a 28       	lddpc	r8,80002334 <twim_read_packet+0x104>
800022b0:	91 0a       	st.w	r8[0x0],r10
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
800022b2:	e0 6a 07 01 	mov	r10,1793
800022b6:	4a 18       	lddpc	r8,80002338 <twim_read_packet+0x108>
800022b8:	91 0a       	st.w	r8[0x0],r10
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800022ba:	49 88       	lddpc	r8,80002318 <twim_read_packet+0xe8>
800022bc:	70 08       	ld.w	r8,r8[0x0]
800022be:	6e 0a       	ld.w	r10,r7[0x0]
800022c0:	b1 69       	lsl	r9,0x10
800022c2:	f3 ea 10 19 	or	r9,r9,r10<<0x1
800022c6:	e8 19 e0 01 	orl	r9,0xe001
800022ca:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800022cc:	49 38       	lddpc	r8,80002318 <twim_read_packet+0xe8>
800022ce:	70 08       	ld.w	r8,r8[0x0]
800022d0:	49 a9       	lddpc	r9,80002338 <twim_read_packet+0x108>
800022d2:	72 09       	ld.w	r9,r9[0x0]
800022d4:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
800022d6:	30 18       	mov	r8,1
800022d8:	8d 08       	st.w	r6[0x0],r8
	// Enable all interrupts
	cpu_irq_enable ();
800022da:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800022dc:	49 48       	lddpc	r8,8000232c <twim_read_packet+0xfc>
800022de:	70 08       	ld.w	r8,r8[0x0]
800022e0:	58 08       	cp.w	r8,0
800022e2:	c0 80       	breq	800022f2 <twim_read_packet+0xc2>
800022e4:	c0 b8       	rjmp	800022fa <twim_read_packet+0xca>
		cpu_relax();
800022e6:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800022ea:	6e 08       	ld.w	r8,r7[0x0]
800022ec:	58 08       	cp.w	r8,0
800022ee:	c0 30       	breq	800022f4 <twim_read_packet+0xc4>
800022f0:	c0 58       	rjmp	800022fa <twim_read_packet+0xca>
800022f2:	48 f7       	lddpc	r7,8000232c <twim_read_packet+0xfc>
800022f4:	f0 1f 00 12 	mcall	8000233c <twim_read_packet+0x10c>
800022f8:	cf 70       	breq	800022e6 <twim_read_packet+0xb6>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800022fa:	30 28       	mov	r8,2
800022fc:	8d 08       	st.w	r6[0x0],r8
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800022fe:	48 c8       	lddpc	r8,8000232c <twim_read_packet+0xfc>
80002300:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
80002302:	5b c8       	cp.w	r8,-4
80002304:	c0 70       	breq	80002312 <twim_read_packet+0xe2>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80002306:	48 a8       	lddpc	r8,8000232c <twim_read_packet+0xfc>
80002308:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
8000230a:	5b e8       	cp.w	r8,-2
8000230c:	c0 30       	breq	80002312 <twim_read_packet+0xe2>
8000230e:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
80002312:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
80002316:	00 00       	add	r0,r0
80002318:	00 00       	add	r0,r0
8000231a:	05 30       	ld.ub	r0,r2++
8000231c:	80 00       	ld.sh	r0,r0[0x0]
8000231e:	21 54       	sub	r4,21
80002320:	00 00       	add	r0,r0
80002322:	05 34       	ld.ub	r4,r2++
80002324:	00 00       	add	r0,r0
80002326:	05 38       	ld.ub	r8,r2++
80002328:	00 00       	add	r0,r0
8000232a:	05 48       	ld.w	r8,--r2
8000232c:	00 00       	add	r0,r0
8000232e:	05 3c       	ld.ub	r12,r2++
80002330:	00 00       	add	r0,r0
80002332:	05 40       	ld.w	r0,--r2
80002334:	00 00       	add	r0,r0
80002336:	05 50       	ld.sh	r0,--r2
80002338:	00 00       	add	r0,r0
8000233a:	05 44       	ld.w	r4,--r2
8000233c:	80 00       	ld.sh	r0,r0[0x0]
8000233e:	21 44       	sub	r4,20

80002340 <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
80002340:	eb cd 40 e0 	pushm	r5-r7,lr
80002344:	18 97       	mov	r7,r12
80002346:	16 95       	mov	r5,r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002348:	e1 b8 00 00 	mfsr	r8,0x0
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000234c:	30 0a       	mov	r10,0
8000234e:	4a 69       	lddpc	r9,800023e4 <twim_master_init+0xa4>
80002350:	93 0a       	st.w	r9[0x0],r10
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80002352:	e6 18 00 01 	andh	r8,0x1,COH
80002356:	c0 b1       	brne	8000236c <twim_master_init+0x2c>
		cpu_irq_disable ();
80002358:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
8000235a:	3f f8       	mov	r8,-1
8000235c:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
8000235e:	30 18       	mov	r8,1
80002360:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002362:	e0 68 00 80 	mov	r8,128
80002366:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
80002368:	d5 03       	csrf	0x10
8000236a:	c0 88       	rjmp	8000237a <twim_master_init+0x3a>
	transfer_status = TWI_SUCCESS;
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
		cpu_irq_disable ();
	}
	twim->idr = ~0UL;
8000236c:	3f f8       	mov	r8,-1
8000236e:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002370:	30 18       	mov	r8,1
80002372:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002374:	e0 68 00 80 	mov	r8,128
80002378:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
	}
	// Clear SR
	twim->scr = ~0UL;
8000237a:	3f f8       	mov	r8,-1
8000237c:	8f b8       	st.w	r7[0x2c],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000237e:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80002382:	d3 03       	ssrf	0x10

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
	irq_register_handler(twim_master_interrupt_handler,
80002384:	30 1a       	mov	r10,1
80002386:	e0 6b 02 80 	mov	r11,640
8000238a:	49 8c       	lddpc	r12,800023e8 <twim_master_init+0xa8>
8000238c:	f0 1f 00 18 	mcall	800023ec <twim_master_init+0xac>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002390:	e6 16 00 01 	andh	r6,0x1,COH
80002394:	c0 21       	brne	80002398 <twim_master_init+0x58>
      cpu_irq_enable();
80002396:	d5 03       	csrf	0x10
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);

	if (opt->smbus) {
80002398:	eb 39 00 0c 	ld.ub	r9,r5[12]
8000239c:	30 08       	mov	r8,0
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
8000239e:	f0 09 18 00 	cp.b	r9,r8
800023a2:	f9 b8 01 10 	movne	r8,16
800023a6:	ef f8 1a 00 	st.wne	r7[0x0],r8
		twim->smbtr = (uint32_t) -1;
800023aa:	f9 b8 01 ff 	movne	r8,-1
800023ae:	ef f8 1a 02 	st.wne	r7[0x8],r8
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
800023b2:	6a 0a       	ld.w	r10,r5[0x0]
800023b4:	6a 1b       	ld.w	r11,r5[0x4]
800023b6:	0e 9c       	mov	r12,r7
800023b8:	f0 1f 00 0e 	mcall	800023f0 <twim_master_init+0xb0>
800023bc:	5b 8c       	cp.w	r12,-8
800023be:	c1 00       	breq	800023de <twim_master_init+0x9e>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
800023c0:	6a 2b       	ld.w	r11,r5[0x8]
800023c2:	0e 9c       	mov	r12,r7
800023c4:	f0 1f 00 0c 	mcall	800023f4 <twim_master_init+0xb4>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800023c8:	48 78       	lddpc	r8,800023e4 <twim_master_init+0xa4>
800023ca:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800023cc:	5b c8       	cp.w	r8,-4
800023ce:	c0 70       	breq	800023dc <twim_master_init+0x9c>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800023d0:	48 58       	lddpc	r8,800023e4 <twim_master_init+0xa4>
800023d2:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800023d4:	5b e8       	cp.w	r8,-2
800023d6:	c0 30       	breq	800023dc <twim_master_init+0x9c>
800023d8:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800023dc:	3f fc       	mov	r12,-1
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
	}
	return STATUS_OK;
}
800023de:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800023e2:	00 00       	add	r0,r0
800023e4:	00 00       	add	r0,r0
800023e6:	05 3c       	ld.ub	r12,r2++
800023e8:	80 00       	ld.sh	r0,r0[0x0]
800023ea:	20 04       	sub	r4,0
800023ec:	80 00       	ld.sh	r0,r0[0x0]
800023ee:	26 b0       	sub	r0,107
800023f0:	80 00       	ld.sh	r0,r0[0x0]
800023f2:	20 e0       	sub	r0,14
800023f4:	80 00       	ld.sh	r0,r0[0x0]
800023f6:	22 14       	sub	r4,33

800023f8 <eic_init>:
#include "eic.h"



void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
800023f8:	eb cd 40 e0 	pushm	r5-r7,lr
	int i;
	for (i = 0; i < nb_lines; i++)
800023fc:	58 0a       	cp.w	r10,0
800023fe:	c6 30       	breq	800024c4 <eic_init+0xcc>
80002400:	30 08       	mov	r8,0
80002402:	10 97       	mov	r7,r8
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002404:	30 19       	mov	r9,1
80002406:	30 1e       	mov	lr,1
80002408:	f0 08 00 18 	add	r8,r8,r8<<0x1
8000240c:	f6 08 00 18 	add	r8,r11,r8<<0x1
80002410:	11 96       	ld.ub	r6,r8[0x1]
80002412:	f2 06 18 00 	cp.b	r6,r9
80002416:	c0 71       	brne	80002424 <eic_init+0x2c>
			? (eic->mode | (1 << opt[i].eic_line))
80002418:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
8000241a:	11 86       	ld.ub	r6,r8[0x0]
8000241c:	fc 06 09 46 	lsl	r6,lr,r6
80002420:	0a 46       	or	r6,r5
80002422:	c0 78       	rjmp	80002430 <eic_init+0x38>
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
80002424:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002426:	11 86       	ld.ub	r6,r8[0x0]
80002428:	fc 06 09 46 	lsl	r6,lr,r6
8000242c:	5c d6       	com	r6
8000242e:	0a 66       	and	r6,r5
80002430:	99 56       	st.w	r12[0x14],r6
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002432:	11 a6       	ld.ub	r6,r8[0x2]
80002434:	f2 06 18 00 	cp.b	r6,r9
80002438:	c0 71       	brne	80002446 <eic_init+0x4e>
			? (eic->edge | (1 << opt[i].eic_line))
8000243a:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
8000243c:	11 86       	ld.ub	r6,r8[0x0]
8000243e:	fc 06 09 46 	lsl	r6,lr,r6
80002442:	0a 46       	or	r6,r5
80002444:	c0 78       	rjmp	80002452 <eic_init+0x5a>
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
80002446:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002448:	11 86       	ld.ub	r6,r8[0x0]
8000244a:	fc 06 09 46 	lsl	r6,lr,r6
8000244e:	5c d6       	com	r6
80002450:	0a 66       	and	r6,r5
80002452:	99 66       	st.w	r12[0x18],r6
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
80002454:	11 b6       	ld.ub	r6,r8[0x3]
80002456:	f2 06 18 00 	cp.b	r6,r9
8000245a:	c0 71       	brne	80002468 <eic_init+0x70>
			? (eic->level | (1 << opt[i].eic_line))
8000245c:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000245e:	11 86       	ld.ub	r6,r8[0x0]
80002460:	fc 06 09 46 	lsl	r6,lr,r6
80002464:	0a 46       	or	r6,r5
80002466:	c0 78       	rjmp	80002474 <eic_init+0x7c>
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
80002468:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000246a:	11 86       	ld.ub	r6,r8[0x0]
8000246c:	fc 06 09 46 	lsl	r6,lr,r6
80002470:	5c d6       	com	r6
80002472:	0a 66       	and	r6,r5
80002474:	99 76       	st.w	r12[0x1c],r6
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002476:	11 c6       	ld.ub	r6,r8[0x4]
80002478:	f2 06 18 00 	cp.b	r6,r9
8000247c:	c0 71       	brne	8000248a <eic_init+0x92>
			? (eic->filter | (1 << opt[i].eic_line))
8000247e:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002480:	11 86       	ld.ub	r6,r8[0x0]
80002482:	fc 06 09 46 	lsl	r6,lr,r6
80002486:	0a 46       	or	r6,r5
80002488:	c0 78       	rjmp	80002496 <eic_init+0x9e>
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
8000248a:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
8000248c:	11 86       	ld.ub	r6,r8[0x0]
8000248e:	fc 06 09 46 	lsl	r6,lr,r6
80002492:	5c d6       	com	r6
80002494:	0a 66       	and	r6,r5
80002496:	99 86       	st.w	r12[0x20],r6
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
80002498:	11 d6       	ld.ub	r6,r8[0x5]
8000249a:	f2 06 18 00 	cp.b	r6,r9
8000249e:	c0 71       	brne	800024ac <eic_init+0xb4>
			? (eic->async | (1 << opt[i].eic_line))
800024a0:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800024a2:	11 88       	ld.ub	r8,r8[0x0]
800024a4:	fc 08 09 48 	lsl	r8,lr,r8
800024a8:	0c 48       	or	r8,r6
800024aa:	c0 78       	rjmp	800024b8 <eic_init+0xc0>
			? (eic->async | (1 << opt[i].eic_line))
			: (eic->async & ~(1 << opt[i].eic_line));
800024ac:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800024ae:	11 88       	ld.ub	r8,r8[0x0]
800024b0:	fc 08 09 48 	lsl	r8,lr,r8
800024b4:	5c d8       	com	r8
800024b6:	0c 68       	and	r8,r6
800024b8:	99 a8       	st.w	r12[0x28],r8


void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
	int i;
	for (i = 0; i < nb_lines; i++)
800024ba:	2f f7       	sub	r7,-1
800024bc:	0e 98       	mov	r8,r7
800024be:	0e 3a       	cp.w	r10,r7
800024c0:	fe 9b ff a4 	brhi	80002408 <eic_init+0x10>
800024c4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800024c8 <eic_enable_line>:
}

void eic_enable_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->en = 1 << line_number;
800024c8:	30 18       	mov	r8,1
800024ca:	f0 0b 09 48 	lsl	r8,r8,r11
800024ce:	99 c8       	st.w	r12[0x30],r8
}
800024d0:	5e fc       	retal	r12

800024d2 <eic_enable_interrupt_line>:
}

void eic_enable_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->ier = 1 << line_number;
800024d2:	30 18       	mov	r8,1
800024d4:	f0 0b 09 48 	lsl	r8,r8,r11
800024d8:	99 08       	st.w	r12[0x0],r8
}
800024da:	5e fc       	retal	r12

800024dc <eic_clear_interrupt_line>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800024dc:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800024e0:	d3 03       	ssrf	0x10

void eic_clear_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	eic->icr = 1 << line_number;
800024e2:	30 19       	mov	r9,1
800024e4:	f2 0b 09 4b 	lsl	r11,r9,r11
800024e8:	99 4b       	st.w	r12[0x10],r11
	eic->isr;
800024ea:	78 39       	ld.w	r9,r12[0xc]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800024ec:	e6 18 00 01 	andh	r8,0x1,COH
800024f0:	c0 21       	brne	800024f4 <eic_clear_interrupt_line+0x18>
      cpu_irq_enable();
800024f2:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
800024f4:	5e fc       	retal	r12
800024f6:	d7 03       	nop

800024f8 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800024f8:	f8 08 16 05 	lsr	r8,r12,0x5
800024fc:	a9 78       	lsl	r8,0x9
800024fe:	e0 28 d4 00 	sub	r8,54272

	/* Enable the correct function. */
	switch (function) {
80002502:	58 7b       	cp.w	r11,7
80002504:	e0 8b 00 05 	brhi	8000250e <gpio_enable_module_pin+0x16>
80002508:	4a 09       	lddpc	r9,80002588 <gpio_enable_module_pin+0x90>
8000250a:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
8000250e:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002510:	30 19       	mov	r9,1
80002512:	f2 0c 09 49 	lsl	r9,r9,r12
80002516:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002518:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000251a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000251c:	c3 18       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000251e:	30 19       	mov	r9,1
80002520:	f2 0c 09 49 	lsl	r9,r9,r12
80002524:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002526:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002528:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000252a:	c2 a8       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000252c:	30 19       	mov	r9,1
8000252e:	f2 0c 09 49 	lsl	r9,r9,r12
80002532:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002534:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002536:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002538:	c2 38       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000253a:	30 19       	mov	r9,1
8000253c:	f2 0c 09 49 	lsl	r9,r9,r12
80002540:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002542:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002544:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002546:	c1 c8       	rjmp	8000257e <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002548:	30 19       	mov	r9,1
8000254a:	f2 0c 09 49 	lsl	r9,r9,r12
8000254e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002550:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002552:	91 d9       	st.w	r8[0x34],r9
		break;
80002554:	c1 58       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002556:	30 19       	mov	r9,1
80002558:	f2 0c 09 49 	lsl	r9,r9,r12
8000255c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000255e:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002560:	91 d9       	st.w	r8[0x34],r9
		break;
80002562:	c0 e8       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002564:	30 19       	mov	r9,1
80002566:	f2 0c 09 49 	lsl	r9,r9,r12
8000256a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000256c:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000256e:	91 d9       	st.w	r8[0x34],r9
		break;
80002570:	c0 78       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002572:	30 19       	mov	r9,1
80002574:	f2 0c 09 49 	lsl	r9,r9,r12
80002578:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000257a:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000257c:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
8000257e:	30 19       	mov	r9,1
80002580:	f2 0c 09 4c 	lsl	r12,r9,r12
80002584:	91 2c       	st.w	r8[0x8],r12
80002586:	5e fd       	retal	0
80002588:	80 00       	ld.sh	r0,r0[0x0]
8000258a:	94 00       	ld.sh	r0,r10[0x0]

8000258c <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
8000258c:	d4 21       	pushm	r4-r7,lr
8000258e:	18 97       	mov	r7,r12
80002590:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002592:	58 0b       	cp.w	r11,0
80002594:	c0 31       	brne	8000259a <gpio_enable_module+0xe>
80002596:	30 05       	mov	r5,0
80002598:	c0 d8       	rjmp	800025b2 <gpio_enable_module+0x26>
8000259a:	30 06       	mov	r6,0
8000259c:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
8000259e:	6e 1b       	ld.w	r11,r7[0x4]
800025a0:	6e 0c       	ld.w	r12,r7[0x0]
800025a2:	f0 1f 00 06 	mcall	800025b8 <gpio_enable_module+0x2c>
800025a6:	18 45       	or	r5,r12
		gpiomap++;
800025a8:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800025aa:	2f f6       	sub	r6,-1
800025ac:	0c 34       	cp.w	r4,r6
800025ae:	fe 9b ff f8 	brhi	8000259e <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800025b2:	0a 9c       	mov	r12,r5
800025b4:	d8 22       	popm	r4-r7,pc
800025b6:	00 00       	add	r0,r0
800025b8:	80 00       	ld.sh	r0,r0[0x0]
800025ba:	24 f8       	sub	r8,79

800025bc <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800025bc:	f8 08 16 05 	lsr	r8,r12,0x5
800025c0:	a9 78       	lsl	r8,0x9
800025c2:	e0 28 d4 00 	sub	r8,54272
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
	}

#endif
	if (flags & GPIO_PULL_UP) {
800025c6:	16 99       	mov	r9,r11
800025c8:	e2 19 00 04 	andl	r9,0x4,COH
800025cc:	c0 70       	breq	800025da <gpio_configure_pin+0x1e>
		gpio_port->puers = 1 << (pin & 0x1F);
800025ce:	30 19       	mov	r9,1
800025d0:	f2 0c 09 49 	lsl	r9,r9,r12
800025d4:	f1 49 00 74 	st.w	r8[116],r9
800025d8:	c0 68       	rjmp	800025e4 <gpio_configure_pin+0x28>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
800025da:	30 19       	mov	r9,1
800025dc:	f2 0c 09 49 	lsl	r9,r9,r12
800025e0:	f1 49 00 78 	st.w	r8[120],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
800025e4:	16 99       	mov	r9,r11
800025e6:	e2 19 00 80 	andl	r9,0x80,COH
800025ea:	c2 40       	breq	80002632 <gpio_configure_pin+0x76>
		if (flags & GPIO_BOTHEDGES) {
800025ec:	16 99       	mov	r9,r11
800025ee:	e2 19 01 80 	andl	r9,0x180,COH
800025f2:	c0 90       	breq	80002604 <gpio_configure_pin+0x48>
			gpio_port->imr0c = 1 << (pin & 0x1F);
800025f4:	30 19       	mov	r9,1
800025f6:	f2 0c 09 49 	lsl	r9,r9,r12
800025fa:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
800025fe:	f1 49 00 b8 	st.w	r8[184],r9
80002602:	c1 88       	rjmp	80002632 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_RISING) {
80002604:	16 99       	mov	r9,r11
80002606:	e2 19 02 80 	andl	r9,0x280,COH
8000260a:	c0 90       	breq	8000261c <gpio_configure_pin+0x60>
			gpio_port->imr0s = 1 << (pin & 0x1F);
8000260c:	30 19       	mov	r9,1
8000260e:	f2 0c 09 49 	lsl	r9,r9,r12
80002612:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
80002616:	f1 49 00 b8 	st.w	r8[184],r9
8000261a:	c0 c8       	rjmp	80002632 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_FALLING) {
8000261c:	16 99       	mov	r9,r11
8000261e:	e2 19 03 80 	andl	r9,0x380,COH
80002622:	c0 80       	breq	80002632 <gpio_configure_pin+0x76>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80002624:	30 19       	mov	r9,1
80002626:	f2 0c 09 49 	lsl	r9,r9,r12
8000262a:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
8000262e:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
80002632:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
80002636:	c1 50       	breq	80002660 <gpio_configure_pin+0xa4>
		if (flags & GPIO_INIT_HIGH) {
80002638:	e2 1b 00 02 	andl	r11,0x2,COH
8000263c:	c0 70       	breq	8000264a <gpio_configure_pin+0x8e>
			gpio_port->ovrs = 1 << (pin & 0x1F);
8000263e:	30 19       	mov	r9,1
80002640:	f2 0c 09 49 	lsl	r9,r9,r12
80002644:	f1 49 00 54 	st.w	r8[84],r9
80002648:	c0 68       	rjmp	80002654 <gpio_configure_pin+0x98>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
8000264a:	30 19       	mov	r9,1
8000264c:	f2 0c 09 49 	lsl	r9,r9,r12
80002650:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
80002654:	30 19       	mov	r9,1
80002656:	f2 0c 09 49 	lsl	r9,r9,r12
8000265a:	f1 49 00 44 	st.w	r8[68],r9
8000265e:	c0 68       	rjmp	8000266a <gpio_configure_pin+0xae>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
80002660:	30 19       	mov	r9,1
80002662:	f2 0c 09 49 	lsl	r9,r9,r12
80002666:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000266a:	30 19       	mov	r9,1
8000266c:	f2 0c 09 4c 	lsl	r12,r9,r12
80002670:	91 1c       	st.w	r8[0x4],r12
}
80002672:	5e fc       	retal	r12

80002674 <gpio_toggle_pin>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_toggle_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002674:	f8 08 16 05 	lsr	r8,r12,0x5
80002678:	a9 78       	lsl	r8,0x9
8000267a:	e0 28 d4 00 	sub	r8,54272
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
8000267e:	30 19       	mov	r9,1
80002680:	f2 0c 09 4c 	lsl	r12,r9,r12
80002684:	f1 4c 00 5c 	st.w	r8[92],r12
}
80002688:	5e fc       	retal	r12

8000268a <gpio_clear_pin_interrupt_flag>:
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000268a:	f8 08 16 05 	lsr	r8,r12,0x5
8000268e:	a9 78       	lsl	r8,0x9
80002690:	e0 28 d4 00 	sub	r8,54272
	/* Work around for the erratum - Disable the interrupt, clear it by
	 * writing */
	/* a one to GPIO.IFRC, then enable the interrupt. */

	/* Save interrupt enable register. */
	uint32_t const gpio_ier = gpio_port->ier;
80002694:	f0 f9 00 90 	ld.w	r9,r8[144]

	/* Disable interrupt. */
	gpio_port->ierc = gpio_ier;
80002698:	f1 49 00 98 	st.w	r8[152],r9

	/* Clear pin interrupt. */
	gpio_port->ifrc = 1 << (pin & 0x1F);
8000269c:	30 1a       	mov	r10,1
8000269e:	f4 0c 09 4c 	lsl	r12,r10,r12
800026a2:	f1 4c 00 d8 	st.w	r8[216],r12

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
800026a6:	f1 49 00 90 	st.w	r8[144],r9
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
#endif
}
800026aa:	5e fc       	retal	r12

800026ac <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
800026ac:	c0 08       	rjmp	800026ac <_unhandled_interrupt>
800026ae:	d7 03       	nop

800026b0 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
800026b0:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
800026b4:	49 99       	lddpc	r9,80002718 <INTC_register_interrupt+0x68>
800026b6:	f2 08 00 39 	add	r9,r9,r8<<0x3
800026ba:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
800026be:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
800026c0:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
800026c4:	58 0a       	cp.w	r10,0
800026c6:	c0 91       	brne	800026d8 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800026c8:	49 59       	lddpc	r9,8000271c <INTC_register_interrupt+0x6c>
800026ca:	49 6a       	lddpc	r10,80002720 <INTC_register_interrupt+0x70>
800026cc:	12 1a       	sub	r10,r9
800026ce:	fe 79 10 00 	mov	r9,-61440
800026d2:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800026d6:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
800026d8:	58 1a       	cp.w	r10,1
800026da:	c0 a1       	brne	800026ee <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
800026dc:	49 09       	lddpc	r9,8000271c <INTC_register_interrupt+0x6c>
800026de:	49 2a       	lddpc	r10,80002724 <INTC_register_interrupt+0x74>
800026e0:	12 1a       	sub	r10,r9
800026e2:	bf aa       	sbr	r10,0x1e
800026e4:	fe 79 10 00 	mov	r9,-61440
800026e8:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800026ec:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
800026ee:	58 2a       	cp.w	r10,2
800026f0:	c0 a1       	brne	80002704 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
800026f2:	48 b9       	lddpc	r9,8000271c <INTC_register_interrupt+0x6c>
800026f4:	48 da       	lddpc	r10,80002728 <INTC_register_interrupt+0x78>
800026f6:	12 1a       	sub	r10,r9
800026f8:	bf ba       	sbr	r10,0x1f
800026fa:	fe 79 10 00 	mov	r9,-61440
800026fe:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002702:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80002704:	48 69       	lddpc	r9,8000271c <INTC_register_interrupt+0x6c>
80002706:	48 aa       	lddpc	r10,8000272c <INTC_register_interrupt+0x7c>
80002708:	12 1a       	sub	r10,r9
8000270a:	ea 1a c0 00 	orh	r10,0xc000
8000270e:	fe 79 10 00 	mov	r9,-61440
80002712:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002716:	5e fc       	retal	r12
80002718:	80 00       	ld.sh	r0,r0[0x0]
8000271a:	94 20       	ld.sh	r0,r10[0x4]
8000271c:	80 00       	ld.sh	r0,r0[0x0]
8000271e:	92 00       	ld.sh	r0,r9[0x0]
80002720:	80 00       	ld.sh	r0,r0[0x0]
80002722:	93 04       	st.w	r9[0x0],r4
80002724:	80 00       	ld.sh	r0,r0[0x0]
80002726:	93 12       	st.w	r9[0x4],r2
80002728:	80 00       	ld.sh	r0,r0[0x0]
8000272a:	93 20       	st.w	r9[0x8],r0
8000272c:	80 00       	ld.sh	r0,r0[0x0]
8000272e:	93 2e       	st.w	r9[0x8],lr

80002730 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80002730:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002732:	49 18       	lddpc	r8,80002774 <INTC_init_interrupts+0x44>
80002734:	e3 b8 00 01 	mtsr	0x4,r8
80002738:	49 0e       	lddpc	lr,80002778 <INTC_init_interrupts+0x48>
8000273a:	30 07       	mov	r7,0
8000273c:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000273e:	49 0c       	lddpc	r12,8000277c <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002740:	49 05       	lddpc	r5,80002780 <INTC_init_interrupts+0x50>
80002742:	10 15       	sub	r5,r8
80002744:	fe 76 10 00 	mov	r6,-61440
80002748:	c1 08       	rjmp	80002768 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
8000274a:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
8000274c:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000274e:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002750:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80002754:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002756:	10 3a       	cp.w	r10,r8
80002758:	fe 9b ff fc 	brhi	80002750 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
8000275c:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002760:	2f f7       	sub	r7,-1
80002762:	2f 8e       	sub	lr,-8
80002764:	59 f7       	cp.w	r7,31
80002766:	c0 50       	breq	80002770 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002768:	7c 08       	ld.w	r8,lr[0x0]
8000276a:	58 08       	cp.w	r8,0
8000276c:	ce f1       	brne	8000274a <INTC_init_interrupts+0x1a>
8000276e:	cf 7b       	rjmp	8000275c <INTC_init_interrupts+0x2c>
80002770:	d8 22       	popm	r4-r7,pc
80002772:	00 00       	add	r0,r0
80002774:	80 00       	ld.sh	r0,r0[0x0]
80002776:	92 00       	ld.sh	r0,r9[0x0]
80002778:	80 00       	ld.sh	r0,r0[0x0]
8000277a:	94 20       	ld.sh	r0,r10[0x4]
8000277c:	80 00       	ld.sh	r0,r0[0x0]
8000277e:	26 ac       	sub	r12,106
80002780:	80 00       	ld.sh	r0,r0[0x0]
80002782:	93 04       	st.w	r9[0x0],r4

80002784 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002784:	fe 78 10 00 	mov	r8,-61440
80002788:	e0 69 00 83 	mov	r9,131
8000278c:	f2 0c 01 0c 	sub	r12,r9,r12
80002790:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002794:	f2 ca ff c0 	sub	r10,r9,-64
80002798:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000279c:	58 08       	cp.w	r8,0
8000279e:	c0 21       	brne	800027a2 <_get_interrupt_handler+0x1e>
800027a0:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
800027a2:	f0 08 12 00 	clz	r8,r8
800027a6:	48 5a       	lddpc	r10,800027b8 <_get_interrupt_handler+0x34>
800027a8:	f4 09 00 39 	add	r9,r10,r9<<0x3
800027ac:	f0 08 11 1f 	rsub	r8,r8,31
800027b0:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800027b2:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
800027b6:	5e fc       	retal	r12
800027b8:	80 00       	ld.sh	r0,r0[0x0]
800027ba:	94 20       	ld.sh	r0,r10[0x4]

800027bc <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
800027bc:	f8 c8 00 01 	sub	r8,r12,1
800027c0:	f0 0b 00 0b 	add	r11,r8,r11
800027c4:	f6 0c 0d 0a 	divu	r10,r11,r12
800027c8:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
800027ca:	f4 c8 00 01 	sub	r8,r10,1
800027ce:	e0 48 00 fe 	cp.w	r8,254
800027d2:	e0 88 00 03 	brls	800027d8 <getBaudDiv+0x1c>
800027d6:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
800027d8:	5c 8c       	casts.h	r12
}
800027da:	5e fc       	retal	r12

800027dc <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
800027dc:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
800027de:	30 18       	mov	r8,1
800027e0:	f0 0b 18 00 	cp.b	r11,r8
800027e4:	5f be       	srhi	lr
800027e6:	f0 0a 18 00 	cp.b	r10,r8
800027ea:	5f b8       	srhi	r8
800027ec:	fd e8 10 08 	or	r8,lr,r8
800027f0:	c0 30       	breq	800027f6 <spi_selectionMode+0x1a>
800027f2:	30 2c       	mov	r12,2
800027f4:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
800027f6:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
800027f8:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
800027fc:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
80002800:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
80002804:	99 18       	st.w	r12[0x4],r8
80002806:	d8 0a       	popm	pc,r12=0

80002808 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002808:	78 18       	ld.w	r8,r12[0x4]
8000280a:	ea 18 00 0f 	orh	r8,0xf
8000280e:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80002810:	78 18       	ld.w	r8,r12[0x4]
80002812:	e2 18 00 04 	andl	r8,0x4,COH
80002816:	c0 f0       	breq	80002834 <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80002818:	30 e8       	mov	r8,14
8000281a:	f0 0b 18 00 	cp.b	r11,r8
8000281e:	e0 8b 00 19 	brhi	80002850 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
80002822:	78 18       	ld.w	r8,r12[0x4]
80002824:	b1 6b       	lsl	r11,0x10
80002826:	ea 1b ff f0 	orh	r11,0xfff0
8000282a:	e8 1b ff ff 	orl	r11,0xffff
8000282e:	10 6b       	and	r11,r8
80002830:	99 1b       	st.w	r12[0x4],r11
80002832:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
80002834:	30 38       	mov	r8,3
80002836:	f0 0b 18 00 	cp.b	r11,r8
8000283a:	e0 8b 00 0b 	brhi	80002850 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
8000283e:	78 18       	ld.w	r8,r12[0x4]
80002840:	2f 0b       	sub	r11,-16
80002842:	30 19       	mov	r9,1
80002844:	f2 0b 09 4b 	lsl	r11,r9,r11
80002848:	5c db       	com	r11
8000284a:	10 6b       	and	r11,r8
8000284c:	99 1b       	st.w	r12[0x4],r11
8000284e:	5e fd       	retal	0
80002850:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
80002852:	5e fc       	retal	r12

80002854 <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
80002854:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002858:	c0 58       	rjmp	80002862 <spi_unselectChip+0xe>
		if (!timeout--) {
8000285a:	58 08       	cp.w	r8,0
8000285c:	c0 21       	brne	80002860 <spi_unselectChip+0xc>
8000285e:	5e ff       	retal	1
80002860:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002862:	78 49       	ld.w	r9,r12[0x10]
80002864:	e2 19 02 00 	andl	r9,0x200,COH
80002868:	cf 90       	breq	8000285a <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
8000286a:	78 18       	ld.w	r8,r12[0x4]
8000286c:	ea 18 00 0f 	orh	r8,0xf
80002870:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
80002872:	fc 18 01 00 	movh	r8,0x100
80002876:	99 08       	st.w	r12[0x0],r8
80002878:	5e fd       	retal	0
8000287a:	d7 03       	nop

8000287c <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
8000287c:	eb cd 40 f8 	pushm	r3-r7,lr
80002880:	18 95       	mov	r5,r12
80002882:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002884:	f7 36 00 0c 	ld.ub	r6,r11[12]
80002888:	30 38       	mov	r8,3
8000288a:	f0 06 18 00 	cp.b	r6,r8
8000288e:	e0 8b 00 4d 	brhi	80002928 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
80002892:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002896:	30 18       	mov	r8,1
80002898:	f0 04 18 00 	cp.b	r4,r8
8000289c:	e0 8b 00 46 	brhi	80002928 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
800028a0:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800028a4:	30 78       	mov	r8,7
800028a6:	f0 03 18 00 	cp.b	r3,r8
800028aa:	e0 88 00 3f 	brls	80002928 <spi_setupChipReg+0xac>
800028ae:	31 08       	mov	r8,16
800028b0:	f0 03 18 00 	cp.b	r3,r8
800028b4:	e0 8b 00 3a 	brhi	80002928 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
800028b8:	14 9b       	mov	r11,r10
800028ba:	6e 1c       	ld.w	r12,r7[0x4]
800028bc:	f0 1f 00 1d 	mcall	80002930 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
800028c0:	c3 45       	brlt	80002928 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
800028c2:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
800028c4:	ec 09 16 01 	lsr	r9,r6,0x1
800028c8:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
800028cc:	ec 16 00 01 	eorl	r6,0x1
800028d0:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
800028d4:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
800028d8:	20 83       	sub	r3,8
800028da:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
800028de:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
800028e2:	ef 39 00 09 	ld.ub	r9,r7[9]
800028e6:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
800028ea:	ef 39 00 0a 	ld.ub	r9,r7[10]
800028ee:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
800028f2:	0f 89       	ld.ub	r9,r7[0x0]
800028f4:	30 1a       	mov	r10,1
800028f6:	f4 09 18 00 	cp.b	r9,r10
800028fa:	c0 e0       	breq	80002916 <spi_setupChipReg+0x9a>
800028fc:	c0 a3       	brcs	80002910 <spi_setupChipReg+0x94>
800028fe:	30 2a       	mov	r10,2
80002900:	f4 09 18 00 	cp.b	r9,r10
80002904:	c0 c0       	breq	8000291c <spi_setupChipReg+0xa0>
80002906:	30 3a       	mov	r10,3
80002908:	f4 09 18 00 	cp.b	r9,r10
8000290c:	c0 e1       	brne	80002928 <spi_setupChipReg+0xac>
8000290e:	c0 a8       	rjmp	80002922 <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80002910:	8b c8       	st.w	r5[0x30],r8
80002912:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
80002916:	8b d8       	st.w	r5[0x34],r8
80002918:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
8000291c:	8b e8       	st.w	r5[0x38],r8
8000291e:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
80002922:	8b f8       	st.w	r5[0x3c],r8
80002924:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80002928:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
8000292a:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
8000292e:	00 00       	add	r0,r0
80002930:	80 00       	ld.sh	r0,r0[0x0]
80002932:	27 bc       	sub	r12,123

80002934 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80002934:	30 18       	mov	r8,1
80002936:	99 08       	st.w	r12[0x0],r8
}
80002938:	5e fc       	retal	r12

8000293a <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
8000293a:	76 09       	ld.w	r9,r11[0x0]
8000293c:	58 29       	cp.w	r9,2
8000293e:	e0 88 00 03 	brls	80002944 <tc_init_waveform+0xa>
80002942:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80002944:	76 18       	ld.w	r8,r11[0x4]
80002946:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
8000294a:	af ba       	sbr	r10,0xf
8000294c:	10 9b       	mov	r11,r8
8000294e:	e6 1b c0 00 	andh	r11,0xc000,COH
80002952:	16 4a       	or	r10,r11
80002954:	10 9b       	mov	r11,r8
80002956:	e6 1b 30 00 	andh	r11,0x3000,COH
8000295a:	16 4a       	or	r10,r11
8000295c:	10 9b       	mov	r11,r8
8000295e:	e6 1b 0c 00 	andh	r11,0xc00,COH
80002962:	16 4a       	or	r10,r11
80002964:	10 9b       	mov	r11,r8
80002966:	e6 1b 03 00 	andh	r11,0x300,COH
8000296a:	16 4a       	or	r10,r11
8000296c:	10 9b       	mov	r11,r8
8000296e:	e6 1b 00 c0 	andh	r11,0xc0,COH
80002972:	16 4a       	or	r10,r11
80002974:	10 9b       	mov	r11,r8
80002976:	e6 1b 00 30 	andh	r11,0x30,COH
8000297a:	16 4a       	or	r10,r11
8000297c:	10 9b       	mov	r11,r8
8000297e:	e6 1b 00 0c 	andh	r11,0xc,COH
80002982:	16 4a       	or	r10,r11
80002984:	10 9b       	mov	r11,r8
80002986:	e6 1b 00 03 	andh	r11,0x3,COH
8000298a:	16 4a       	or	r10,r11
8000298c:	10 9b       	mov	r11,r8
8000298e:	e2 1b 60 00 	andl	r11,0x6000,COH
80002992:	16 4a       	or	r10,r11
80002994:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80002998:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
8000299c:	10 9b       	mov	r11,r8
8000299e:	e2 1b 0c 00 	andl	r11,0xc00,COH
800029a2:	16 4a       	or	r10,r11
800029a4:	10 9b       	mov	r11,r8
800029a6:	e2 1b 03 00 	andl	r11,0x300,COH
800029aa:	16 4a       	or	r10,r11
800029ac:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
800029b0:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
800029b4:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
800029b8:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
800029bc:	10 9b       	mov	r11,r8
800029be:	e2 1b 00 30 	andl	r11,0x30,COH
800029c2:	16 4a       	or	r10,r11
800029c4:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800029c8:	f5 e8 10 38 	or	r8,r10,r8<<0x3
800029cc:	a5 69       	lsl	r9,0x4
800029ce:	2f f9       	sub	r9,-1
800029d0:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
800029d4:	5e fd       	retal	0

800029d6 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800029d6:	58 2b       	cp.w	r11,2
800029d8:	e0 88 00 03 	brls	800029de <tc_start+0x8>
800029dc:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
800029de:	a7 6b       	lsl	r11,0x6
800029e0:	16 0c       	add	r12,r11
800029e2:	30 58       	mov	r8,5
800029e4:	99 08       	st.w	r12[0x0],r8
800029e6:	5e fd       	retal	0

800029e8 <tc_stop>:


int tc_stop(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800029e8:	58 2b       	cp.w	r11,2
800029ea:	e0 88 00 03 	brls	800029f0 <tc_stop+0x8>
800029ee:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Disable the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_CLKDIS_MASK;
800029f0:	a7 6b       	lsl	r11,0x6
800029f2:	16 0c       	add	r12,r11
800029f4:	30 28       	mov	r8,2
800029f6:	99 08       	st.w	r12[0x0],r8
800029f8:	5e fd       	retal	0

800029fa <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800029fa:	58 2b       	cp.w	r11,2
800029fc:	e0 88 00 03 	brls	80002a02 <tc_read_sr+0x8>
80002a00:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
80002a02:	a7 6b       	lsl	r11,0x6
80002a04:	2e 0b       	sub	r11,-32
80002a06:	16 0c       	add	r12,r11
80002a08:	78 0c       	ld.w	r12,r12[0x0]
}
80002a0a:	5e fc       	retal	r12

80002a0c <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002a0c:	58 2b       	cp.w	r11,2
80002a0e:	e0 88 00 03 	brls	80002a14 <tc_write_rc+0x8>
80002a12:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80002a14:	f6 08 15 04 	lsl	r8,r11,0x4
80002a18:	2f f8       	sub	r8,-1
80002a1a:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80002a1e:	e2 18 80 00 	andl	r8,0x8000,COH
80002a22:	c0 c0       	breq	80002a3a <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80002a24:	a7 6b       	lsl	r11,0x6
80002a26:	16 0c       	add	r12,r11
80002a28:	2e 4c       	sub	r12,-28
80002a2a:	78 08       	ld.w	r8,r12[0x0]
80002a2c:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80002a30:	e0 18 00 00 	andl	r8,0x0
80002a34:	f3 e8 10 08 	or	r8,r9,r8
80002a38:	99 08       	st.w	r12[0x0],r8

  return value;
80002a3a:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80002a3e:	5e fc       	retal	r12

80002a40 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80002a40:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002a44:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002a48:	58 2b       	cp.w	r11,2
80002a4a:	e0 88 00 04 	brls	80002a52 <tc_configure_interrupts+0x12>
80002a4e:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
80002a52:	ee 19 00 01 	eorh	r9,0x1
80002a56:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80002a5a:	74 08       	ld.w	r8,r10[0x0]
80002a5c:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
80002a60:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80002a64:	a7 6e       	lsl	lr,0x6
80002a66:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80002a6a:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
80002a6e:	0e 4e       	or	lr,r7
80002a70:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80002a74:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80002a78:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80002a7c:	fd e7 10 4e 	or	lr,lr,r7<<0x4
80002a80:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80002a84:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80002a88:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80002a8c:	fd e7 10 2e 	or	lr,lr,r7<<0x2
80002a90:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002a94:	fd e8 10 18 	or	r8,lr,r8<<0x1
80002a98:	f6 0e 15 06 	lsl	lr,r11,0x6
80002a9c:	f8 0e 00 0e 	add	lr,r12,lr
80002aa0:	2d ce       	sub	lr,-36
80002aa2:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002aa4:	58 09       	cp.w	r9,0
80002aa6:	c0 20       	breq	80002aaa <tc_configure_interrupts+0x6a>
80002aa8:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002aaa:	74 08       	ld.w	r8,r10[0x0]
80002aac:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80002ab0:	e0 65 00 80 	mov	r5,128
80002ab4:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80002ab8:	74 08       	ld.w	r8,r10[0x0]
80002aba:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80002abe:	f9 b4 00 40 	moveq	r4,64
80002ac2:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80002ac6:	74 08       	ld.w	r8,r10[0x0]
80002ac8:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80002acc:	f9 b3 00 20 	moveq	r3,32
80002ad0:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80002ad4:	74 08       	ld.w	r8,r10[0x0]
80002ad6:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80002ada:	f9 b2 00 10 	moveq	r2,16
80002ade:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80002ae2:	74 08       	ld.w	r8,r10[0x0]
80002ae4:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002ae8:	f9 b6 00 08 	moveq	r6,8
80002aec:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80002af0:	74 08       	ld.w	r8,r10[0x0]
80002af2:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80002af6:	f9 b7 00 04 	moveq	r7,4
80002afa:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80002afe:	74 08       	ld.w	r8,r10[0x0]
80002b00:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002b04:	f9 be 00 02 	moveq	lr,2
80002b08:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002b0c:	74 08       	ld.w	r8,r10[0x0]
80002b0e:	ec 18 00 01 	eorl	r8,0x1
80002b12:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002b16:	eb e8 10 08 	or	r8,r5,r8
80002b1a:	08 48       	or	r8,r4
80002b1c:	06 48       	or	r8,r3
80002b1e:	04 48       	or	r8,r2
80002b20:	0c 48       	or	r8,r6
80002b22:	0e 48       	or	r8,r7
80002b24:	1c 48       	or	r8,lr
80002b26:	f6 0a 15 06 	lsl	r10,r11,0x6
80002b2a:	f8 0a 00 0a 	add	r10,r12,r10
80002b2e:	2d 8a       	sub	r10,-40
80002b30:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80002b32:	a7 6b       	lsl	r11,0x6
80002b34:	2e 0b       	sub	r11,-32
80002b36:	16 0c       	add	r12,r11
80002b38:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002b3a:	58 09       	cp.w	r9,0
80002b3c:	c0 31       	brne	80002b42 <tc_configure_interrupts+0x102>
80002b3e:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80002b42:	d5 03       	csrf	0x10
80002b44:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80002b48 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80002b48:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80002b4a:	f6 08 15 04 	lsl	r8,r11,0x4
80002b4e:	14 38       	cp.w	r8,r10
80002b50:	f9 b8 08 10 	movls	r8,16
80002b54:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80002b58:	f0 0b 02 4b 	mul	r11,r8,r11
80002b5c:	f6 09 16 01 	lsr	r9,r11,0x1
80002b60:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80002b64:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80002b68:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80002b6c:	f2 cb 00 01 	sub	r11,r9,1
80002b70:	e0 4b ff fe 	cp.w	r11,65534
80002b74:	e0 88 00 03 	brls	80002b7a <usart_set_async_baudrate+0x32>
80002b78:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80002b7a:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80002b7c:	e8 6e 00 00 	mov	lr,524288
80002b80:	59 08       	cp.w	r8,16
80002b82:	fc 08 17 10 	movne	r8,lr
80002b86:	f9 b8 00 00 	moveq	r8,0
80002b8a:	e4 1b ff f7 	andh	r11,0xfff7
80002b8e:	e0 1b fe cf 	andl	r11,0xfecf
80002b92:	16 48       	or	r8,r11
80002b94:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80002b96:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80002b9a:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80002b9e:	99 89       	st.w	r12[0x20],r9
80002ba0:	d8 0a       	popm	pc,r12=0

80002ba2 <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80002ba2:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80002ba4:	e2 18 00 02 	andl	r8,0x2,COH
80002ba8:	c0 31       	brne	80002bae <usart_write_char+0xc>
80002baa:	30 2c       	mov	r12,2
80002bac:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80002bae:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002bb2:	99 7b       	st.w	r12[0x1c],r11
80002bb4:	5e fd       	retal	0
80002bb6:	d7 03       	nop

80002bb8 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80002bb8:	eb cd 40 e0 	pushm	r5-r7,lr
80002bbc:	18 96       	mov	r6,r12
80002bbe:	16 95       	mov	r5,r11
80002bc0:	e0 67 27 0f 	mov	r7,9999
80002bc4:	c0 68       	rjmp	80002bd0 <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80002bc6:	58 07       	cp.w	r7,0
80002bc8:	c0 31       	brne	80002bce <usart_putchar+0x16>
80002bca:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
80002bce:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80002bd0:	0a 9b       	mov	r11,r5
80002bd2:	0c 9c       	mov	r12,r6
80002bd4:	f0 1f 00 03 	mcall	80002be0 <usart_putchar+0x28>
80002bd8:	cf 71       	brne	80002bc6 <usart_putchar+0xe>

  return USART_SUCCESS;
}
80002bda:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002bde:	00 00       	add	r0,r0
80002be0:	80 00       	ld.sh	r0,r0[0x0]
80002be2:	2b a2       	sub	r2,-70

80002be4 <usart_read_char>:

int usart_read_char(volatile avr32_usart_t *usart, uint8_t *c)
{
  // Check for errors: frame, parity and overrun. In RS485 mode, a parity error
  // would mean that an address char has been received.
  if (usart->csr & (AVR32_USART_CSR_OVRE_MASK |
80002be4:	78 58       	ld.w	r8,r12[0x14]
80002be6:	e2 18 00 e0 	andl	r8,0xe0,COH
80002bea:	c0 30       	breq	80002bf0 <usart_read_char+0xc>
80002bec:	30 4c       	mov	r12,4
80002bee:	5e fc       	retal	r12
 *
 * \return \c 1 if the USART Receive Holding Register is full, otherwise \c 0.
 */
__always_inline static int usart_test_hit(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_RXRDY_MASK) != 0;
80002bf0:	78 58       	ld.w	r8,r12[0x14]
                    AVR32_USART_CSR_FRAME_MASK |
                    AVR32_USART_CSR_PARE_MASK))
    return USART_RX_ERROR;

  // No error; if we really did receive a char, read it and return SUCCESS.
  if (usart_test_hit(usart))
80002bf2:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002bf6:	f9 bc 00 03 	moveq	r12,3
  {
    *c = (usart->rhr & AVR32_USART_RHR_RXCHR_MASK) >> AVR32_USART_RHR_RXCHR_OFFSET;
80002bfa:	f9 f8 10 06 	ld.wne	r8,r12[0x18]
80002bfe:	f7 f8 1e 00 	st.bne	r11[0x0],r8
80002c02:	f9 bc 01 00 	movne	r12,0
    return USART_SUCCESS;
  }
  else
    return USART_RX_EMPTY;
}
80002c06:	5e fc       	retal	r12

80002c08 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80002c08:	eb cd 40 c0 	pushm	r6-r7,lr
80002c0c:	18 96       	mov	r6,r12
80002c0e:	16 97       	mov	r7,r11
  while (*string != '\0')
80002c10:	17 8b       	ld.ub	r11,r11[0x0]
80002c12:	58 0b       	cp.w	r11,0
80002c14:	c0 80       	breq	80002c24 <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
80002c16:	2f f7       	sub	r7,-1
80002c18:	0c 9c       	mov	r12,r6
80002c1a:	f0 1f 00 04 	mcall	80002c28 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80002c1e:	0f 8b       	ld.ub	r11,r7[0x0]
80002c20:	58 0b       	cp.w	r11,0
80002c22:	cf a1       	brne	80002c16 <usart_write_line+0xe>
80002c24:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002c28:	80 00       	ld.sh	r0,r0[0x0]
80002c2a:	2b b8       	sub	r8,-69

80002c2c <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80002c2c:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80002c30:	e6 18 00 01 	andh	r8,0x1,COH
80002c34:	c0 71       	brne	80002c42 <usart_reset+0x16>
80002c36:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80002c38:	3f f8       	mov	r8,-1
80002c3a:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002c3c:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80002c3e:	d5 03       	csrf	0x10
80002c40:	c0 48       	rjmp	80002c48 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80002c42:	3f f8       	mov	r8,-1
80002c44:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002c46:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80002c48:	30 08       	mov	r8,0
80002c4a:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80002c4c:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80002c4e:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80002c50:	e8 68 61 0c 	mov	r8,549132
80002c54:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80002c56:	5e fc       	retal	r12

80002c58 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80002c58:	eb cd 40 e0 	pushm	r5-r7,lr
80002c5c:	18 96       	mov	r6,r12
80002c5e:	16 97       	mov	r7,r11
80002c60:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80002c62:	f0 1f 00 2f 	mcall	80002d1c <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80002c66:	58 07       	cp.w	r7,0
80002c68:	c5 80       	breq	80002d18 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80002c6a:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002c6c:	30 49       	mov	r9,4
80002c6e:	f2 08 18 00 	cp.b	r8,r9
80002c72:	e0 88 00 53 	brls	80002d18 <usart_init_rs232+0xc0>
80002c76:	30 99       	mov	r9,9
80002c78:	f2 08 18 00 	cp.b	r8,r9
80002c7c:	e0 8b 00 4e 	brhi	80002d18 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80002c80:	0f d9       	ld.ub	r9,r7[0x5]
80002c82:	30 78       	mov	r8,7
80002c84:	f0 09 18 00 	cp.b	r9,r8
80002c88:	e0 8b 00 48 	brhi	80002d18 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80002c8c:	8e 39       	ld.sh	r9,r7[0x6]
80002c8e:	e0 68 01 01 	mov	r8,257
80002c92:	f0 09 19 00 	cp.h	r9,r8
80002c96:	e0 8b 00 41 	brhi	80002d18 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80002c9a:	ef 39 00 08 	ld.ub	r9,r7[8]
80002c9e:	30 38       	mov	r8,3
80002ca0:	f0 09 18 00 	cp.b	r9,r8
80002ca4:	e0 8b 00 3a 	brhi	80002d18 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80002ca8:	0a 9a       	mov	r10,r5
80002caa:	6e 0b       	ld.w	r11,r7[0x0]
80002cac:	0c 9c       	mov	r12,r6
80002cae:	f0 1f 00 1d 	mcall	80002d20 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002cb2:	58 1c       	cp.w	r12,1
80002cb4:	c3 20       	breq	80002d18 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80002cb6:	0f c8       	ld.ub	r8,r7[0x4]
80002cb8:	30 99       	mov	r9,9
80002cba:	f2 08 18 00 	cp.b	r8,r9
80002cbe:	c0 51       	brne	80002cc8 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80002cc0:	6c 18       	ld.w	r8,r6[0x4]
80002cc2:	b1 b8       	sbr	r8,0x11
80002cc4:	8d 18       	st.w	r6[0x4],r8
80002cc6:	c0 68       	rjmp	80002cd2 <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80002cc8:	6c 19       	ld.w	r9,r6[0x4]
80002cca:	20 58       	sub	r8,5
80002ccc:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80002cd0:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80002cd2:	6c 19       	ld.w	r9,r6[0x4]
80002cd4:	ef 3a 00 08 	ld.ub	r10,r7[8]
80002cd8:	0f d8       	ld.ub	r8,r7[0x5]
80002cda:	a9 78       	lsl	r8,0x9
80002cdc:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80002ce0:	12 48       	or	r8,r9
80002ce2:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80002ce4:	8e 38       	ld.sh	r8,r7[0x6]
80002ce6:	30 29       	mov	r9,2
80002ce8:	f2 08 19 00 	cp.h	r8,r9
80002cec:	e0 88 00 09 	brls	80002cfe <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80002cf0:	6c 18       	ld.w	r8,r6[0x4]
80002cf2:	ad b8       	sbr	r8,0xd
80002cf4:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80002cf6:	8e b8       	ld.uh	r8,r7[0x6]
80002cf8:	20 28       	sub	r8,2
80002cfa:	8d a8       	st.w	r6[0x28],r8
80002cfc:	c0 68       	rjmp	80002d08 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80002cfe:	6c 19       	ld.w	r9,r6[0x4]
80002d00:	5c 78       	castu.h	r8
80002d02:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80002d06:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80002d08:	6c 18       	ld.w	r8,r6[0x4]
80002d0a:	e0 18 ff f0 	andl	r8,0xfff0
80002d0e:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80002d10:	35 08       	mov	r8,80
80002d12:	8d 08       	st.w	r6[0x0],r8
80002d14:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80002d18:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80002d1c:	80 00       	ld.sh	r0,r0[0x0]
80002d1e:	2c 2c       	sub	r12,-62
80002d20:	80 00       	ld.sh	r0,r0[0x0]
80002d22:	2b 48       	sub	r8,-76

80002d24 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80002d24:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80002d28:	fe c0 9b 28 	sub	r0,pc,-25816

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80002d2c:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80002d30:	d5 53       	csrf	0x15
  cp      r0, r1
80002d32:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80002d34:	e0 61 05 30 	mov	r1,1328
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80002d38:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80002d3a:	c0 72       	brcc	80002d48 <idata_load_loop_end>
  cp      r0, r1
80002d3c:	fe c2 8f b4 	sub	r2,pc,-28748

80002d40 <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80002d40:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80002d42:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80002d44:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80002d46:	cf d3       	brcs	80002d40 <idata_load_loop>

80002d48 <idata_load_loop_end>:
  mov     r2, 0
80002d48:	e0 60 05 30 	mov	r0,1328
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80002d4c:	e0 61 08 18 	mov	r1,2072
  cp      r0, r1
  brlo    udata_clear_loop
80002d50:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80002d52:	c0 62       	brcc	80002d5e <udata_clear_loop_end>
80002d54:	30 02       	mov	r2,0
80002d56:	30 03       	mov	r3,0

80002d58 <udata_clear_loop>:
80002d58:	a1 22       	st.d	r0++,r2
80002d5a:	02 30       	cp.w	r0,r1
80002d5c:	cf e3       	brcs	80002d58 <udata_clear_loop>

80002d5e <udata_clear_loop_end>:
80002d5e:	fe cf f8 62 	sub	pc,pc,-1950
80002d62:	d7 03       	nop

80002d64 <pal_trx_reg_read>:
	/*Calling the interrupt routines */
	trx_irq_handler_cb();
}

uint8_t pal_trx_reg_read(uint8_t addr)
{
80002d64:	eb cd 40 c0 	pushm	r6-r7,lr
80002d68:	20 2d       	sub	sp,8
80002d6a:	ba 8c       	st.b	sp[0x0],r12
	uint8_t register_value = 0;
80002d6c:	30 08       	mov	r8,0
80002d6e:	ba f8       	st.b	sp[0x7],r8

	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
80002d70:	e1 b6 00 00 	mfsr	r6,0x0
80002d74:	d3 03       	ssrf	0x10

	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;
80002d76:	1b 88       	ld.ub	r8,sp[0x0]
80002d78:	ea 18 ff ff 	orh	r8,0xffff
80002d7c:	e8 18 ff 80 	orl	r8,0xff80
80002d80:	ba 88       	st.b	sp[0x0],r8
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80002d82:	49 17       	lddpc	r7,80002dc4 <pal_trx_reg_read+0x60>
80002d84:	0f 8b       	ld.ub	r11,r7[0x0]
80002d86:	fe 7c 40 00 	mov	r12,-49152
80002d8a:	f0 1f 00 10 	mcall	80002dc8 <pal_trx_reg_read+0x64>

	/* Start SPI transaction by pulling SEL low */
	spi_select_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/* Send the Read command byte */
	spi_write_packet(AT86RFX_SPI, &addr, 1);
80002d8e:	30 1a       	mov	r10,1
80002d90:	1a 9b       	mov	r11,sp
80002d92:	fe 7c 40 00 	mov	r12,-49152
80002d96:	f0 1f 00 0e 	mcall	80002dcc <pal_trx_reg_read+0x68>

	/* Do dummy read for initiating SPI read */
	spi_read_packet(AT86RFX_SPI, &register_value, 1);
80002d9a:	30 1a       	mov	r10,1
80002d9c:	fa cb ff f9 	sub	r11,sp,-7
80002da0:	fe 7c 40 00 	mov	r12,-49152
80002da4:	f0 1f 00 0b 	mcall	80002dd0 <pal_trx_reg_read+0x6c>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80002da8:	0f 8b       	ld.ub	r11,r7[0x0]
80002daa:	fe 7c 40 00 	mov	r12,-49152
80002dae:	f0 1f 00 0a 	mcall	80002dd4 <pal_trx_reg_read+0x70>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
80002db2:	e6 16 00 01 	andh	r6,0x1,COH
80002db6:	c0 21       	brne	80002dba <pal_trx_reg_read+0x56>
80002db8:	d5 03       	csrf	0x10

	return register_value;
}
80002dba:	1b fc       	ld.ub	r12,sp[0x7]
80002dbc:	2f ed       	sub	sp,-8
80002dbe:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002dc2:	00 00       	add	r0,r0
80002dc4:	00 00       	add	r0,r0
80002dc6:	00 08       	add	r8,r0
80002dc8:	80 00       	ld.sh	r0,r0[0x0]
80002dca:	28 08       	sub	r8,-128
80002dcc:	80 00       	ld.sh	r0,r0[0x0]
80002dce:	2e 72       	sub	r2,-25
80002dd0:	80 00       	ld.sh	r0,r0[0x0]
80002dd2:	2e 22       	sub	r2,-30
80002dd4:	80 00       	ld.sh	r0,r0[0x0]
80002dd6:	28 54       	sub	r4,-123

80002dd8 <sysclk_init>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002dd8:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80002ddc:	d3 03       	ssrf	0x10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002dde:	e6 18 00 01 	andh	r8,0x1,COH
80002de2:	c0 21       	brne	80002de6 <sysclk_init+0xe>
      cpu_irq_enable();
80002de4:	d5 03       	csrf	0x10

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80002de6:	5e fc       	retal	r12

80002de8 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80002de8:	d4 01       	pushm	lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002dea:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80002dee:	d3 03       	ssrf	0x10
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80002df0:	a3 6c       	lsl	r12,0x2
80002df2:	fe 7a 14 20 	mov	r10,-60384
80002df6:	f8 0a 00 08 	add	r8,r12,r10
80002dfa:	70 0a       	ld.w	r10,r8[0x0]
	mask |= 1U << module_index;
80002dfc:	30 1e       	mov	lr,1
80002dfe:	fc 0b 09 4b 	lsl	r11,lr,r11
80002e02:	14 4b       	or	r11,r10
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80002e04:	32 0a       	mov	r10,32
80002e06:	ea 1a aa 00 	orh	r10,0xaa00
80002e0a:	14 0c       	add	r12,r10
80002e0c:	fe 7a 14 00 	mov	r10,-60416
80002e10:	f5 4c 00 58 	st.w	r10[88],r12
	*(&AVR32_PM.cpumask + bus_id) = mask;
80002e14:	91 0b       	st.w	r8[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002e16:	12 98       	mov	r8,r9
80002e18:	e6 18 00 01 	andh	r8,0x1,COH
80002e1c:	c0 21       	brne	80002e20 <sysclk_priv_enable_module+0x38>
      cpu_irq_enable();
80002e1e:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002e20:	d8 02       	popm	pc

80002e22 <spi_read_packet>:
#endif
}

status_code_t spi_read_packet(volatile avr32_spi_t *spi,
		uint8_t *data, size_t len)
{
80002e22:	eb cd 40 80 	pushm	r7,lr
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
80002e26:	58 0a       	cp.w	r10,0
80002e28:	c0 61       	brne	80002e34 <spi_read_packet+0x12>
80002e2a:	c2 28       	rjmp	80002e6e <spi_read_packet+0x4c>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002e2c:	58 08       	cp.w	r8,0
80002e2e:	c1 d0       	breq	80002e68 <spi_read_packet+0x46>
80002e30:	20 18       	sub	r8,1
80002e32:	c0 68       	rjmp	80002e3e <spi_read_packet+0x1c>
80002e34:	e0 6e 3a 98 	mov	lr,15000
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80002e38:	e0 67 00 ff 	mov	r7,255
80002e3c:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002e3e:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002e40:	e2 19 00 02 	andl	r9,0x2,COH
80002e44:	cf 40       	breq	80002e2c <spi_read_packet+0xa>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80002e46:	99 37       	st.w	r12[0xc],r7
80002e48:	1c 98       	mov	r8,lr
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
80002e4a:	c0 48       	rjmp	80002e52 <spi_read_packet+0x30>
			if (!timeout--) {
80002e4c:	58 08       	cp.w	r8,0
80002e4e:	c0 d0       	breq	80002e68 <spi_read_packet+0x46>
80002e50:	20 18       	sub	r8,1
 *
 * \return \c 1 if the SPI Receiver is ready, otherwise \c 0.
 */
static inline bool spi_is_rx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr &
80002e52:	78 49       	ld.w	r9,r12[0x10]
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
80002e54:	e2 19 02 01 	andl	r9,0x201,COH
80002e58:	e0 49 02 01 	cp.w	r9,513
80002e5c:	cf 81       	brne	80002e4c <spi_read_packet+0x2a>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
80002e5e:	78 28       	ld.w	r8,r12[0x8]
			if (!timeout--) {
				return ERR_TIMEOUT;
			}
		}
		spi_read_single(spi,&val);
		data[i] = val;
80002e60:	16 c8       	st.b	r11++,r8
		i++;
		len--;
80002e62:	20 1a       	sub	r10,1
		uint8_t *data, size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
80002e64:	ce c1       	brne	80002e3c <spi_read_packet+0x1a>
80002e66:	c0 48       	rjmp	80002e6e <spi_read_packet+0x4c>
80002e68:	3f dc       	mov	r12,-3
80002e6a:	e3 cd 80 80 	ldm	sp++,r7,pc
80002e6e:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0

80002e72 <spi_write_packet>:
	return STATUS_OK;
}

status_code_t spi_write_packet(volatile avr32_spi_t *spi, const uint8_t *data,
		size_t len)
{
80002e72:	d4 01       	pushm	lr
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
80002e74:	58 0a       	cp.w	r10,0
80002e76:	c0 81       	brne	80002e86 <spi_write_packet+0x14>
80002e78:	c1 28       	rjmp	80002e9c <spi_write_packet+0x2a>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002e7a:	58 08       	cp.w	r8,0
80002e7c:	c0 31       	brne	80002e82 <spi_write_packet+0x10>
80002e7e:	3f dc       	mov	r12,-3
80002e80:	d8 02       	popm	pc
80002e82:	20 18       	sub	r8,1
80002e84:	c0 48       	rjmp	80002e8c <spi_write_packet+0x1a>
80002e86:	e0 6e 3a 98 	mov	lr,15000
80002e8a:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002e8c:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002e8e:	e2 19 00 02 	andl	r9,0x2,COH
80002e92:	cf 40       	breq	80002e7a <spi_write_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80002e94:	17 38       	ld.ub	r8,r11++
80002e96:	99 38       	st.w	r12[0xc],r8
			}
		}
		val = data[i];
		spi_write_single(spi,val);
		i++;
		len--;
80002e98:	20 1a       	sub	r10,1
		size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
80002e9a:	cf 81       	brne	80002e8a <spi_write_packet+0x18>
80002e9c:	d8 0a       	popm	pc,r12=0
80002e9e:	d7 03       	nop
	...

80002eac <checkPack>:
	escribir_linea_pc("*C\r\n");
	return;
}

uint8_t checkPack(config_package packet) //tampack es la cantidad de bytes del paquete hasta antes de EOT, para cdo lo hagamos variable
{
80002eac:	eb cd 00 10 	pushm	r4
80002eb0:	fa c4 ff fc 	sub	r4,sp,-4
80002eb4:	e9 39 00 09 	ld.ub	r9,r4[9]
80002eb8:	e9 3c 00 0a 	ld.ub	r12,r4[10]
	uint8_t i = 0; //cosa que no tome los SOH
	uint8_t lrc = 0;

	while(i < packet.tamPayload) {
80002ebc:	58 09       	cp.w	r9,0
80002ebe:	c0 e0       	breq	80002eda <checkPack+0x2e>
80002ec0:	e8 c8 ff fe 	sub	r8,r4,-2
	escribir_linea_pc(temps);
	escribir_linea_pc("*C\r\n");
	return;
}

uint8_t checkPack(config_package packet) //tampack es la cantidad de bytes del paquete hasta antes de EOT, para cdo lo hagamos variable
80002ec4:	2f d4       	sub	r4,-3
80002ec6:	20 19       	sub	r9,1
80002ec8:	5c 59       	castu.b	r9
80002eca:	e8 09 00 0b 	add	r11,r4,r9
80002ece:	30 09       	mov	r9,0
{
	uint8_t i = 0; //cosa que no tome los SOH
	uint8_t lrc = 0;

	while(i < packet.tamPayload) {
		lrc = lrc ^ packet.payload[i]; //este es el XOR
80002ed0:	11 3a       	ld.ub	r10,r8++
80002ed2:	f5 e9 20 09 	eor	r9,r10,r9
uint8_t checkPack(config_package packet) //tampack es la cantidad de bytes del paquete hasta antes de EOT, para cdo lo hagamos variable
{
	uint8_t i = 0; //cosa que no tome los SOH
	uint8_t lrc = 0;

	while(i < packet.tamPayload) {
80002ed6:	16 38       	cp.w	r8,r11
80002ed8:	cf c1       	brne	80002ed0 <checkPack+0x24>
80002eda:	f2 0c 18 00 	cp.b	r12,r9
	if (lrc == packet.lrc){
		return 1; //el LRC del paquete y el calculado son iguales
	}
	
	return 0; //el LRC del paquete y el calculado no coinciden
}
80002ede:	5f 0c       	sreq	r12
80002ee0:	e3 cd 00 10 	ldm	sp++,r4
80002ee4:	5e fc       	retal	r12
80002ee6:	d7 03       	nop

80002ee8 <unpack>:

void unpack()
{
80002ee8:	eb cd 40 e0 	pushm	r5-r7,lr
	uint8_t p = 0;
	uint8_t i = 0;
	
	p = ++pSOH;	
80002eec:	49 dc       	lddpc	r12,80002f60 <unpack+0x78>
80002eee:	19 86       	ld.ub	r6,r12[0x0]
80002ef0:	ec c8 ff ff 	sub	r8,r6,-1
80002ef4:	5c 58       	castu.b	r8
	tConfiguracion.addr = cola_PC[pSOH];
80002ef6:	49 c9       	lddpc	r9,80002f64 <unpack+0x7c>
80002ef8:	49 ca       	lddpc	r10,80002f68 <unpack+0x80>
80002efa:	f4 08 07 0b 	ld.ub	r11,r10[r8]
80002efe:	b2 8b       	st.b	r9[0x0],r11
	tConfiguracion.cmd = cola_PC[++pSOH];
80002f00:	f0 cb ff ff 	sub	r11,r8,-1
80002f04:	5c 5b       	castu.b	r11
80002f06:	b8 8b       	st.b	r12[0x0],r11
80002f08:	f4 0b 07 0b 	ld.ub	r11,r10[r11]
80002f0c:	b2 9b       	st.b	r9[0x1],r11
	tConfiguracion.lrc = cola_PC[--pEOT];
80002f0e:	49 8b       	lddpc	r11,80002f6c <unpack+0x84>
80002f10:	17 85       	ld.ub	r5,r11[0x0]
80002f12:	ea cc 00 01 	sub	r12,r5,1
80002f16:	5c 5c       	castu.b	r12
80002f18:	b6 8c       	st.b	r11[0x0],r12
80002f1a:	f4 0c 07 0a 	ld.ub	r10,r10[r12]
80002f1e:	f3 6a 00 0a 	st.b	r9[10],r10
			
	while(p < pEOT) {
80002f22:	f8 08 18 00 	cp.b	r8,r12
80002f26:	c0 33       	brcs	80002f2c <unpack+0x44>
80002f28:	30 06       	mov	r6,0
80002f2a:	c1 58       	rjmp	80002f54 <unpack+0x6c>
80002f2c:	30 09       	mov	r9,0
		tConfiguracion.payload[i++] = cola_PC[p++];
80002f2e:	48 e7       	lddpc	r7,80002f64 <unpack+0x7c>
80002f30:	48 ee       	lddpc	lr,80002f68 <unpack+0x80>
80002f32:	ee 09 00 0a 	add	r10,r7,r9
80002f36:	fc 08 07 0b 	ld.ub	r11,lr[r8]
80002f3a:	b4 ab       	st.b	r10[0x2],r11
80002f3c:	2f f9       	sub	r9,-1
80002f3e:	5c 59       	castu.b	r9
80002f40:	2f f8       	sub	r8,-1
80002f42:	5c 58       	castu.b	r8
	p = ++pSOH;	
	tConfiguracion.addr = cola_PC[pSOH];
	tConfiguracion.cmd = cola_PC[++pSOH];
	tConfiguracion.lrc = cola_PC[--pEOT];
			
	while(p < pEOT) {
80002f44:	f0 0c 18 00 	cp.b	r12,r8
80002f48:	fe 9b ff f5 	brhi	80002f32 <unpack+0x4a>
80002f4c:	20 25       	sub	r5,2
80002f4e:	ea 06 01 06 	sub	r6,r5,r6
80002f52:	5c 56       	castu.b	r6
		tConfiguracion.payload[i++] = cola_PC[p++];
	}
	tConfiguracion.tamPayload = i;
80002f54:	48 48       	lddpc	r8,80002f64 <unpack+0x7c>
80002f56:	f1 66 00 09 	st.b	r8[9],r6
}
80002f5a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002f5e:	00 00       	add	r0,r0
80002f60:	00 00       	add	r0,r0
80002f62:	06 45       	or	r5,r3
80002f64:	00 00       	add	r0,r0
80002f66:	06 36       	cp.w	r6,r3
80002f68:	00 00       	add	r0,r0
80002f6a:	07 48       	ld.w	r8,--r3
80002f6c:	00 00       	add	r0,r0
80002f6e:	06 35       	cp.w	r5,r3

80002f70 <tc_irq>:
__interrupt
#endif

// Existe la variable timer_eneable que controla la ejecucion de los procesos dentro de la interrupcion
static void tc_irq(void)
{
80002f70:	d4 01       	pushm	lr
	// Clear the interrupt flag. This is a side effect of reading the TC SR.
	tc_read_sr(EXAMPLE_TC, EXAMPLE_TC_CHANNEL);
80002f72:	30 0b       	mov	r11,0
80002f74:	fe 7c 5c 00 	mov	r12,-41984
80002f78:	f0 1f 00 17 	mcall	80002fd4 <tc_irq+0x64>

	tc_tick++;	// contador para controlar el tiempo de las interrupciones
80002f7c:	49 78       	lddpc	r8,80002fd8 <tc_irq+0x68>
80002f7e:	70 09       	ld.w	r9,r8[0x0]
80002f80:	2f f9       	sub	r9,-1
80002f82:	91 09       	st.w	r8[0x0],r9
	
	if (tc_tick < 20)
80002f84:	70 08       	ld.w	r8,r8[0x0]
80002f86:	59 38       	cp.w	r8,19
80002f88:	e0 8b 00 0c 	brhi	80002fa0 <tc_irq+0x30>
	{
		// la funcion toggle pin (parece) que pone el pin en 1
		gpio_toggle_pin(AVR32_PIN_PB09); // PB09 = led 3
80002f8c:	32 9c       	mov	r12,41
80002f8e:	f0 1f 00 14 	mcall	80002fdc <tc_irq+0x6c>
		gpio_toggle_pin(AVR32_PIN_PA04); // PA04 = led 1
80002f92:	30 4c       	mov	r12,4
80002f94:	f0 1f 00 12 	mcall	80002fdc <tc_irq+0x6c>
		gpio_toggle_pin(AVR32_PIN_PA11); // PA11 = led 2 
80002f98:	30 bc       	mov	r12,11
80002f9a:	f0 1f 00 11 	mcall	80002fdc <tc_irq+0x6c>
		return;
80002f9e:	c1 98       	rjmp	80002fd0 <tc_irq+0x60>
	}
	
	if (tc_tick == 21)	
80002fa0:	48 e8       	lddpc	r8,80002fd8 <tc_irq+0x68>
80002fa2:	70 08       	ld.w	r8,r8[0x0]
80002fa4:	59 58       	cp.w	r8,21
80002fa6:	c0 41       	brne	80002fae <tc_irq+0x3e>
		gpio_toggle_pin(AVR32_PIN_PB09);
80002fa8:	32 9c       	mov	r12,41
80002faa:	f0 1f 00 0d 	mcall	80002fdc <tc_irq+0x6c>
		
	if (tc_tick == 22)
80002fae:	48 b8       	lddpc	r8,80002fd8 <tc_irq+0x68>
80002fb0:	70 08       	ld.w	r8,r8[0x0]
80002fb2:	59 68       	cp.w	r8,22
80002fb4:	c0 41       	brne	80002fbc <tc_irq+0x4c>
		gpio_toggle_pin(AVR32_PIN_PA04);
80002fb6:	30 4c       	mov	r12,4
80002fb8:	f0 1f 00 09 	mcall	80002fdc <tc_irq+0x6c>
	
	if (tc_tick == 23)
80002fbc:	48 78       	lddpc	r8,80002fd8 <tc_irq+0x68>
80002fbe:	70 08       	ld.w	r8,r8[0x0]
80002fc0:	59 78       	cp.w	r8,23
80002fc2:	c0 71       	brne	80002fd0 <tc_irq+0x60>
	{
		gpio_toggle_pin(AVR32_PIN_PA11);	
80002fc4:	30 bc       	mov	r12,11
80002fc6:	f0 1f 00 06 	mcall	80002fdc <tc_irq+0x6c>
		tc_tick = 1;
80002fca:	30 19       	mov	r9,1
80002fcc:	48 38       	lddpc	r8,80002fd8 <tc_irq+0x68>
80002fce:	91 09       	st.w	r8[0x0],r9
	}
}
80002fd0:	d4 02       	popm	lr
80002fd2:	d6 03       	rete
80002fd4:	80 00       	ld.sh	r0,r0[0x0]
80002fd6:	29 fa       	sub	r10,-97
80002fd8:	00 00       	add	r0,r0
80002fda:	00 20       	rsub	r0,r0
80002fdc:	80 00       	ld.sh	r0,r0[0x0]
80002fde:	26 74       	sub	r4,103

80002fe0 <usart_int_handler_RS232>:
#endif


// Manejo INTERRUPCION UART
static void usart_int_handler_RS232(void)
{
80002fe0:	d4 01       	pushm	lr
80002fe2:	20 1d       	sub	sp,4
	// TDW sensor de temperatura -> RX UART2 Pin 24 MCU
	tc_stop(tc,EXAMPLE_TC_CHANNEL);
80002fe4:	30 0b       	mov	r11,0
80002fe6:	4a 08       	lddpc	r8,80003064 <usart_int_handler_RS232+0x84>
80002fe8:	70 0c       	ld.w	r12,r8[0x0]
80002fea:	f0 1f 00 20 	mcall	80003068 <usart_int_handler_RS232+0x88>
	
	uint8_t c=0;
80002fee:	fa cb ff fc 	sub	r11,sp,-4
80002ff2:	30 08       	mov	r8,0
80002ff4:	16 f8       	st.b	--r11,r8
	
	if (usart_read_char(&AVR32_USART2, &c) != USART_SUCCESS) //aqui lee el caracter por el puerto uart2
80002ff6:	fe 7c 38 00 	mov	r12,-51200
80002ffa:	f0 1f 00 1d 	mcall	8000306c <usart_int_handler_RS232+0x8c>
80002ffe:	c3 01       	brne	8000305e <usart_int_handler_RS232+0x7e>
		return;
	
	cola_PC[cola_PC_nw] = c;
80003000:	49 c8       	lddpc	r8,80003070 <usart_int_handler_RS232+0x90>
80003002:	11 89       	ld.ub	r9,r8[0x0]
80003004:	1b b8       	ld.ub	r8,sp[0x3]
80003006:	49 ca       	lddpc	r10,80003074 <usart_int_handler_RS232+0x94>
80003008:	f4 09 0b 08 	st.b	r10[r9],r8
	
	if (c == 0x01){		
8000300c:	30 1a       	mov	r10,1
8000300e:	f4 08 18 00 	cp.b	r8,r10
80003012:	c0 51       	brne	8000301c <usart_int_handler_RS232+0x3c>
		++pSOH;
80003014:	49 9a       	lddpc	r10,80003078 <usart_int_handler_RS232+0x98>
80003016:	15 8b       	ld.ub	r11,r10[0x0]
80003018:	2f fb       	sub	r11,-1
8000301a:	b4 8b       	st.b	r10[0x0],r11
	}
	
	if(pSOH == 0x03) {
8000301c:	49 7a       	lddpc	r10,80003078 <usart_int_handler_RS232+0x98>
8000301e:	15 8b       	ld.ub	r11,r10[0x0]
80003020:	30 3a       	mov	r10,3
80003022:	f4 0b 18 00 	cp.b	r11,r10
80003026:	c0 31       	brne	8000302c <usart_int_handler_RS232+0x4c>
			pSOH = cola_PC_nw;
80003028:	49 4a       	lddpc	r10,80003078 <usart_int_handler_RS232+0x98>
8000302a:	b4 89       	st.b	r10[0x0],r9
	}
	
	if (c == 0x04) {
8000302c:	30 4a       	mov	r10,4
8000302e:	f4 08 18 00 	cp.b	r8,r10
80003032:	c0 61       	brne	8000303e <usart_int_handler_RS232+0x5e>
		pEOT = cola_PC_nw;
80003034:	49 28       	lddpc	r8,8000307c <usart_int_handler_RS232+0x9c>
80003036:	b0 89       	st.b	r8[0x0],r9
		configuracion = true;
80003038:	30 1a       	mov	r10,1
8000303a:	49 28       	lddpc	r8,80003080 <usart_int_handler_RS232+0xa0>
8000303c:	b0 8a       	st.b	r8[0x0],r10
	}
	
	cola_PC_nw++;
8000303e:	2f f9       	sub	r9,-1
80003040:	48 c8       	lddpc	r8,80003070 <usart_int_handler_RS232+0x90>
80003042:	b0 89       	st.b	r8[0x0],r9
	
	if (cola_PC_nw >= tamano_cola)
80003044:	3c 78       	mov	r8,-57
80003046:	f0 09 18 00 	cp.b	r9,r8
8000304a:	e0 88 00 05 	brls	80003054 <usart_int_handler_RS232+0x74>
		cola_PC_nw = 0;
8000304e:	30 09       	mov	r9,0
80003050:	48 88       	lddpc	r8,80003070 <usart_int_handler_RS232+0x90>
80003052:	b0 89       	st.b	r8[0x0],r9
	
	tc_start(tc,EXAMPLE_TC_CHANNEL);
80003054:	30 0b       	mov	r11,0
80003056:	48 48       	lddpc	r8,80003064 <usart_int_handler_RS232+0x84>
80003058:	70 0c       	ld.w	r12,r8[0x0]
8000305a:	f0 1f 00 0b 	mcall	80003084 <usart_int_handler_RS232+0xa4>
	
	return;
}
8000305e:	2f fd       	sub	sp,-4
80003060:	d4 02       	popm	lr
80003062:	d6 03       	rete
80003064:	00 00       	add	r0,r0
80003066:	00 10       	sub	r0,r0
80003068:	80 00       	ld.sh	r0,r0[0x0]
8000306a:	29 e8       	sub	r8,-98
8000306c:	80 00       	ld.sh	r0,r0[0x0]
8000306e:	2b e4       	sub	r4,-66
80003070:	00 00       	add	r0,r0
80003072:	06 43       	or	r3,r3
80003074:	00 00       	add	r0,r0
80003076:	07 48       	ld.w	r8,--r3
80003078:	00 00       	add	r0,r0
8000307a:	06 45       	or	r5,r3
8000307c:	00 00       	add	r0,r0
8000307e:	06 35       	cp.w	r5,r3
80003080:	00 00       	add	r0,r0
80003082:	06 44       	or	r4,r3
80003084:	80 00       	ld.sh	r0,r0[0x0]
80003086:	29 d6       	sub	r6,-99

80003088 <leer_temp>:
	int estado_usart2 = usart_init_rs232(&AVR32_USART2, &usart_opt, sysclk_get_peripheral_bus_hz(&AVR32_USART2));	
	return estado_usart2;
}

void leer_temp(char* temps)
{
80003088:	eb cd 40 80 	pushm	r7,lr
8000308c:	20 6d       	sub	sp,24
8000308e:	18 97       	mov	r7,r12
	double temp = 0;
	twim_package_t packet_received;
	uint8_t read_data[2];
	float temperature = 0;
	
	read_data[0] = read_data[1] = 0;
80003090:	30 08       	mov	r8,0
80003092:	ba 98       	st.b	sp[0x1],r8
80003094:	ba 88       	st.b	sp[0x0],r8
	
	status_code_t status;
	// TWI chip address to communicate with
	packet_received.chip = TARGET_ADDRESS;
80003096:	34 89       	mov	r9,72
80003098:	50 19       	stdsp	sp[0x4],r9
	
	// Where to find the data to be written
	packet_received.buffer = read_data;
8000309a:	50 3d       	stdsp	sp[0xc],sp
	
	// How many bytes do we want to read
	packet_received.length = AT30TSE_TEMPERATURE_REG_SIZE;
8000309c:	30 29       	mov	r9,2
8000309e:	50 49       	stdsp	sp[0x10],r9
	
	//! Transfer direction
	//packet_received.read = true;
	
	// Registry Address
	packet_received.addr[0] = AT30TSE_TEMPERATURE_REG;
800030a0:	fb 68 00 08 	st.b	sp[8],r8
	
	// # of BYTES for Address
	packet_received.addr_length = 1;
800030a4:	30 18       	mov	r8,1
800030a6:	fb 68 00 0b 	st.b	sp[11],r8
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read (volatile avr32_twi_t *twim,
		const twi_package_t *package)
{
	return (twim_read_packet (twim, package));
800030aa:	fa cb ff fc 	sub	r11,sp,-4
800030ae:	fe 7c 44 00 	mov	r12,-48128
800030b2:	f0 1f 00 39 	mcall	80003194 <leer_temp+0x10c>
	//print_dbg ("Reading data from TARGET\r\n");
	// Read data from TARGET
	status = twi_master_read(&AVR32_TWIM0, &packet_received);
	
	
	if (status == STATUS_OK)
800030b6:	c6 61       	brne	80003182 <leer_temp+0xfa>
	{
		uint16_t data = (read_data[0] << 8) | read_data[1];
800030b8:	1b 89       	ld.ub	r9,sp[0x0]
800030ba:	1b 98       	ld.ub	r8,sp[0x1]
800030bc:	f1 e9 10 88 	or	r8,r8,r9<<0x8
800030c0:	5c 88       	casts.h	r8
		int8_t sign = 1;

		//Check if negative and clear sign bit.
		if (data & (1 << 15)) {
800030c2:	30 09       	mov	r9,0
800030c4:	f2 08 19 00 	cp.h	r8,r9
800030c8:	c0 35       	brlt	800030ce <leer_temp+0x46>
800030ca:	30 1b       	mov	r11,1
800030cc:	c0 58       	rjmp	800030d6 <leer_temp+0x4e>
			sign *= -1;
			data &= ~(1 << 15);
800030ce:	f1 d8 c0 0f 	bfextu	r8,r8,0x0,0xf
800030d2:	e0 6b 00 ff 	mov	r11,255
		}
		
		
		// Convert to temperature.
		switch (resolution) {
800030d6:	4b 19       	lddpc	r9,80003198 <leer_temp+0x110>
800030d8:	13 89       	ld.ub	r9,r9[0x0]
800030da:	30 1a       	mov	r10,1
800030dc:	f4 09 18 00 	cp.b	r9,r10
800030e0:	c1 c0       	breq	80003118 <leer_temp+0x90>
800030e2:	58 09       	cp.w	r9,0
800030e4:	c0 b0       	breq	800030fa <leer_temp+0x72>
800030e6:	30 2a       	mov	r10,2
800030e8:	f4 09 18 00 	cp.b	r9,r10
800030ec:	c2 50       	breq	80003136 <leer_temp+0xae>
800030ee:	30 3a       	mov	r10,3
800030f0:	f4 09 18 00 	cp.b	r9,r10
800030f4:	c3 00       	breq	80003154 <leer_temp+0xcc>
800030f6:	30 0c       	mov	r12,0
800030f8:	c3 c8       	rjmp	80003170 <leer_temp+0xe8>
			case AT30TSE_CONFIG_RES_9_bit:
			data = (data >> 7);
			temperature = data * sign * 0.5;
800030fa:	f1 d8 c0 e9 	bfextu	r8,r8,0x7,0x9
800030fe:	5c 6b       	casts.b	r11
80003100:	f0 0b 02 4c 	mul	r12,r8,r11
80003104:	f0 1f 00 26 	mcall	8000319c <leer_temp+0x114>
80003108:	30 08       	mov	r8,0
8000310a:	fc 19 3f e0 	movh	r9,0x3fe0
8000310e:	f0 1f 00 25 	mcall	800031a0 <leer_temp+0x118>
80003112:	f0 1f 00 25 	mcall	800031a4 <leer_temp+0x11c>
			break;
80003116:	c2 d8       	rjmp	80003170 <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_10_bit:
			data = (data >> 6);
			temperature = data * sign * 0.25;
80003118:	f1 d8 c0 ca 	bfextu	r8,r8,0x6,0xa
8000311c:	5c 6b       	casts.b	r11
8000311e:	f0 0b 02 4c 	mul	r12,r8,r11
80003122:	f0 1f 00 1f 	mcall	8000319c <leer_temp+0x114>
80003126:	30 08       	mov	r8,0
80003128:	fc 19 3f d0 	movh	r9,0x3fd0
8000312c:	f0 1f 00 1d 	mcall	800031a0 <leer_temp+0x118>
80003130:	f0 1f 00 1d 	mcall	800031a4 <leer_temp+0x11c>
			break;
80003134:	c1 e8       	rjmp	80003170 <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_11_bit:
			data = (data >> 5);
			temperature = data * sign * 0.125;
80003136:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
8000313a:	5c 6b       	casts.b	r11
8000313c:	f0 0b 02 4c 	mul	r12,r8,r11
80003140:	f0 1f 00 17 	mcall	8000319c <leer_temp+0x114>
80003144:	30 08       	mov	r8,0
80003146:	fc 19 3f c0 	movh	r9,0x3fc0
8000314a:	f0 1f 00 16 	mcall	800031a0 <leer_temp+0x118>
8000314e:	f0 1f 00 16 	mcall	800031a4 <leer_temp+0x11c>
			break;
80003152:	c0 f8       	rjmp	80003170 <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_12_bit:
			data = (data >> 4);
			temperature = data * sign * 0.0625;
80003154:	f1 d8 c0 8c 	bfextu	r8,r8,0x4,0xc
80003158:	5c 6b       	casts.b	r11
8000315a:	f0 0b 02 4c 	mul	r12,r8,r11
8000315e:	f0 1f 00 10 	mcall	8000319c <leer_temp+0x114>
80003162:	30 08       	mov	r8,0
80003164:	fc 19 3f b0 	movh	r9,0x3fb0
80003168:	f0 1f 00 0e 	mcall	800031a0 <leer_temp+0x118>
8000316c:	f0 1f 00 0e 	mcall	800031a4 <leer_temp+0x11c>
			default:
			break;
		}
		
		
		sprintf(temps,"%.1f",temperature);
80003170:	f0 1f 00 0e 	mcall	800031a8 <leer_temp+0x120>
80003174:	bb 2b       	st.d	--sp,r10
80003176:	48 eb       	lddpc	r11,800031ac <leer_temp+0x124>
80003178:	0e 9c       	mov	r12,r7
8000317a:	f0 1f 00 0e 	mcall	800031b0 <leer_temp+0x128>
8000317e:	2f ed       	sub	sp,-8
80003180:	c0 68       	rjmp	8000318c <leer_temp+0x104>
		
	}
	
	else
		sprintf(temps,"%s","X");
80003182:	30 2a       	mov	r10,2
80003184:	48 cb       	lddpc	r11,800031b4 <leer_temp+0x12c>
80003186:	0e 9c       	mov	r12,r7
80003188:	f0 1f 00 0c 	mcall	800031b8 <leer_temp+0x130>
}
8000318c:	2f ad       	sub	sp,-24
8000318e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003192:	00 00       	add	r0,r0
80003194:	80 00       	ld.sh	r0,r0[0x0]
80003196:	22 30       	sub	r0,35
80003198:	00 00       	add	r0,r0
8000319a:	00 24       	rsub	r4,r0
8000319c:	80 00       	ld.sh	r0,r0[0x0]
8000319e:	38 94       	mov	r4,-119
800031a0:	80 00       	ld.sh	r0,r0[0x0]
800031a2:	36 b8       	mov	r8,107
800031a4:	80 00       	ld.sh	r0,r0[0x0]
800031a6:	39 d4       	mov	r4,-99
800031a8:	80 00       	ld.sh	r0,r0[0x0]
800031aa:	39 74       	mov	r4,-105
800031ac:	80 00       	ld.sh	r0,r0[0x0]
800031ae:	95 4c       	st.w	r10[0x10],r12
800031b0:	80 00       	ld.sh	r0,r0[0x0]
800031b2:	3e 0c       	mov	r12,-32
800031b4:	80 00       	ld.sh	r0,r0[0x0]
800031b6:	95 54       	st.w	r10[0x14],r4
800031b8:	80 00       	ld.sh	r0,r0[0x0]
800031ba:	3c c2       	mov	r2,-52

800031bc <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
800031bc:	d4 01       	pushm	lr
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
800031be:	18 9b       	mov	r11,r12
800031c0:	30 2c       	mov	r12,2
800031c2:	f0 1f 00 02 	mcall	800031c8 <sysclk_enable_pba_module+0xc>
}
800031c6:	d8 02       	popm	pc
800031c8:	80 00       	ld.sh	r0,r0[0x0]
800031ca:	2d e8       	sub	r8,-34

800031cc <rs_232_init_usart>:
	gpio_enable_module(COMPORT0_GPIO_MAP,sizeof(COMPORT0_GPIO_MAP) / sizeof (COMPORT0_GPIO_MAP[0]));
}


int rs_232_init_usart()
{
800031cc:	d4 01       	pushm	lr
		case AVR32_USART1_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART1);
			break;

		case AVR32_USART2_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART2);
800031ce:	30 bc       	mov	r12,11
800031d0:	f0 1f 00 05 	mcall	800031e4 <rs_232_init_usart+0x18>
	sysclk_enable_peripheral_clock(&AVR32_USART2);	
	int estado_usart2 = usart_init_rs232(&AVR32_USART2, &usart_opt, sysclk_get_peripheral_bus_hz(&AVR32_USART2));	
800031d4:	e0 7a c1 38 	mov	r10,115000
800031d8:	48 4b       	lddpc	r11,800031e8 <rs_232_init_usart+0x1c>
800031da:	fe 7c 38 00 	mov	r12,-51200
800031de:	f0 1f 00 04 	mcall	800031ec <rs_232_init_usart+0x20>
	return estado_usart2;
}
800031e2:	d8 02       	popm	pc
800031e4:	80 00       	ld.sh	r0,r0[0x0]
800031e6:	31 bc       	mov	r12,27
800031e8:	00 00       	add	r0,r0
800031ea:	00 14       	sub	r4,r0
800031ec:	80 00       	ld.sh	r0,r0[0x0]
800031ee:	2c 58       	sub	r8,-59

800031f0 <rs_232_init_pins>:
	//

}

void rs_232_init_pins(void)
{
800031f0:	d4 01       	pushm	lr
800031f2:	20 4d       	sub	sp,16
	gpio_map_t COMPORT0_GPIO_MAP =
	{
		{ USART2_RX_PIN, USART2_RX_FUNCTION },
		{ USART2_TX_PIN, USART2_TX_FUNCTION }
	};
800031f4:	48 88       	lddpc	r8,80003214 <rs_232_init_pins+0x24>
800031f6:	1a 9c       	mov	r12,sp
800031f8:	70 09       	ld.w	r9,r8[0x0]
800031fa:	50 09       	stdsp	sp[0x0],r9
800031fc:	70 19       	ld.w	r9,r8[0x4]
800031fe:	50 19       	stdsp	sp[0x4],r9
80003200:	70 29       	ld.w	r9,r8[0x8]
80003202:	50 29       	stdsp	sp[0x8],r9
80003204:	70 38       	ld.w	r8,r8[0xc]
80003206:	50 38       	stdsp	sp[0xc],r8

	gpio_enable_module(COMPORT0_GPIO_MAP,sizeof(COMPORT0_GPIO_MAP) / sizeof (COMPORT0_GPIO_MAP[0]));
80003208:	30 2b       	mov	r11,2
8000320a:	f0 1f 00 04 	mcall	80003218 <rs_232_init_pins+0x28>
}
8000320e:	2f cd       	sub	sp,-16
80003210:	d8 02       	popm	pc
80003212:	00 00       	add	r0,r0
80003214:	80 00       	ld.sh	r0,r0[0x0]
80003216:	97 e0       	st.w	r11[0x38],r0
80003218:	80 00       	ld.sh	r0,r0[0x0]
8000321a:	25 8c       	sub	r12,88

8000321c <init_i2c_pins>:
		gpio_configure_pin(LED_2, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
		gpio_configure_pin(LED_3, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
}

void init_i2c_pins(void)
{
8000321c:	d4 01       	pushm	lr
8000321e:	20 4d       	sub	sp,16
	const gpio_map_t TWI_GPIO_MAP = {
		{AVR32_TWIMS0_TWCK_0_3_PIN, AVR32_TWIMS0_TWCK_0_3_FUNCTION},
		{AVR32_TWIMS0_TWD_0_1_PIN, AVR32_TWIMS0_TWD_0_1_FUNCTION}
	};
80003220:	48 88       	lddpc	r8,80003240 <init_i2c_pins+0x24>
80003222:	1a 9c       	mov	r12,sp
80003224:	70 09       	ld.w	r9,r8[0x0]
80003226:	50 09       	stdsp	sp[0x0],r9
80003228:	70 19       	ld.w	r9,r8[0x4]
8000322a:	50 19       	stdsp	sp[0x4],r9
8000322c:	70 29       	ld.w	r9,r8[0x8]
8000322e:	50 29       	stdsp	sp[0x8],r9
80003230:	70 38       	ld.w	r8,r8[0xc]
80003232:	50 38       	stdsp	sp[0xc],r8

	gpio_enable_module (TWI_GPIO_MAP,
80003234:	30 2b       	mov	r11,2
80003236:	f0 1f 00 04 	mcall	80003244 <init_i2c_pins+0x28>
			sizeof (TWI_GPIO_MAP) / sizeof (TWI_GPIO_MAP[0]));
			
}
8000323a:	2f cd       	sub	sp,-16
8000323c:	d8 02       	popm	pc
8000323e:	00 00       	add	r0,r0
80003240:	80 00       	ld.sh	r0,r0[0x0]
80003242:	95 3c       	st.w	r10[0xc],r12
80003244:	80 00       	ld.sh	r0,r0[0x0]
80003246:	25 8c       	sub	r12,88

80003248 <spi_init_pins>:
	tc_start(tc, EXAMPLE_TC_CHANNEL);
}


void spi_init_pins(void)
{
80003248:	d4 01       	pushm	lr
8000324a:	20 8d       	sub	sp,32
	{
		{SPI_SCK_PIN,  SPI_SCK_FUNCTION },  // SPI Clock.
		{SPI_MISO_PIN, SPI_MISO_FUNCTION},  // MISO.
		{SPI_MOSI_PIN, SPI_MOSI_FUNCTION},  // MOSI.
		{SPI_CS_PIN, SPI_CS_FUNCTION}  // CS.
	};
8000324c:	48 d8       	lddpc	r8,80003280 <spi_init_pins+0x38>
8000324e:	1a 9c       	mov	r12,sp
80003250:	70 09       	ld.w	r9,r8[0x0]
80003252:	50 09       	stdsp	sp[0x0],r9
80003254:	70 19       	ld.w	r9,r8[0x4]
80003256:	50 19       	stdsp	sp[0x4],r9
80003258:	70 29       	ld.w	r9,r8[0x8]
8000325a:	50 29       	stdsp	sp[0x8],r9
8000325c:	70 39       	ld.w	r9,r8[0xc]
8000325e:	50 39       	stdsp	sp[0xc],r9
80003260:	fa c9 ff f0 	sub	r9,sp,-16
80003264:	2f 08       	sub	r8,-16
80003266:	70 0a       	ld.w	r10,r8[0x0]
80003268:	93 0a       	st.w	r9[0x0],r10
8000326a:	70 1a       	ld.w	r10,r8[0x4]
8000326c:	93 1a       	st.w	r9[0x4],r10
8000326e:	70 2a       	ld.w	r10,r8[0x8]
80003270:	93 2a       	st.w	r9[0x8],r10
80003272:	70 38       	ld.w	r8,r8[0xc]
80003274:	93 38       	st.w	r9[0xc],r8

	gpio_enable_module( SPI_GPIO_MAP,sizeof (SPI_GPIO_MAP) / sizeof (SPI_GPIO_MAP[0]));
80003276:	30 4b       	mov	r11,4
80003278:	f0 1f 00 03 	mcall	80003284 <spi_init_pins+0x3c>
}
8000327c:	2f 8d       	sub	sp,-32
8000327e:	d8 02       	popm	pc
80003280:	80 00       	ld.sh	r0,r0[0x0]
80003282:	95 18       	st.w	r10[0x4],r8
80003284:	80 00       	ld.sh	r0,r0[0x0]
80003286:	25 8c       	sub	r12,88

80003288 <led_init_pins>:
	spi_selectionMode(AT86RFX_SPI, 0, 0, 0);
	spi_enable(AT86RFX_SPI);
}

void led_init_pins(void)
{
80003288:	d4 01       	pushm	lr
		gpio_configure_pin(LED_1, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));	
8000328a:	30 5b       	mov	r11,5
8000328c:	30 4c       	mov	r12,4
8000328e:	f0 1f 00 06 	mcall	800032a4 <led_init_pins+0x1c>
		gpio_configure_pin(LED_2, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
80003292:	30 5b       	mov	r11,5
80003294:	30 bc       	mov	r12,11
80003296:	f0 1f 00 04 	mcall	800032a4 <led_init_pins+0x1c>
		gpio_configure_pin(LED_3, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
8000329a:	30 5b       	mov	r11,5
8000329c:	32 9c       	mov	r12,41
8000329e:	f0 1f 00 02 	mcall	800032a4 <led_init_pins+0x1c>
}
800032a2:	d8 02       	popm	pc
800032a4:	80 00       	ld.sh	r0,r0[0x0]
800032a6:	25 bc       	sub	r12,91

800032a8 <init_rf_pins>:
		escribir_linea_pc("Sensor Temp:\tFAILED\r\n");
	}
} 

void init_rf_pins(void)
{
800032a8:	d4 01       	pushm	lr
	//Configuracion de los pines para SPI
	spi_init_pins();
800032aa:	f0 1f 00 08 	mcall	800032c8 <init_rf_pins+0x20>

	//PIN para interrupcion externa RF PA13-> IRQ2
	gpio_configure_pin (AVR32_PIN_PA13, (GPIO_DIR_INPUT | GPIO_PULL_UP)); // PA13 IRQ2
800032ae:	30 4b       	mov	r11,4
800032b0:	30 dc       	mov	r12,13
800032b2:	f0 1f 00 07 	mcall	800032cc <init_rf_pins+0x24>
	gpio_enable_module_pin(AVR32_EIC_EXTINT_2_0_PIN, AVR32_EIC_EXTINT_2_0_FUNCTION); // Habilito interrupcion externa con este pin
800032b6:	30 6b       	mov	r11,6
800032b8:	30 dc       	mov	r12,13
800032ba:	f0 1f 00 06 	mcall	800032d0 <init_rf_pins+0x28>
	//	gpio_enable_pin_interrupt(AT86RFX_IRQ_PIN, GPIO_RISING_EDGE);
	gpio_clear_pin_interrupt_flag(AT86RFX_IRQ_PIN);
800032be:	30 dc       	mov	r12,13
800032c0:	f0 1f 00 05 	mcall	800032d4 <init_rf_pins+0x2c>

	// 	gpio_configure_pin(AT86RFX_RST_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
	// 	gpio_configure_pin(AT86RFX_SLP_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
	//

}
800032c4:	d8 02       	popm	pc
800032c6:	00 00       	add	r0,r0
800032c8:	80 00       	ld.sh	r0,r0[0x0]
800032ca:	32 48       	mov	r8,36
800032cc:	80 00       	ld.sh	r0,r0[0x0]
800032ce:	25 bc       	sub	r12,91
800032d0:	80 00       	ld.sh	r0,r0[0x0]
800032d2:	24 f8       	sub	r8,79
800032d4:	80 00       	ld.sh	r0,r0[0x0]
800032d6:	26 8a       	sub	r10,104

800032d8 <escribir_linea_pc>:
	
	return;
}

void escribir_linea_pc (char *str)
{
800032d8:	d4 01       	pushm	lr
	usart_write_line(&AVR32_USART2,str);
800032da:	18 9b       	mov	r11,r12
800032dc:	fe 7c 38 00 	mov	r12,-51200
800032e0:	f0 1f 00 02 	mcall	800032e8 <escribir_linea_pc+0x10>
}
800032e4:	d8 02       	popm	pc
800032e6:	00 00       	add	r0,r0
800032e8:	80 00       	ld.sh	r0,r0[0x0]
800032ea:	2c 08       	sub	r8,-64

800032ec <eic_int_handler2>:

// Manejo INTERRUPCION externa 2 (RF)

// PA13/GPIO 13/GLOC-OUT[0]/GLOC-IN[7]/TC0-A0/SCIF-GCLK[2]/PWMA-PWMA[13]/CAT-SMP/EIC-EXTINT[2]/CAT-CSA[0]/XIN32_2
static void eic_int_handler2(void)
{
800032ec:	eb cd 40 80 	pushm	r7,lr
	IRQ_STATUS = pal_trx_reg_read(RG_IRQ_STATUS) & 0x0C;
800032f0:	30 fc       	mov	r12,15
800032f2:	f0 1f 00 11 	mcall	80003334 <eic_int_handler2+0x48>
800032f6:	49 17       	lddpc	r7,80003338 <eic_int_handler2+0x4c>
800032f8:	e2 1c 00 0c 	andl	r12,0xc,COH
800032fc:	ae 8c       	st.b	r7[0x0],r12
			
	// Interrupt Line must be cleared to enable
	eic_clear_interrupt_line(&AVR32_EIC, AVR32_EIC_INT2);
800032fe:	30 2b       	mov	r11,2
80003300:	fe 7c 24 00 	mov	r12,-56320
80003304:	f0 1f 00 0e 	mcall	8000333c <eic_int_handler2+0x50>
	
	switch (IRQ_STATUS){
80003308:	0f 89       	ld.ub	r9,r7[0x0]
8000330a:	30 48       	mov	r8,4
8000330c:	f0 09 18 00 	cp.b	r9,r8
80003310:	c0 f1       	brne	8000332e <eic_int_handler2+0x42>
		case TRX_IRQ_RX_START:
			escribir_linea_pc("\n\n --> Trama recibida :) :) \r\n");
80003312:	48 cc       	lddpc	r12,80003340 <eic_int_handler2+0x54>
80003314:	f0 1f 00 0c 	mcall	80003344 <eic_int_handler2+0x58>
			spi_read_single(&AVR32_SPI,&colaRX[contadorRX++]);
80003318:	48 c9       	lddpc	r9,80003348 <eic_int_handler2+0x5c>
8000331a:	13 88       	ld.ub	r8,r9[0x0]
8000331c:	f0 ca ff ff 	sub	r10,r8,-1
80003320:	b2 8a       	st.b	r9[0x0],r10
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
80003322:	fe 79 40 00 	mov	r9,-49152
80003326:	72 2a       	ld.w	r10,r9[0x8]
 * \param data   Data to read
 *
 */
static inline void spi_read_single(volatile avr32_spi_t *spi, uint8_t *data)
{
	*data = (uint8_t)spi_get(spi);
80003328:	48 99       	lddpc	r9,8000334c <eic_int_handler2+0x60>
8000332a:	f2 08 0b 0a 	st.b	r9[r8],r10
		break;
	}
}
8000332e:	e3 cd 40 80 	ldm	sp++,r7,lr
80003332:	d6 03       	rete
80003334:	80 00       	ld.sh	r0,r0[0x0]
80003336:	2d 64       	sub	r4,-42
80003338:	00 00       	add	r0,r0
8000333a:	08 10       	sub	r0,r4
8000333c:	80 00       	ld.sh	r0,r0[0x0]
8000333e:	24 dc       	sub	r12,77
80003340:	80 00       	ld.sh	r0,r0[0x0]
80003342:	95 58       	st.w	r10[0x14],r8
80003344:	80 00       	ld.sh	r0,r0[0x0]
80003346:	32 d8       	mov	r8,45
80003348:	00 00       	add	r0,r0
8000334a:	06 34       	cp.w	r4,r3
8000334c:	00 00       	add	r0,r0
8000334e:	06 80       	andn	r0,r3

80003350 <getTemperature>:
	cpu_irq_enable();
	Enable_global_interrupt();
}

void getTemperature()
{
80003350:	eb cd 40 80 	pushm	r7,lr
80003354:	20 3d       	sub	sp,12
	char temps[10] = "\0";
80003356:	49 18       	lddpc	r8,80003398 <getTemperature+0x48>
80003358:	90 08       	ld.sh	r8,r8[0x0]
8000335a:	ba 08       	st.h	sp[0x0],r8
8000335c:	fa c8 ff fe 	sub	r8,sp,-2
80003360:	30 09       	mov	r9,0
80003362:	b0 09       	st.h	r8[0x0],r9
80003364:	fa c8 ff fc 	sub	r8,sp,-4
80003368:	b0 09       	st.h	r8[0x0],r9
8000336a:	fa c8 ff fa 	sub	r8,sp,-6
8000336e:	b0 09       	st.h	r8[0x0],r9
80003370:	fa c8 ff f8 	sub	r8,sp,-8
80003374:	b0 09       	st.h	r8[0x0],r9
	leer_temp(temps);
80003376:	1a 97       	mov	r7,sp
80003378:	1a 9c       	mov	r12,sp
8000337a:	f0 1f 00 09 	mcall	8000339c <getTemperature+0x4c>
	escribir_linea_pc("Temp: ");
8000337e:	48 9c       	lddpc	r12,800033a0 <getTemperature+0x50>
80003380:	f0 1f 00 09 	mcall	800033a4 <getTemperature+0x54>
	escribir_linea_pc(temps);
80003384:	1a 9c       	mov	r12,sp
80003386:	f0 1f 00 08 	mcall	800033a4 <getTemperature+0x54>
	escribir_linea_pc("*C\r\n");
8000338a:	48 8c       	lddpc	r12,800033a8 <getTemperature+0x58>
8000338c:	f0 1f 00 06 	mcall	800033a4 <getTemperature+0x54>
	return;
}
80003390:	2f dd       	sub	sp,-12
80003392:	e3 cd 80 80 	ldm	sp++,r7,pc
80003396:	00 00       	add	r0,r0
80003398:	80 00       	ld.sh	r0,r0[0x0]
8000339a:	2e a0       	sub	r0,-22
8000339c:	80 00       	ld.sh	r0,r0[0x0]
8000339e:	30 88       	mov	r8,8
800033a0:	80 00       	ld.sh	r0,r0[0x0]
800033a2:	95 78       	st.w	r10[0x1c],r8
800033a4:	80 00       	ld.sh	r0,r0[0x0]
800033a6:	32 d8       	mov	r8,45
800033a8:	80 00       	ld.sh	r0,r0[0x0]
800033aa:	95 80       	st.w	r10[0x20],r0

800033ac <modeConfig>:
	}
	tConfiguracion.tamPayload = i;
}

void modeConfig()
{
800033ac:	d4 01       	pushm	lr
	if (!checkPack(tConfiguracion))
800033ae:	20 3d       	sub	sp,12
800033b0:	30 ba       	mov	r10,11
800033b2:	48 eb       	lddpc	r11,800033e8 <modeConfig+0x3c>
800033b4:	1a 9c       	mov	r12,sp
800033b6:	f0 1f 00 0e 	mcall	800033ec <modeConfig+0x40>
800033ba:	f0 1f 00 0e 	mcall	800033f0 <modeConfig+0x44>
800033be:	2f dd       	sub	sp,-12
800033c0:	58 0c       	cp.w	r12,0
800033c2:	c1 20       	breq	800033e6 <modeConfig+0x3a>
		return;
		
	switch (tConfiguracion.cmd){
800033c4:	48 98       	lddpc	r8,800033e8 <modeConfig+0x3c>
800033c6:	11 98       	ld.ub	r8,r8[0x1]
800033c8:	33 19       	mov	r9,49
800033ca:	f2 08 18 00 	cp.b	r8,r9
800033ce:	c0 60       	breq	800033da <modeConfig+0x2e>
800033d0:	33 29       	mov	r9,50
800033d2:	f2 08 18 00 	cp.b	r8,r9
800033d6:	c0 81       	brne	800033e6 <modeConfig+0x3a>
800033d8:	c0 58       	rjmp	800033e2 <modeConfig+0x36>
		case BAUDRATE:
			escribir_linea_pc("\r\nConfiguracion del baud rate\n");
800033da:	48 7c       	lddpc	r12,800033f4 <modeConfig+0x48>
800033dc:	f0 1f 00 07 	mcall	800033f8 <modeConfig+0x4c>
		break;
800033e0:	d8 02       	popm	pc
		case TEMPERATURA:
			getTemperature();
800033e2:	f0 1f 00 07 	mcall	800033fc <modeConfig+0x50>
800033e6:	d8 02       	popm	pc
800033e8:	00 00       	add	r0,r0
800033ea:	06 36       	cp.w	r6,r3
800033ec:	80 00       	ld.sh	r0,r0[0x0]
800033ee:	3c c2       	mov	r2,-52
800033f0:	80 00       	ld.sh	r0,r0[0x0]
800033f2:	2e ac       	sub	r12,-22
800033f4:	80 00       	ld.sh	r0,r0[0x0]
800033f6:	95 88       	st.w	r10[0x20],r8
800033f8:	80 00       	ld.sh	r0,r0[0x0]
800033fa:	32 d8       	mov	r8,45
800033fc:	80 00       	ld.sh	r0,r0[0x0]
800033fe:	33 50       	mov	r0,53

80003400 <init_i2c_module>:
	gpio_enable_module (TWI_GPIO_MAP,
			sizeof (TWI_GPIO_MAP) / sizeof (TWI_GPIO_MAP[0]));
			
}
void init_i2c_module(void)
{
80003400:	d4 01       	pushm	lr
80003402:	20 4d       	sub	sp,16
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003404:	30 eb       	mov	r11,14
80003406:	30 2c       	mov	r12,2
80003408:	f0 1f 00 0e 	mcall	80003440 <init_i2c_module+0x40>
	{
		.pba_hz = sysclk_get_cpu_hz(),
		.speed = 10000,
		.chip = TARGET_ADDRESS,
		.smbus = 0,
	};
8000340c:	e0 78 c1 38 	mov	r8,115000
80003410:	50 08       	stdsp	sp[0x0],r8
80003412:	e0 68 27 10 	mov	r8,10000
80003416:	50 18       	stdsp	sp[0x4],r8
80003418:	34 88       	mov	r8,72
8000341a:	50 28       	stdsp	sp[0x8],r8
8000341c:	30 08       	mov	r8,0
8000341e:	fb 68 00 0c 	st.b	sp[12],r8
	
	// Initialize as master.
	int status = twim_master_init (&AVR32_TWIM0, &TWIM_OPTIONS);
80003422:	1a 9b       	mov	r11,sp
80003424:	fe 7c 44 00 	mov	r12,-48128
80003428:	f0 1f 00 07 	mcall	80003444 <init_i2c_module+0x44>
	
	// Check whether TARGET device is connected
	
	if (status == STATUS_OK) {
8000342c:	c0 51       	brne	80003436 <init_i2c_module+0x36>
		// display test result to user
		escribir_linea_pc("Sensor Temp:\tPASS\r\n");
8000342e:	48 7c       	lddpc	r12,80003448 <init_i2c_module+0x48>
80003430:	f0 1f 00 07 	mcall	8000344c <init_i2c_module+0x4c>
80003434:	c0 48       	rjmp	8000343c <init_i2c_module+0x3c>
	} else {
		// display test result to user
		escribir_linea_pc("Sensor Temp:\tFAILED\r\n");
80003436:	48 7c       	lddpc	r12,80003450 <init_i2c_module+0x50>
80003438:	f0 1f 00 05 	mcall	8000344c <init_i2c_module+0x4c>
	}
} 
8000343c:	2f cd       	sub	sp,-16
8000343e:	d8 02       	popm	pc
80003440:	80 00       	ld.sh	r0,r0[0x0]
80003442:	2d e8       	sub	r8,-34
80003444:	80 00       	ld.sh	r0,r0[0x0]
80003446:	23 40       	sub	r0,52
80003448:	80 00       	ld.sh	r0,r0[0x0]
8000344a:	97 98       	st.w	r11[0x24],r8
8000344c:	80 00       	ld.sh	r0,r0[0x0]
8000344e:	32 d8       	mov	r8,45
80003450:	80 00       	ld.sh	r0,r0[0x0]
80003452:	97 ac       	st.w	r11[0x28],r12

80003454 <spi_init_module>:
	};

	gpio_enable_module( SPI_GPIO_MAP,sizeof (SPI_GPIO_MAP) / sizeof (SPI_GPIO_MAP[0]));
}
void spi_init_module(void)
{
80003454:	eb cd 40 e0 	pushm	r5-r7,lr
80003458:	20 4d       	sub	sp,16
		.spck_delay   = 0,
		.trans_delay  = 0,
		.stay_act     = 1,
		.spi_mode     = 0,
		.modfdis      = 0
	};
8000345a:	4a 48       	lddpc	r8,800034e8 <spi_init_module+0x94>
8000345c:	1a 95       	mov	r5,sp
8000345e:	70 09       	ld.w	r9,r8[0x0]
80003460:	50 09       	stdsp	sp[0x0],r9
80003462:	70 19       	ld.w	r9,r8[0x4]
80003464:	50 19       	stdsp	sp[0x4],r9
80003466:	70 29       	ld.w	r9,r8[0x8]
80003468:	50 29       	stdsp	sp[0x8],r9
8000346a:	70 38       	ld.w	r8,r8[0xc]
8000346c:	50 38       	stdsp	sp[0xc],r8
8000346e:	30 db       	mov	r11,13
80003470:	30 2c       	mov	r12,2
80003472:	f0 1f 00 1f 	mcall	800034ec <spi_init_module+0x98>
 * \param spi       Base address of the SPI instance.
 *
 */
static inline void spi_reset(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80003476:	fe 77 40 00 	mov	r7,-49152
8000347a:	e0 68 00 80 	mov	r8,128
8000347e:	8f 08       	st.w	r7[0x0],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_set_master_mode(volatile avr32_spi_t *spi)
{
	spi->MR.mstr = 1;
80003480:	6e 18       	ld.w	r8,r7[0x4]
80003482:	30 19       	mov	r9,1
80003484:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
80003488:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_modfault(volatile avr32_spi_t *spi)
{
	spi->MR.modfdis = 1;
8000348a:	6e 18       	ld.w	r8,r7[0x4]
8000348c:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
80003490:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_loopback(volatile avr32_spi_t *spi)
{
	spi->MR.llb = 0;
80003492:	6e 18       	ld.w	r8,r7[0x4]
80003494:	30 06       	mov	r6,0
80003496:	f1 d6 d0 e1 	bfins	r8,r6,0x7,0x1
8000349a:	8f 18       	st.w	r7[0x4],r8
 * \param chip_select Chip Select.
 */
static inline void spi_set_chipselect(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	spi->MR.pcs = chip_select;
8000349c:	6e 18       	ld.w	r8,r7[0x4]
8000349e:	30 f9       	mov	r9,15
800034a0:	f1 d9 d2 04 	bfins	r8,r9,0x10,0x4
800034a4:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_disable_variable_chipselect(volatile avr32_spi_t *spi)
{
	spi->MR.ps = 0;
800034a6:	6e 18       	ld.w	r8,r7[0x4]
800034a8:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
800034ac:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_chipselect_decoding(volatile avr32_spi_t *spi)
{
	spi->MR.pcsdec = 0;
800034ae:	6e 18       	ld.w	r8,r7[0x4]
800034b0:	f1 d6 d0 41 	bfins	r8,r6,0x2,0x1
800034b4:	8f 18       	st.w	r7[0x4],r8
 * \param spi         Base address of the SPI instance.
 * \param delay       Delay.
 */
static inline void spi_set_delay(volatile avr32_spi_t *spi, uint8_t delay)
{
	spi->MR.dlybcs = delay;
800034b6:	6e 18       	ld.w	r8,r7[0x4]
800034b8:	f1 d6 d3 08 	bfins	r8,r6,0x18,0x8
800034bc:	8f 18       	st.w	r7[0x4],r8

	spi_master_init(AT86RFX_SPI);
	
	spiOptions.reg= SPI_CS;
800034be:	30 38       	mov	r8,3
800034c0:	ba 88       	st.b	sp[0x0],r8
	spi_setupChipReg(AT86RFX_SPI, &spiOptions, sysclk_get_peripheral_bus_hz(&AVR32_SPI));
800034c2:	e0 7a c1 38 	mov	r10,115000
800034c6:	1a 9b       	mov	r11,sp
800034c8:	0e 9c       	mov	r12,r7
800034ca:	f0 1f 00 0a 	mcall	800034f0 <spi_init_module+0x9c>
	spi_selectionMode(AT86RFX_SPI, 0, 0, 0);
800034ce:	0c 99       	mov	r9,r6
800034d0:	0c 9a       	mov	r10,r6
800034d2:	0c 9b       	mov	r11,r6
800034d4:	0e 9c       	mov	r12,r7
800034d6:	f0 1f 00 08 	mcall	800034f4 <spi_init_module+0xa0>
	spi_enable(AT86RFX_SPI);
800034da:	0e 9c       	mov	r12,r7
800034dc:	f0 1f 00 07 	mcall	800034f8 <spi_init_module+0xa4>
}
800034e0:	2f cd       	sub	sp,-16
800034e2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800034e6:	00 00       	add	r0,r0
800034e8:	80 00       	ld.sh	r0,r0[0x0]
800034ea:	97 f0       	st.w	r11[0x3c],r0
800034ec:	80 00       	ld.sh	r0,r0[0x0]
800034ee:	2d e8       	sub	r8,-34
800034f0:	80 00       	ld.sh	r0,r0[0x0]
800034f2:	28 7c       	sub	r12,-121
800034f4:	80 00       	ld.sh	r0,r0[0x0]
800034f6:	27 dc       	sub	r12,125
800034f8:	80 00       	ld.sh	r0,r0[0x0]
800034fa:	29 34       	sub	r4,-109

800034fc <main>:
	}
	return;
}

int main (void)
{
800034fc:	d4 31       	pushm	r0-r7,lr
	// configuracion del clock del sistema ver archivo "conf_clock.h"	
	sysclk_init();	
800034fe:	f0 1f 00 4b 	mcall	80003628 <main+0x12c>
	
	//Configuracion de los pines para los LEDS 
	led_init_pins();
80003502:	f0 1f 00 4b 	mcall	8000362c <main+0x130>

	//Configuracion de los pines para el RS-232
	rs_232_init_pins();
80003506:	f0 1f 00 4b 	mcall	80003630 <main+0x134>
	
	//Configuracion pins para RF
	init_rf_pins();
8000350a:	f0 1f 00 4b 	mcall	80003634 <main+0x138>
	
	//Inicializacion del SPI
	spi_init_module();
8000350e:	f0 1f 00 4b 	mcall	80003638 <main+0x13c>
	
	//Inicializacion de la USART	
	int estado_rs_232 = rs_232_init_usart();
80003512:	f0 1f 00 4b 	mcall	8000363c <main+0x140>


static void inicializar_interrupciones()
{
	// Disable all interrupts.
	Disable_global_interrupt();
80003516:	d3 03       	ssrf	0x10
	// Initialize interrupt vectors.
	INTC_init_interrupts();
80003518:	f0 1f 00 4a 	mcall	80003640 <main+0x144>
	 * EXAMPLE_USART_IRQ is the IRQ of the interrupt handler to register.
	 * AVR32_INTC_INT0 is the interrupt priority level to assign to the
	 * group of this IRQ.
	 */
	
	INTC_register_interrupt(&usart_int_handler_RS232, AVR32_USART2_IRQ, AVR32_INTC_INT0);
8000351c:	30 0a       	mov	r10,0
8000351e:	e0 6b 02 20 	mov	r11,544
80003522:	4c 9c       	lddpc	r12,80003644 <main+0x148>
80003524:	f0 1f 00 49 	mcall	80003648 <main+0x14c>

	INTC_register_interrupt(&eic_int_handler2, AVR32_EIC_IRQ_2, AVR32_INTC_INT2);
80003528:	30 2a       	mov	r10,2
8000352a:	e0 6b 01 61 	mov	r11,353
8000352e:	4c 8c       	lddpc	r12,8000364c <main+0x150>
80003530:	f0 1f 00 46 	mcall	80003648 <main+0x14c>
	
	// Register the TC interrupt handler to the interrupt controller.
	INTC_register_interrupt(&tc_irq, EXAMPLE_TC_IRQ, EXAMPLE_TC_IRQ_PRIORITY);
80003534:	30 3a       	mov	r10,3
80003536:	e0 6b 03 40 	mov	r11,832
8000353a:	4c 6c       	lddpc	r12,80003650 <main+0x154>
8000353c:	f0 1f 00 43 	mcall	80003648 <main+0x14c>
	
	// INTERRUPCIONES EXTERNAS (#2)
	eic_init(&AVR32_EIC, &eic_options2,1);
80003540:	30 1a       	mov	r10,1
80003542:	4c 5b       	lddpc	r11,80003654 <main+0x158>
80003544:	fe 7c 24 00 	mov	r12,-56320
80003548:	f0 1f 00 44 	mcall	80003658 <main+0x15c>

	// Enable External Interrupt Controller Line
	eic_enable_line(&AVR32_EIC, AVR32_EIC_INT2);
8000354c:	30 2b       	mov	r11,2
8000354e:	fe 7c 24 00 	mov	r12,-56320
80003552:	f0 1f 00 43 	mcall	8000365c <main+0x160>
	eic_enable_interrupt_line(&AVR32_EIC, AVR32_EIC_INT2);	
80003556:	30 2b       	mov	r11,2
80003558:	fe 7c 24 00 	mov	r12,-56320
8000355c:	f0 1f 00 41 	mcall	80003660 <main+0x164>
	
	// Enable USART Rx interrupt.
	(&AVR32_USART2)->ier = AVR32_USART_IER_RXRDY_MASK;
80003560:	30 19       	mov	r9,1
80003562:	fe 78 38 00 	mov	r8,-51200
80003566:	91 29       	st.w	r8[0x8],r9
	
	// Enable all interrupts.
	Enable_global_interrupt();
80003568:	d5 03       	csrf	0x10
		
	//Inicializacion de las interrupciones
	inicializar_interrupciones();
	
	// Inicializacion del timer
	tc_init(tc);
8000356a:	4b f8       	lddpc	r8,80003664 <main+0x168>
8000356c:	70 07       	ld.w	r7,r8[0x0]
		.lovrs = 0,
		.covfs = 0
	};
	
	// Initialize the timer/counter.
	tc_init_waveform(tc, &waveform_opt);
8000356e:	4b fb       	lddpc	r11,80003668 <main+0x16c>
80003570:	0e 9c       	mov	r12,r7
80003572:	f0 1f 00 3f 	mcall	8000366c <main+0x170>
	 * We configure it to count every 200 millisechonds.
	 * We want: (1 / (fPBA / 128)) * RC = 200 ms, hence RC = (fPBA / 128) / 5
	 * to get an interrupt every 10 ms.
	 */
	
	tc_write_rc(tc, EXAMPLE_TC_CHANNEL,((sysclk_get_pba_hz() / 128) /5));
80003576:	e0 6a 00 b3 	mov	r10,179
8000357a:	30 0b       	mov	r11,0
8000357c:	0e 9c       	mov	r12,r7
8000357e:	f0 1f 00 3d 	mcall	80003670 <main+0x174>
	// configure the timer interrupt
	tc_configure_interrupts(tc, EXAMPLE_TC_CHANNEL, &tc_interrupt);
80003582:	4b da       	lddpc	r10,80003674 <main+0x178>
80003584:	30 0b       	mov	r11,0
80003586:	0e 9c       	mov	r12,r7
80003588:	f0 1f 00 3c 	mcall	80003678 <main+0x17c>
	// Start the timer/counter.
	tc_start(tc, EXAMPLE_TC_CHANNEL);
8000358c:	30 0b       	mov	r11,0
8000358e:	0e 9c       	mov	r12,r7
80003590:	f0 1f 00 3b 	mcall	8000367c <main+0x180>
	inicializar_interrupciones();
	
	// Inicializacion del timer
	tc_init(tc);
	
	register_value = pal_trx_reg_read(RG_PART_NUM);//pedido de identificacion del modulo. Debe devolver 0x07
80003594:	31 cc       	mov	r12,28
80003596:	f0 1f 00 3b 	mcall	80003680 <main+0x184>
8000359a:	4b b8       	lddpc	r8,80003684 <main+0x188>
8000359c:	b0 8c       	st.b	r8[0x0],r12
	
	if (register_value != PART_NUM_AT86RF212) 
8000359e:	30 78       	mov	r8,7
800035a0:	f0 0c 18 00 	cp.b	r12,r8
800035a4:	c0 40       	breq	800035ac <main+0xb0>
 		escribir_linea_pc("Modulo RF:\tFAILED\r\n"); 			
800035a6:	4b 9c       	lddpc	r12,80003688 <main+0x18c>
800035a8:	f0 1f 00 39 	mcall	8000368c <main+0x190>
	
	//Inicializacion del sensor de temp
	init_i2c_pins();
800035ac:	f0 1f 00 39 	mcall	80003690 <main+0x194>
	init_i2c_module();
800035b0:	f0 1f 00 39 	mcall	80003694 <main+0x198>
	
	//------------------Fin de conguracion
	
	while(true)
	{
		if (cola_PC_nr != cola_PC_nw )
800035b4:	4b 97       	lddpc	r7,80003698 <main+0x19c>
800035b6:	4b a5       	lddpc	r5,8000369c <main+0x1a0>
		{
			cola_PC_nr++;
			
			if (cola_PC_nr >= tamano_cola)
800035b8:	3c 74       	mov	r4,-57
				cola_PC_nr = 0;
				
			if (configuracion)
800035ba:	4b a3       	lddpc	r3,800036a0 <main+0x1a4>
800035bc:	30 06       	mov	r6,0
			{
				unpack();
				if (tConfiguracion.addr == ADDRESS) {
800035be:	4b a2       	lddpc	r2,800036a4 <main+0x1a8>
800035c0:	33 11       	mov	r1,49
					modeConfig();
				}
				configuracion = false;
				pSOH = 0;
800035c2:	4b a0       	lddpc	r0,800036a8 <main+0x1ac>
	
	//------------------Fin de conguracion
	
	while(true)
	{
		if (cola_PC_nr != cola_PC_nw )
800035c4:	0f 88       	ld.ub	r8,r7[0x0]
800035c6:	0b 89       	ld.ub	r9,r5[0x0]
800035c8:	f0 09 18 00 	cp.b	r9,r8
800035cc:	c1 70       	breq	800035fa <main+0xfe>
		{
			cola_PC_nr++;
800035ce:	2f f8       	sub	r8,-1
			
			if (cola_PC_nr >= tamano_cola)
				cola_PC_nr = 0;
800035d0:	f0 04 18 00 	cp.b	r4,r8
800035d4:	ec 08 17 30 	movlo	r8,r6
800035d8:	ae 88       	st.b	r7[0x0],r8
				
			if (configuracion)
800035da:	07 88       	ld.ub	r8,r3[0x0]
800035dc:	ec 08 18 00 	cp.b	r8,r6
800035e0:	c0 d0       	breq	800035fa <main+0xfe>
			{
				unpack();
800035e2:	f0 1f 00 33 	mcall	800036ac <main+0x1b0>
				if (tConfiguracion.addr == ADDRESS) {
800035e6:	05 88       	ld.ub	r8,r2[0x0]
800035e8:	e2 08 18 00 	cp.b	r8,r1
800035ec:	c0 31       	brne	800035f2 <main+0xf6>
					modeConfig();
800035ee:	f0 1f 00 31 	mcall	800036b0 <main+0x1b4>
				}
				configuracion = false;
800035f2:	a6 86       	st.b	r3[0x0],r6
				pSOH = 0;
800035f4:	a0 86       	st.b	r0[0x0],r6
				pEOT = 0;
800035f6:	4b 09       	lddpc	r9,800036b4 <main+0x1b8>
800035f8:	b2 86       	st.b	r9[0x0],r6
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800035fa:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800035fe:	e0 69 e0 9c 	mov	r9,57500
80003602:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003606:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000360a:	14 38       	cp.w	r8,r10
8000360c:	e0 88 00 08 	brls	8000361c <main+0x120>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003610:	12 38       	cp.w	r8,r9
80003612:	fe 98 ff fa 	brls	80003606 <main+0x10a>
80003616:	12 3a       	cp.w	r10,r9
80003618:	cd 63       	brcs	800035c4 <main+0xc8>
8000361a:	cf 6b       	rjmp	80003606 <main+0x10a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000361c:	12 38       	cp.w	r8,r9
8000361e:	fe 9b ff d3 	brhi	800035c4 <main+0xc8>
80003622:	12 3a       	cp.w	r10,r9
80003624:	cd 03       	brcs	800035c4 <main+0xc8>
80003626:	cf 0b       	rjmp	80003606 <main+0x10a>
80003628:	80 00       	ld.sh	r0,r0[0x0]
8000362a:	2d d8       	sub	r8,-35
8000362c:	80 00       	ld.sh	r0,r0[0x0]
8000362e:	32 88       	mov	r8,40
80003630:	80 00       	ld.sh	r0,r0[0x0]
80003632:	31 f0       	mov	r0,31
80003634:	80 00       	ld.sh	r0,r0[0x0]
80003636:	32 a8       	mov	r8,42
80003638:	80 00       	ld.sh	r0,r0[0x0]
8000363a:	34 54       	mov	r4,69
8000363c:	80 00       	ld.sh	r0,r0[0x0]
8000363e:	31 cc       	mov	r12,28
80003640:	80 00       	ld.sh	r0,r0[0x0]
80003642:	27 30       	sub	r0,115
80003644:	80 00       	ld.sh	r0,r0[0x0]
80003646:	2f e0       	sub	r0,-2
80003648:	80 00       	ld.sh	r0,r0[0x0]
8000364a:	26 b0       	sub	r0,107
8000364c:	80 00       	ld.sh	r0,r0[0x0]
8000364e:	32 ec       	mov	r12,46
80003650:	80 00       	ld.sh	r0,r0[0x0]
80003652:	2f 70       	sub	r0,-9
80003654:	00 00       	add	r0,r0
80003656:	00 09       	add	r9,r0
80003658:	80 00       	ld.sh	r0,r0[0x0]
8000365a:	23 f8       	sub	r8,63
8000365c:	80 00       	ld.sh	r0,r0[0x0]
8000365e:	24 c8       	sub	r8,76
80003660:	80 00       	ld.sh	r0,r0[0x0]
80003662:	24 d2       	sub	r2,77
80003664:	00 00       	add	r0,r0
80003666:	00 10       	sub	r0,r0
80003668:	80 00       	ld.sh	r0,r0[0x0]
8000366a:	97 d8       	st.w	r11[0x34],r8
8000366c:	80 00       	ld.sh	r0,r0[0x0]
8000366e:	29 3a       	sub	r10,-109
80003670:	80 00       	ld.sh	r0,r0[0x0]
80003672:	2a 0c       	sub	r12,-96
80003674:	80 00       	ld.sh	r0,r0[0x0]
80003676:	95 38       	st.w	r10[0xc],r8
80003678:	80 00       	ld.sh	r0,r0[0x0]
8000367a:	2a 40       	sub	r0,-92
8000367c:	80 00       	ld.sh	r0,r0[0x0]
8000367e:	29 d6       	sub	r6,-99
80003680:	80 00       	ld.sh	r0,r0[0x0]
80003682:	2d 64       	sub	r4,-42
80003684:	00 00       	add	r0,r0
80003686:	06 42       	or	r2,r3
80003688:	80 00       	ld.sh	r0,r0[0x0]
8000368a:	97 c4       	st.w	r11[0x30],r4
8000368c:	80 00       	ld.sh	r0,r0[0x0]
8000368e:	32 d8       	mov	r8,45
80003690:	80 00       	ld.sh	r0,r0[0x0]
80003692:	32 1c       	mov	r12,33
80003694:	80 00       	ld.sh	r0,r0[0x0]
80003696:	34 00       	mov	r0,64
80003698:	00 00       	add	r0,r0
8000369a:	06 41       	or	r1,r3
8000369c:	00 00       	add	r0,r0
8000369e:	06 43       	or	r3,r3
800036a0:	00 00       	add	r0,r0
800036a2:	06 44       	or	r4,r3
800036a4:	00 00       	add	r0,r0
800036a6:	06 36       	cp.w	r6,r3
800036a8:	00 00       	add	r0,r0
800036aa:	06 45       	or	r5,r3
800036ac:	80 00       	ld.sh	r0,r0[0x0]
800036ae:	2e e8       	sub	r8,-18
800036b0:	80 00       	ld.sh	r0,r0[0x0]
800036b2:	33 ac       	mov	r12,58
800036b4:	00 00       	add	r0,r0
800036b6:	06 35       	cp.w	r5,r3

800036b8 <__avr32_f64_mul>:
800036b8:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
800036bc:	e0 80 00 dc 	breq	80003874 <__avr32_f64_mul_op1_zero>
800036c0:	d4 21       	pushm	r4-r7,lr
800036c2:	f7 e9 20 0e 	eor	lr,r11,r9
800036c6:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
800036ca:	30 15       	mov	r5,1
800036cc:	c4 30       	breq	80003752 <__avr32_f64_mul_op1_subnormal>
800036ce:	ab 6b       	lsl	r11,0xa
800036d0:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
800036d4:	ab 6a       	lsl	r10,0xa
800036d6:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
800036da:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
800036de:	c5 c0       	breq	80003796 <__avr32_f64_mul_op2_subnormal>
800036e0:	a1 78       	lsl	r8,0x1
800036e2:	5c f9       	rol	r9
800036e4:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
800036e8:	e0 47 07 ff 	cp.w	r7,2047
800036ec:	c7 70       	breq	800037da <__avr32_f64_mul_op_nan_or_inf>
800036ee:	e0 46 07 ff 	cp.w	r6,2047
800036f2:	c7 40       	breq	800037da <__avr32_f64_mul_op_nan_or_inf>
800036f4:	ee 06 00 0c 	add	r12,r7,r6
800036f8:	e0 2c 03 fe 	sub	r12,1022
800036fc:	f6 08 06 44 	mulu.d	r4,r11,r8
80003700:	f4 09 07 44 	macu.d	r4,r10,r9
80003704:	f4 08 06 46 	mulu.d	r6,r10,r8
80003708:	f6 09 06 4a 	mulu.d	r10,r11,r9
8000370c:	08 07       	add	r7,r4
8000370e:	f4 05 00 4a 	adc	r10,r10,r5
80003712:	5c 0b       	acr	r11
80003714:	ed bb 00 14 	bld	r11,0x14
80003718:	c0 50       	breq	80003722 <__avr32_f64_mul+0x6a>
8000371a:	a1 77       	lsl	r7,0x1
8000371c:	5c fa       	rol	r10
8000371e:	5c fb       	rol	r11
80003720:	20 1c       	sub	r12,1
80003722:	58 0c       	cp.w	r12,0
80003724:	e0 8a 00 6f 	brle	80003802 <__avr32_f64_mul_res_subnormal>
80003728:	e0 4c 07 ff 	cp.w	r12,2047
8000372c:	e0 84 00 9c 	brge	80003864 <__avr32_f64_mul_res_inf>
80003730:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80003734:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80003738:	ef e6 12 17 	or	r7,r7,r6>>0x1
8000373c:	ee 17 80 00 	eorh	r7,0x8000
80003740:	f1 b7 04 20 	satu	r7,0x1
80003744:	0e 0a       	add	r10,r7
80003746:	5c 0b       	acr	r11
80003748:	ed be 00 1f 	bld	lr,0x1f
8000374c:	ef bb 00 1f 	bst	r11,0x1f
80003750:	d8 22       	popm	r4-r7,pc

80003752 <__avr32_f64_mul_op1_subnormal>:
80003752:	e4 1b 00 0f 	andh	r11,0xf
80003756:	f4 0c 12 00 	clz	r12,r10
8000375a:	f6 06 12 00 	clz	r6,r11
8000375e:	f7 bc 03 e1 	sublo	r12,-31
80003762:	f8 06 17 30 	movlo	r6,r12
80003766:	f7 b6 02 01 	subhs	r6,1
8000376a:	e0 46 00 20 	cp.w	r6,32
8000376e:	c0 d4       	brge	80003788 <__avr32_f64_mul_op1_subnormal+0x36>
80003770:	ec 0c 11 20 	rsub	r12,r6,32
80003774:	f6 06 09 4b 	lsl	r11,r11,r6
80003778:	f4 0c 0a 4c 	lsr	r12,r10,r12
8000377c:	18 4b       	or	r11,r12
8000377e:	f4 06 09 4a 	lsl	r10,r10,r6
80003782:	20 b6       	sub	r6,11
80003784:	0c 17       	sub	r7,r6
80003786:	ca ab       	rjmp	800036da <__avr32_f64_mul+0x22>
80003788:	f4 06 09 4b 	lsl	r11,r10,r6
8000378c:	c6 40       	breq	80003854 <__avr32_f64_mul_res_zero>
8000378e:	30 0a       	mov	r10,0
80003790:	20 b6       	sub	r6,11
80003792:	0c 17       	sub	r7,r6
80003794:	ca 3b       	rjmp	800036da <__avr32_f64_mul+0x22>

80003796 <__avr32_f64_mul_op2_subnormal>:
80003796:	e4 19 00 0f 	andh	r9,0xf
8000379a:	f0 0c 12 00 	clz	r12,r8
8000379e:	f2 05 12 00 	clz	r5,r9
800037a2:	f7 bc 03 ea 	sublo	r12,-22
800037a6:	f8 05 17 30 	movlo	r5,r12
800037aa:	f7 b5 02 0a 	subhs	r5,10
800037ae:	e0 45 00 20 	cp.w	r5,32
800037b2:	c0 d4       	brge	800037cc <__avr32_f64_mul_op2_subnormal+0x36>
800037b4:	ea 0c 11 20 	rsub	r12,r5,32
800037b8:	f2 05 09 49 	lsl	r9,r9,r5
800037bc:	f0 0c 0a 4c 	lsr	r12,r8,r12
800037c0:	18 49       	or	r9,r12
800037c2:	f0 05 09 48 	lsl	r8,r8,r5
800037c6:	20 25       	sub	r5,2
800037c8:	0a 16       	sub	r6,r5
800037ca:	c8 fb       	rjmp	800036e8 <__avr32_f64_mul+0x30>
800037cc:	f0 05 09 49 	lsl	r9,r8,r5
800037d0:	c4 20       	breq	80003854 <__avr32_f64_mul_res_zero>
800037d2:	30 08       	mov	r8,0
800037d4:	20 25       	sub	r5,2
800037d6:	0a 16       	sub	r6,r5
800037d8:	c8 8b       	rjmp	800036e8 <__avr32_f64_mul+0x30>

800037da <__avr32_f64_mul_op_nan_or_inf>:
800037da:	e4 19 00 0f 	andh	r9,0xf
800037de:	e4 1b 00 0f 	andh	r11,0xf
800037e2:	14 4b       	or	r11,r10
800037e4:	10 49       	or	r9,r8
800037e6:	e0 47 07 ff 	cp.w	r7,2047
800037ea:	c0 91       	brne	800037fc <__avr32_f64_mul_op1_not_naninf>
800037ec:	58 0b       	cp.w	r11,0
800037ee:	c3 81       	brne	8000385e <__avr32_f64_mul_res_nan>
800037f0:	e0 46 07 ff 	cp.w	r6,2047
800037f4:	c3 81       	brne	80003864 <__avr32_f64_mul_res_inf>
800037f6:	58 09       	cp.w	r9,0
800037f8:	c3 60       	breq	80003864 <__avr32_f64_mul_res_inf>
800037fa:	c3 28       	rjmp	8000385e <__avr32_f64_mul_res_nan>

800037fc <__avr32_f64_mul_op1_not_naninf>:
800037fc:	58 09       	cp.w	r9,0
800037fe:	c3 30       	breq	80003864 <__avr32_f64_mul_res_inf>
80003800:	c2 f8       	rjmp	8000385e <__avr32_f64_mul_res_nan>

80003802 <__avr32_f64_mul_res_subnormal>:
80003802:	5c 3c       	neg	r12
80003804:	2f fc       	sub	r12,-1
80003806:	f1 bc 04 c0 	satu	r12,0x6
8000380a:	e0 4c 00 20 	cp.w	r12,32
8000380e:	c1 14       	brge	80003830 <__avr32_f64_mul_res_subnormal+0x2e>
80003810:	f8 08 11 20 	rsub	r8,r12,32
80003814:	0e 46       	or	r6,r7
80003816:	ee 0c 0a 47 	lsr	r7,r7,r12
8000381a:	f4 08 09 49 	lsl	r9,r10,r8
8000381e:	12 47       	or	r7,r9
80003820:	f4 0c 0a 4a 	lsr	r10,r10,r12
80003824:	f6 08 09 49 	lsl	r9,r11,r8
80003828:	12 4a       	or	r10,r9
8000382a:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000382e:	c8 3b       	rjmp	80003734 <__avr32_f64_mul+0x7c>
80003830:	f8 08 11 20 	rsub	r8,r12,32
80003834:	f9 b9 00 00 	moveq	r9,0
80003838:	c0 30       	breq	8000383e <__avr32_f64_mul_res_subnormal+0x3c>
8000383a:	f6 08 09 49 	lsl	r9,r11,r8
8000383e:	0e 46       	or	r6,r7
80003840:	ed ea 10 16 	or	r6,r6,r10<<0x1
80003844:	f4 0c 0a 4a 	lsr	r10,r10,r12
80003848:	f3 ea 10 07 	or	r7,r9,r10
8000384c:	f6 0c 0a 4a 	lsr	r10,r11,r12
80003850:	30 0b       	mov	r11,0
80003852:	c7 1b       	rjmp	80003734 <__avr32_f64_mul+0x7c>

80003854 <__avr32_f64_mul_res_zero>:
80003854:	1c 9b       	mov	r11,lr
80003856:	e6 1b 80 00 	andh	r11,0x8000,COH
8000385a:	30 0a       	mov	r10,0
8000385c:	d8 22       	popm	r4-r7,pc

8000385e <__avr32_f64_mul_res_nan>:
8000385e:	3f fb       	mov	r11,-1
80003860:	3f fa       	mov	r10,-1
80003862:	d8 22       	popm	r4-r7,pc

80003864 <__avr32_f64_mul_res_inf>:
80003864:	f0 6b 00 00 	mov	r11,-1048576
80003868:	ed be 00 1f 	bld	lr,0x1f
8000386c:	ef bb 00 1f 	bst	r11,0x1f
80003870:	30 0a       	mov	r10,0
80003872:	d8 22       	popm	r4-r7,pc

80003874 <__avr32_f64_mul_op1_zero>:
80003874:	f7 e9 20 0b 	eor	r11,r11,r9
80003878:	e6 1b 80 00 	andh	r11,0x8000,COH
8000387c:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
80003880:	e0 4c 07 ff 	cp.w	r12,2047
80003884:	5e 1c       	retne	r12
80003886:	3f fa       	mov	r10,-1
80003888:	3f fb       	mov	r11,-1
8000388a:	5e fc       	retal	r12

8000388c <__avr32_u32_to_f64>:
8000388c:	f8 cb 00 00 	sub	r11,r12,0
80003890:	30 0c       	mov	r12,0
80003892:	c0 38       	rjmp	80003898 <__avr32_s32_to_f64+0x4>

80003894 <__avr32_s32_to_f64>:
80003894:	18 9b       	mov	r11,r12
80003896:	5c 4b       	abs	r11
80003898:	30 0a       	mov	r10,0
8000389a:	5e 0b       	reteq	r11
8000389c:	d4 01       	pushm	lr
8000389e:	e0 69 04 1e 	mov	r9,1054
800038a2:	f6 08 12 00 	clz	r8,r11
800038a6:	c1 70       	breq	800038d4 <__avr32_s32_to_f64+0x40>
800038a8:	c0 c3       	brcs	800038c0 <__avr32_s32_to_f64+0x2c>
800038aa:	f0 0e 11 20 	rsub	lr,r8,32
800038ae:	f6 08 09 4b 	lsl	r11,r11,r8
800038b2:	f4 0e 0a 4e 	lsr	lr,r10,lr
800038b6:	1c 4b       	or	r11,lr
800038b8:	f4 08 09 4a 	lsl	r10,r10,r8
800038bc:	10 19       	sub	r9,r8
800038be:	c0 b8       	rjmp	800038d4 <__avr32_s32_to_f64+0x40>
800038c0:	f4 08 12 00 	clz	r8,r10
800038c4:	f9 b8 03 00 	movlo	r8,0
800038c8:	f7 b8 02 e0 	subhs	r8,-32
800038cc:	f4 08 09 4b 	lsl	r11,r10,r8
800038d0:	30 0a       	mov	r10,0
800038d2:	10 19       	sub	r9,r8
800038d4:	58 09       	cp.w	r9,0
800038d6:	e0 89 00 30 	brgt	80003936 <__avr32_s32_to_f64+0xa2>
800038da:	5c 39       	neg	r9
800038dc:	2f f9       	sub	r9,-1
800038de:	e0 49 00 36 	cp.w	r9,54
800038e2:	c0 43       	brcs	800038ea <__avr32_s32_to_f64+0x56>
800038e4:	30 0b       	mov	r11,0
800038e6:	30 0a       	mov	r10,0
800038e8:	c2 68       	rjmp	80003934 <__avr32_s32_to_f64+0xa0>
800038ea:	2f 69       	sub	r9,-10
800038ec:	f2 08 11 20 	rsub	r8,r9,32
800038f0:	e0 49 00 20 	cp.w	r9,32
800038f4:	c0 b2       	brcc	8000390a <__avr32_s32_to_f64+0x76>
800038f6:	f4 08 09 4e 	lsl	lr,r10,r8
800038fa:	f6 08 09 48 	lsl	r8,r11,r8
800038fe:	f4 09 0a 4a 	lsr	r10,r10,r9
80003902:	f6 09 0a 4b 	lsr	r11,r11,r9
80003906:	10 4b       	or	r11,r8
80003908:	c0 88       	rjmp	80003918 <__avr32_s32_to_f64+0x84>
8000390a:	f6 08 09 4e 	lsl	lr,r11,r8
8000390e:	14 4e       	or	lr,r10
80003910:	16 9a       	mov	r10,r11
80003912:	30 0b       	mov	r11,0
80003914:	f4 09 0a 4a 	lsr	r10,r10,r9
80003918:	ed ba 00 00 	bld	r10,0x0
8000391c:	c0 92       	brcc	8000392e <__avr32_s32_to_f64+0x9a>
8000391e:	1c 7e       	tst	lr,lr
80003920:	c0 41       	brne	80003928 <__avr32_s32_to_f64+0x94>
80003922:	ed ba 00 01 	bld	r10,0x1
80003926:	c0 42       	brcc	8000392e <__avr32_s32_to_f64+0x9a>
80003928:	2f fa       	sub	r10,-1
8000392a:	f7 bb 02 ff 	subhs	r11,-1
8000392e:	5c fc       	rol	r12
80003930:	5d 0b       	ror	r11
80003932:	5d 0a       	ror	r10
80003934:	d8 02       	popm	pc
80003936:	e0 68 03 ff 	mov	r8,1023
8000393a:	ed ba 00 0b 	bld	r10,0xb
8000393e:	f7 b8 00 ff 	subeq	r8,-1
80003942:	10 0a       	add	r10,r8
80003944:	5c 0b       	acr	r11
80003946:	f7 b9 03 fe 	sublo	r9,-2
8000394a:	e0 49 07 ff 	cp.w	r9,2047
8000394e:	c0 55       	brlt	80003958 <__avr32_s32_to_f64+0xc4>
80003950:	30 0a       	mov	r10,0
80003952:	fc 1b ff e0 	movh	r11,0xffe0
80003956:	c0 c8       	rjmp	8000396e <__floatsidf_return_op1>
80003958:	ed bb 00 1f 	bld	r11,0x1f
8000395c:	f7 b9 01 01 	subne	r9,1
80003960:	ab 9a       	lsr	r10,0xb
80003962:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80003966:	a1 7b       	lsl	r11,0x1
80003968:	ab 9b       	lsr	r11,0xb
8000396a:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000396e <__floatsidf_return_op1>:
8000396e:	a1 7c       	lsl	r12,0x1
80003970:	5d 0b       	ror	r11
80003972:	d8 02       	popm	pc

80003974 <__avr32_f32_to_f64>:
80003974:	f8 0b 15 01 	lsl	r11,r12,0x1
80003978:	f9 ba 00 00 	moveq	r10,0
8000397c:	5e 0b       	reteq	r11
8000397e:	f3 db c3 08 	bfextu	r9,r11,0x18,0x8
80003982:	e0 49 00 ff 	cp.w	r9,255
80003986:	c1 e0       	breq	800039c2 <__extendsfdf_return_op1+0x6>
80003988:	a7 7b       	lsl	r11,0x7
8000398a:	30 0a       	mov	r10,0
8000398c:	58 09       	cp.w	r9,0
8000398e:	f7 b9 00 ff 	subeq	r9,-1
80003992:	5f 18       	srne	r8
80003994:	f7 e8 11 fb 	or	r11,r11,r8<<0x1f
80003998:	fe 39 fc 80 	sub	r9,-896
8000399c:	f6 08 12 00 	clz	r8,r11
800039a0:	10 19       	sub	r9,r8
800039a2:	f6 08 09 4b 	lsl	r11,r11,r8
800039a6:	ed bb 00 1f 	bld	r11,0x1f
800039aa:	f7 b9 01 01 	subne	r9,1
800039ae:	ab 9a       	lsr	r10,0xb
800039b0:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
800039b4:	a1 7b       	lsl	r11,0x1
800039b6:	ab 9b       	lsr	r11,0xb
800039b8:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

800039bc <__extendsfdf_return_op1>:
800039bc:	a1 7c       	lsl	r12,0x1
800039be:	5d 0b       	ror	r11
800039c0:	5e fb       	retal	r11
800039c2:	fc 1a ff e0 	movh	r10,0xffe0
800039c6:	a9 6b       	lsl	r11,0x8
800039c8:	f9 bb 01 ff 	movne	r11,-1
800039cc:	f4 0b 17 00 	moveq	r11,r10
800039d0:	30 0a       	mov	r10,0
800039d2:	cf 5b       	rjmp	800039bc <__extendsfdf_return_op1>

800039d4 <__avr32_f64_to_f32>:
800039d4:	f6 09 15 01 	lsl	r9,r11,0x1
800039d8:	b5 99       	lsr	r9,0x15
800039da:	5e 0d       	reteq	0
800039dc:	f6 08 15 0a 	lsl	r8,r11,0xa
800039e0:	f1 ea 13 6c 	or	r12,r8,r10>>0x16
800039e4:	ab 6a       	lsl	r10,0xa
800039e6:	5c 3a       	neg	r10
800039e8:	5c fc       	rol	r12
800039ea:	e0 49 07 ff 	cp.w	r9,2047
800039ee:	c1 a0       	breq	80003a22 <__truncdfsf_return_op1+0x6>
800039f0:	e0 29 03 80 	sub	r9,896
800039f4:	bf bc       	sbr	r12,0x1f
800039f6:	58 09       	cp.w	r9,0
800039f8:	e0 8a 00 1a 	brle	80003a2c <__truncdfsf_return_op1+0x10>
800039fc:	37 fa       	mov	r10,127
800039fe:	ed bc 00 08 	bld	r12,0x8
80003a02:	f7 ba 00 ff 	subeq	r10,-1
80003a06:	14 0c       	add	r12,r10
80003a08:	f7 b9 03 fe 	sublo	r9,-2
80003a0c:	ed bc 00 1f 	bld	r12,0x1f
80003a10:	f7 b9 01 01 	subne	r9,1
80003a14:	f8 0c 16 07 	lsr	r12,r12,0x7
80003a18:	f9 d9 d3 08 	bfins	r12,r9,0x18,0x8

80003a1c <__truncdfsf_return_op1>:
80003a1c:	a1 7b       	lsl	r11,0x1
80003a1e:	5d 0c       	ror	r12
80003a20:	5e fc       	retal	r12
80003a22:	bf dc       	cbr	r12,0x1f
80003a24:	5e 1e       	retne	-1
80003a26:	fc 1c 7f 80 	movh	r12,0x7f80
80003a2a:	5e fc       	retal	r12
80003a2c:	f2 09 11 01 	rsub	r9,r9,1
80003a30:	59 99       	cp.w	r9,25
80003a32:	f9 bc 02 00 	movhs	r12,0
80003a36:	c1 32       	brcc	80003a5c <__truncdfsf_return_op1+0x40>
80003a38:	f2 0a 11 20 	rsub	r10,r9,32
80003a3c:	f8 0a 09 4a 	lsl	r10,r12,r10
80003a40:	5f 1a       	srne	r10
80003a42:	f8 09 0a 4c 	lsr	r12,r12,r9
80003a46:	14 4c       	or	r12,r10
80003a48:	37 fa       	mov	r10,127
80003a4a:	ed bc 00 08 	bld	r12,0x8
80003a4e:	f7 ba 00 ff 	subeq	r10,-1
80003a52:	14 0c       	add	r12,r10
80003a54:	f8 0c 16 07 	lsr	r12,r12,0x7
80003a58:	a1 7b       	lsl	r11,0x1
80003a5a:	5d 0c       	ror	r12
80003a5c:	5e fc       	retal	r12

80003a5e <__avr32_udiv64>:
80003a5e:	d4 31       	pushm	r0-r7,lr
80003a60:	1a 97       	mov	r7,sp
80003a62:	20 3d       	sub	sp,12
80003a64:	10 9c       	mov	r12,r8
80003a66:	12 9e       	mov	lr,r9
80003a68:	14 93       	mov	r3,r10
80003a6a:	58 09       	cp.w	r9,0
80003a6c:	e0 81 00 bd 	brne	80003be6 <__avr32_udiv64+0x188>
80003a70:	16 38       	cp.w	r8,r11
80003a72:	e0 88 00 40 	brls	80003af2 <__avr32_udiv64+0x94>
80003a76:	f0 08 12 00 	clz	r8,r8
80003a7a:	c0 d0       	breq	80003a94 <__avr32_udiv64+0x36>
80003a7c:	f6 08 09 4b 	lsl	r11,r11,r8
80003a80:	f0 09 11 20 	rsub	r9,r8,32
80003a84:	f8 08 09 4c 	lsl	r12,r12,r8
80003a88:	f4 09 0a 49 	lsr	r9,r10,r9
80003a8c:	f4 08 09 43 	lsl	r3,r10,r8
80003a90:	f3 eb 10 0b 	or	r11,r9,r11
80003a94:	f8 0e 16 10 	lsr	lr,r12,0x10
80003a98:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80003a9c:	f6 0e 0d 00 	divu	r0,r11,lr
80003aa0:	e6 0b 16 10 	lsr	r11,r3,0x10
80003aa4:	00 99       	mov	r9,r0
80003aa6:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80003aaa:	e0 0a 02 48 	mul	r8,r0,r10
80003aae:	10 3b       	cp.w	r11,r8
80003ab0:	c0 a2       	brcc	80003ac4 <__avr32_udiv64+0x66>
80003ab2:	20 19       	sub	r9,1
80003ab4:	18 0b       	add	r11,r12
80003ab6:	18 3b       	cp.w	r11,r12
80003ab8:	c0 63       	brcs	80003ac4 <__avr32_udiv64+0x66>
80003aba:	10 3b       	cp.w	r11,r8
80003abc:	f7 b9 03 01 	sublo	r9,1
80003ac0:	f7 dc e3 0b 	addcs	r11,r11,r12
80003ac4:	f6 08 01 01 	sub	r1,r11,r8
80003ac8:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80003acc:	e2 0e 0d 00 	divu	r0,r1,lr
80003ad0:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80003ad4:	00 98       	mov	r8,r0
80003ad6:	e0 0a 02 4a 	mul	r10,r0,r10
80003ada:	14 33       	cp.w	r3,r10
80003adc:	c0 82       	brcc	80003aec <__avr32_udiv64+0x8e>
80003ade:	20 18       	sub	r8,1
80003ae0:	18 03       	add	r3,r12
80003ae2:	18 33       	cp.w	r3,r12
80003ae4:	c0 43       	brcs	80003aec <__avr32_udiv64+0x8e>
80003ae6:	14 33       	cp.w	r3,r10
80003ae8:	f7 b8 03 01 	sublo	r8,1
80003aec:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80003af0:	cd f8       	rjmp	80003cae <__avr32_udiv64+0x250>
80003af2:	58 08       	cp.w	r8,0
80003af4:	c0 51       	brne	80003afe <__avr32_udiv64+0xa0>
80003af6:	30 19       	mov	r9,1
80003af8:	f2 08 0d 08 	divu	r8,r9,r8
80003afc:	10 9c       	mov	r12,r8
80003afe:	f8 06 12 00 	clz	r6,r12
80003b02:	c0 41       	brne	80003b0a <__avr32_udiv64+0xac>
80003b04:	18 1b       	sub	r11,r12
80003b06:	30 19       	mov	r9,1
80003b08:	c4 08       	rjmp	80003b88 <__avr32_udiv64+0x12a>
80003b0a:	ec 01 11 20 	rsub	r1,r6,32
80003b0e:	f4 01 0a 49 	lsr	r9,r10,r1
80003b12:	f8 06 09 4c 	lsl	r12,r12,r6
80003b16:	f6 06 09 48 	lsl	r8,r11,r6
80003b1a:	f6 01 0a 41 	lsr	r1,r11,r1
80003b1e:	f3 e8 10 08 	or	r8,r9,r8
80003b22:	f8 03 16 10 	lsr	r3,r12,0x10
80003b26:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80003b2a:	e2 03 0d 00 	divu	r0,r1,r3
80003b2e:	f0 0b 16 10 	lsr	r11,r8,0x10
80003b32:	00 9e       	mov	lr,r0
80003b34:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80003b38:	e0 05 02 49 	mul	r9,r0,r5
80003b3c:	12 3b       	cp.w	r11,r9
80003b3e:	c0 a2       	brcc	80003b52 <__avr32_udiv64+0xf4>
80003b40:	20 1e       	sub	lr,1
80003b42:	18 0b       	add	r11,r12
80003b44:	18 3b       	cp.w	r11,r12
80003b46:	c0 63       	brcs	80003b52 <__avr32_udiv64+0xf4>
80003b48:	12 3b       	cp.w	r11,r9
80003b4a:	f7 be 03 01 	sublo	lr,1
80003b4e:	f7 dc e3 0b 	addcs	r11,r11,r12
80003b52:	12 1b       	sub	r11,r9
80003b54:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80003b58:	f6 03 0d 02 	divu	r2,r11,r3
80003b5c:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80003b60:	04 99       	mov	r9,r2
80003b62:	e4 05 02 4b 	mul	r11,r2,r5
80003b66:	16 38       	cp.w	r8,r11
80003b68:	c0 a2       	brcc	80003b7c <__avr32_udiv64+0x11e>
80003b6a:	20 19       	sub	r9,1
80003b6c:	18 08       	add	r8,r12
80003b6e:	18 38       	cp.w	r8,r12
80003b70:	c0 63       	brcs	80003b7c <__avr32_udiv64+0x11e>
80003b72:	16 38       	cp.w	r8,r11
80003b74:	f7 b9 03 01 	sublo	r9,1
80003b78:	f1 dc e3 08 	addcs	r8,r8,r12
80003b7c:	f4 06 09 43 	lsl	r3,r10,r6
80003b80:	f0 0b 01 0b 	sub	r11,r8,r11
80003b84:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80003b88:	f8 06 16 10 	lsr	r6,r12,0x10
80003b8c:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80003b90:	f6 06 0d 00 	divu	r0,r11,r6
80003b94:	e6 0b 16 10 	lsr	r11,r3,0x10
80003b98:	00 9a       	mov	r10,r0
80003b9a:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80003b9e:	e0 0e 02 48 	mul	r8,r0,lr
80003ba2:	10 3b       	cp.w	r11,r8
80003ba4:	c0 a2       	brcc	80003bb8 <__avr32_udiv64+0x15a>
80003ba6:	20 1a       	sub	r10,1
80003ba8:	18 0b       	add	r11,r12
80003baa:	18 3b       	cp.w	r11,r12
80003bac:	c0 63       	brcs	80003bb8 <__avr32_udiv64+0x15a>
80003bae:	10 3b       	cp.w	r11,r8
80003bb0:	f7 ba 03 01 	sublo	r10,1
80003bb4:	f7 dc e3 0b 	addcs	r11,r11,r12
80003bb8:	f6 08 01 01 	sub	r1,r11,r8
80003bbc:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80003bc0:	e2 06 0d 00 	divu	r0,r1,r6
80003bc4:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80003bc8:	00 98       	mov	r8,r0
80003bca:	e0 0e 02 4b 	mul	r11,r0,lr
80003bce:	16 33       	cp.w	r3,r11
80003bd0:	c0 82       	brcc	80003be0 <__avr32_udiv64+0x182>
80003bd2:	20 18       	sub	r8,1
80003bd4:	18 03       	add	r3,r12
80003bd6:	18 33       	cp.w	r3,r12
80003bd8:	c0 43       	brcs	80003be0 <__avr32_udiv64+0x182>
80003bda:	16 33       	cp.w	r3,r11
80003bdc:	f7 b8 03 01 	sublo	r8,1
80003be0:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80003be4:	c6 98       	rjmp	80003cb6 <__avr32_udiv64+0x258>
80003be6:	16 39       	cp.w	r9,r11
80003be8:	e0 8b 00 65 	brhi	80003cb2 <__avr32_udiv64+0x254>
80003bec:	f2 09 12 00 	clz	r9,r9
80003bf0:	c0 b1       	brne	80003c06 <__avr32_udiv64+0x1a8>
80003bf2:	10 3a       	cp.w	r10,r8
80003bf4:	5f 2a       	srhs	r10
80003bf6:	1c 3b       	cp.w	r11,lr
80003bf8:	5f b8       	srhi	r8
80003bfa:	10 4a       	or	r10,r8
80003bfc:	f2 0a 18 00 	cp.b	r10,r9
80003c00:	c5 90       	breq	80003cb2 <__avr32_udiv64+0x254>
80003c02:	30 18       	mov	r8,1
80003c04:	c5 98       	rjmp	80003cb6 <__avr32_udiv64+0x258>
80003c06:	f0 09 09 46 	lsl	r6,r8,r9
80003c0a:	f2 03 11 20 	rsub	r3,r9,32
80003c0e:	fc 09 09 4e 	lsl	lr,lr,r9
80003c12:	f0 03 0a 48 	lsr	r8,r8,r3
80003c16:	f6 09 09 4c 	lsl	r12,r11,r9
80003c1a:	f4 03 0a 42 	lsr	r2,r10,r3
80003c1e:	ef 46 ff f4 	st.w	r7[-12],r6
80003c22:	f6 03 0a 43 	lsr	r3,r11,r3
80003c26:	18 42       	or	r2,r12
80003c28:	f1 ee 10 0c 	or	r12,r8,lr
80003c2c:	f8 01 16 10 	lsr	r1,r12,0x10
80003c30:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80003c34:	e6 01 0d 04 	divu	r4,r3,r1
80003c38:	e4 03 16 10 	lsr	r3,r2,0x10
80003c3c:	08 9e       	mov	lr,r4
80003c3e:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80003c42:	e8 06 02 48 	mul	r8,r4,r6
80003c46:	10 33       	cp.w	r3,r8
80003c48:	c0 a2       	brcc	80003c5c <__avr32_udiv64+0x1fe>
80003c4a:	20 1e       	sub	lr,1
80003c4c:	18 03       	add	r3,r12
80003c4e:	18 33       	cp.w	r3,r12
80003c50:	c0 63       	brcs	80003c5c <__avr32_udiv64+0x1fe>
80003c52:	10 33       	cp.w	r3,r8
80003c54:	f7 be 03 01 	sublo	lr,1
80003c58:	e7 dc e3 03 	addcs	r3,r3,r12
80003c5c:	10 13       	sub	r3,r8
80003c5e:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80003c62:	e6 01 0d 00 	divu	r0,r3,r1
80003c66:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80003c6a:	00 98       	mov	r8,r0
80003c6c:	e0 06 02 46 	mul	r6,r0,r6
80003c70:	0c 3b       	cp.w	r11,r6
80003c72:	c0 a2       	brcc	80003c86 <__avr32_udiv64+0x228>
80003c74:	20 18       	sub	r8,1
80003c76:	18 0b       	add	r11,r12
80003c78:	18 3b       	cp.w	r11,r12
80003c7a:	c0 63       	brcs	80003c86 <__avr32_udiv64+0x228>
80003c7c:	0c 3b       	cp.w	r11,r6
80003c7e:	f7 dc e3 0b 	addcs	r11,r11,r12
80003c82:	f7 b8 03 01 	sublo	r8,1
80003c86:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80003c8a:	ee f4 ff f4 	ld.w	r4,r7[-12]
80003c8e:	0c 1b       	sub	r11,r6
80003c90:	f0 04 06 42 	mulu.d	r2,r8,r4
80003c94:	06 95       	mov	r5,r3
80003c96:	16 35       	cp.w	r5,r11
80003c98:	e0 8b 00 0a 	brhi	80003cac <__avr32_udiv64+0x24e>
80003c9c:	5f 0b       	sreq	r11
80003c9e:	f4 09 09 49 	lsl	r9,r10,r9
80003ca2:	12 32       	cp.w	r2,r9
80003ca4:	5f b9       	srhi	r9
80003ca6:	f7 e9 00 09 	and	r9,r11,r9
80003caa:	c0 60       	breq	80003cb6 <__avr32_udiv64+0x258>
80003cac:	20 18       	sub	r8,1
80003cae:	30 09       	mov	r9,0
80003cb0:	c0 38       	rjmp	80003cb6 <__avr32_udiv64+0x258>
80003cb2:	30 09       	mov	r9,0
80003cb4:	12 98       	mov	r8,r9
80003cb6:	10 9a       	mov	r10,r8
80003cb8:	12 93       	mov	r3,r9
80003cba:	10 92       	mov	r2,r8
80003cbc:	12 9b       	mov	r11,r9
80003cbe:	2f dd       	sub	sp,-12
80003cc0:	d8 32       	popm	r0-r7,pc

80003cc2 <memcpy>:
80003cc2:	58 8a       	cp.w	r10,8
80003cc4:	c2 f5       	brlt	80003d22 <memcpy+0x60>
80003cc6:	f9 eb 10 09 	or	r9,r12,r11
80003cca:	e2 19 00 03 	andl	r9,0x3,COH
80003cce:	e0 81 00 97 	brne	80003dfc <memcpy+0x13a>
80003cd2:	e0 4a 00 20 	cp.w	r10,32
80003cd6:	c3 b4       	brge	80003d4c <memcpy+0x8a>
80003cd8:	f4 08 14 02 	asr	r8,r10,0x2
80003cdc:	f0 09 11 08 	rsub	r9,r8,8
80003ce0:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80003ce4:	76 69       	ld.w	r9,r11[0x18]
80003ce6:	99 69       	st.w	r12[0x18],r9
80003ce8:	76 59       	ld.w	r9,r11[0x14]
80003cea:	99 59       	st.w	r12[0x14],r9
80003cec:	76 49       	ld.w	r9,r11[0x10]
80003cee:	99 49       	st.w	r12[0x10],r9
80003cf0:	76 39       	ld.w	r9,r11[0xc]
80003cf2:	99 39       	st.w	r12[0xc],r9
80003cf4:	76 29       	ld.w	r9,r11[0x8]
80003cf6:	99 29       	st.w	r12[0x8],r9
80003cf8:	76 19       	ld.w	r9,r11[0x4]
80003cfa:	99 19       	st.w	r12[0x4],r9
80003cfc:	76 09       	ld.w	r9,r11[0x0]
80003cfe:	99 09       	st.w	r12[0x0],r9
80003d00:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80003d04:	f8 08 00 28 	add	r8,r12,r8<<0x2
80003d08:	e0 1a 00 03 	andl	r10,0x3
80003d0c:	f4 0a 11 04 	rsub	r10,r10,4
80003d10:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80003d14:	17 a9       	ld.ub	r9,r11[0x2]
80003d16:	b0 a9       	st.b	r8[0x2],r9
80003d18:	17 99       	ld.ub	r9,r11[0x1]
80003d1a:	b0 99       	st.b	r8[0x1],r9
80003d1c:	17 89       	ld.ub	r9,r11[0x0]
80003d1e:	b0 89       	st.b	r8[0x0],r9
80003d20:	5e fc       	retal	r12
80003d22:	f4 0a 11 09 	rsub	r10,r10,9
80003d26:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80003d2a:	17 f9       	ld.ub	r9,r11[0x7]
80003d2c:	b8 f9       	st.b	r12[0x7],r9
80003d2e:	17 e9       	ld.ub	r9,r11[0x6]
80003d30:	b8 e9       	st.b	r12[0x6],r9
80003d32:	17 d9       	ld.ub	r9,r11[0x5]
80003d34:	b8 d9       	st.b	r12[0x5],r9
80003d36:	17 c9       	ld.ub	r9,r11[0x4]
80003d38:	b8 c9       	st.b	r12[0x4],r9
80003d3a:	17 b9       	ld.ub	r9,r11[0x3]
80003d3c:	b8 b9       	st.b	r12[0x3],r9
80003d3e:	17 a9       	ld.ub	r9,r11[0x2]
80003d40:	b8 a9       	st.b	r12[0x2],r9
80003d42:	17 99       	ld.ub	r9,r11[0x1]
80003d44:	b8 99       	st.b	r12[0x1],r9
80003d46:	17 89       	ld.ub	r9,r11[0x0]
80003d48:	b8 89       	st.b	r12[0x0],r9
80003d4a:	5e fc       	retal	r12
80003d4c:	eb cd 40 c0 	pushm	r6-r7,lr
80003d50:	18 99       	mov	r9,r12
80003d52:	22 0a       	sub	r10,32
80003d54:	b7 07       	ld.d	r6,r11++
80003d56:	b3 26       	st.d	r9++,r6
80003d58:	b7 07       	ld.d	r6,r11++
80003d5a:	b3 26       	st.d	r9++,r6
80003d5c:	b7 07       	ld.d	r6,r11++
80003d5e:	b3 26       	st.d	r9++,r6
80003d60:	b7 07       	ld.d	r6,r11++
80003d62:	b3 26       	st.d	r9++,r6
80003d64:	22 0a       	sub	r10,32
80003d66:	cf 74       	brge	80003d54 <memcpy+0x92>
80003d68:	2f 0a       	sub	r10,-16
80003d6a:	c0 65       	brlt	80003d76 <memcpy+0xb4>
80003d6c:	b7 07       	ld.d	r6,r11++
80003d6e:	b3 26       	st.d	r9++,r6
80003d70:	b7 07       	ld.d	r6,r11++
80003d72:	b3 26       	st.d	r9++,r6
80003d74:	21 0a       	sub	r10,16
80003d76:	5c 3a       	neg	r10
80003d78:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80003d7c:	d7 03       	nop
80003d7e:	d7 03       	nop
80003d80:	f7 36 00 0e 	ld.ub	r6,r11[14]
80003d84:	f3 66 00 0e 	st.b	r9[14],r6
80003d88:	f7 36 00 0d 	ld.ub	r6,r11[13]
80003d8c:	f3 66 00 0d 	st.b	r9[13],r6
80003d90:	f7 36 00 0c 	ld.ub	r6,r11[12]
80003d94:	f3 66 00 0c 	st.b	r9[12],r6
80003d98:	f7 36 00 0b 	ld.ub	r6,r11[11]
80003d9c:	f3 66 00 0b 	st.b	r9[11],r6
80003da0:	f7 36 00 0a 	ld.ub	r6,r11[10]
80003da4:	f3 66 00 0a 	st.b	r9[10],r6
80003da8:	f7 36 00 09 	ld.ub	r6,r11[9]
80003dac:	f3 66 00 09 	st.b	r9[9],r6
80003db0:	f7 36 00 08 	ld.ub	r6,r11[8]
80003db4:	f3 66 00 08 	st.b	r9[8],r6
80003db8:	f7 36 00 07 	ld.ub	r6,r11[7]
80003dbc:	f3 66 00 07 	st.b	r9[7],r6
80003dc0:	f7 36 00 06 	ld.ub	r6,r11[6]
80003dc4:	f3 66 00 06 	st.b	r9[6],r6
80003dc8:	f7 36 00 05 	ld.ub	r6,r11[5]
80003dcc:	f3 66 00 05 	st.b	r9[5],r6
80003dd0:	f7 36 00 04 	ld.ub	r6,r11[4]
80003dd4:	f3 66 00 04 	st.b	r9[4],r6
80003dd8:	f7 36 00 03 	ld.ub	r6,r11[3]
80003ddc:	f3 66 00 03 	st.b	r9[3],r6
80003de0:	f7 36 00 02 	ld.ub	r6,r11[2]
80003de4:	f3 66 00 02 	st.b	r9[2],r6
80003de8:	f7 36 00 01 	ld.ub	r6,r11[1]
80003dec:	f3 66 00 01 	st.b	r9[1],r6
80003df0:	f7 36 00 00 	ld.ub	r6,r11[0]
80003df4:	f3 66 00 00 	st.b	r9[0],r6
80003df8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003dfc:	20 1a       	sub	r10,1
80003dfe:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80003e02:	f8 0a 0b 09 	st.b	r12[r10],r9
80003e06:	cf b1       	brne	80003dfc <memcpy+0x13a>
80003e08:	5e fc       	retal	r12
80003e0a:	d7 03       	nop

80003e0c <sprintf>:
80003e0c:	d4 01       	pushm	lr
80003e0e:	21 7d       	sub	sp,92
80003e10:	e0 68 ff ff 	mov	r8,65535
80003e14:	ea 18 7f ff 	orh	r8,0x7fff
80003e18:	50 58       	stdsp	sp[0x14],r8
80003e1a:	50 28       	stdsp	sp[0x8],r8
80003e1c:	e0 68 02 08 	mov	r8,520
80003e20:	ba 68       	st.h	sp[0xc],r8
80003e22:	3f f8       	mov	r8,-1
80003e24:	ba 78       	st.h	sp[0xe],r8
80003e26:	e0 68 01 18 	mov	r8,280
80003e2a:	50 4c       	stdsp	sp[0x10],r12
80003e2c:	16 9a       	mov	r10,r11
80003e2e:	50 0c       	stdsp	sp[0x0],r12
80003e30:	fa c9 ff a0 	sub	r9,sp,-96
80003e34:	70 0c       	ld.w	r12,r8[0x0]
80003e36:	1a 9b       	mov	r11,sp
80003e38:	c9 ed       	rcall	80004174 <_vfprintf_r>
80003e3a:	30 09       	mov	r9,0
80003e3c:	40 08       	lddsp	r8,sp[0x0]
80003e3e:	b0 89       	st.b	r8[0x0],r9
80003e40:	2e 9d       	sub	sp,-92
80003e42:	d8 02       	popm	pc

80003e44 <get_arg>:
80003e44:	d4 31       	pushm	r0-r7,lr
80003e46:	20 8d       	sub	sp,32
80003e48:	fa c4 ff bc 	sub	r4,sp,-68
80003e4c:	50 4b       	stdsp	sp[0x10],r11
80003e4e:	68 2e       	ld.w	lr,r4[0x8]
80003e50:	50 58       	stdsp	sp[0x14],r8
80003e52:	12 96       	mov	r6,r9
80003e54:	7c 0b       	ld.w	r11,lr[0x0]
80003e56:	70 05       	ld.w	r5,r8[0x0]
80003e58:	50 6e       	stdsp	sp[0x18],lr
80003e5a:	58 0b       	cp.w	r11,0
80003e5c:	f4 0b 17 00 	moveq	r11,r10
80003e60:	68 03       	ld.w	r3,r4[0x0]
80003e62:	68 11       	ld.w	r1,r4[0x4]
80003e64:	40 49       	lddsp	r9,sp[0x10]
80003e66:	30 08       	mov	r8,0
80003e68:	c2 89       	rjmp	800040b8 <get_arg+0x274>
80003e6a:	2f fb       	sub	r11,-1
80003e6c:	32 5c       	mov	r12,37
80003e6e:	17 8a       	ld.ub	r10,r11[0x0]
80003e70:	f8 0a 18 00 	cp.b	r10,r12
80003e74:	5f 1e       	srne	lr
80003e76:	f0 0a 18 00 	cp.b	r10,r8
80003e7a:	5f 1c       	srne	r12
80003e7c:	fd ec 00 0c 	and	r12,lr,r12
80003e80:	f0 0c 18 00 	cp.b	r12,r8
80003e84:	cf 31       	brne	80003e6a <get_arg+0x26>
80003e86:	58 0a       	cp.w	r10,0
80003e88:	e0 80 01 25 	breq	800040d2 <get_arg+0x28e>
80003e8c:	30 0c       	mov	r12,0
80003e8e:	3f fa       	mov	r10,-1
80003e90:	18 90       	mov	r0,r12
80003e92:	50 3a       	stdsp	sp[0xc],r10
80003e94:	18 94       	mov	r4,r12
80003e96:	18 92       	mov	r2,r12
80003e98:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80003e9c:	16 97       	mov	r7,r11
80003e9e:	50 7c       	stdsp	sp[0x1c],r12
80003ea0:	fe cc a3 cc 	sub	r12,pc,-23604
80003ea4:	0f 3a       	ld.ub	r10,r7++
80003ea6:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
80003eaa:	40 7c       	lddsp	r12,sp[0x1c]
80003eac:	1c 0c       	add	r12,lr
80003eae:	fe ce a4 a2 	sub	lr,pc,-23390
80003eb2:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
80003eb6:	20 1e       	sub	lr,1
80003eb8:	50 0e       	stdsp	sp[0x0],lr
80003eba:	fe ce a5 1a 	sub	lr,pc,-23270
80003ebe:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
80003ec2:	50 7c       	stdsp	sp[0x1c],r12
80003ec4:	40 0c       	lddsp	r12,sp[0x0]
80003ec6:	58 7c       	cp.w	r12,7
80003ec8:	e0 8b 00 f1 	brhi	800040aa <get_arg+0x266>
80003ecc:	fe ce a6 cc 	sub	lr,pc,-22836
80003ed0:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
80003ed4:	36 8b       	mov	r11,104
80003ed6:	f6 0a 18 00 	cp.b	r10,r11
80003eda:	e0 80 00 e8 	breq	800040aa <get_arg+0x266>
80003ede:	37 1b       	mov	r11,113
80003ee0:	f6 0a 18 00 	cp.b	r10,r11
80003ee4:	c0 70       	breq	80003ef2 <get_arg+0xae>
80003ee6:	34 cb       	mov	r11,76
80003ee8:	f6 0a 18 00 	cp.b	r10,r11
80003eec:	c0 51       	brne	80003ef6 <get_arg+0xb2>
80003eee:	a3 b4       	sbr	r4,0x3
80003ef0:	cd d8       	rjmp	800040aa <get_arg+0x266>
80003ef2:	a5 b4       	sbr	r4,0x5
80003ef4:	cd b8       	rjmp	800040aa <get_arg+0x266>
80003ef6:	08 9a       	mov	r10,r4
80003ef8:	0e 9b       	mov	r11,r7
80003efa:	a5 aa       	sbr	r10,0x4
80003efc:	17 3c       	ld.ub	r12,r11++
80003efe:	a5 b4       	sbr	r4,0x5
80003f00:	36 ce       	mov	lr,108
80003f02:	fc 0c 18 00 	cp.b	r12,lr
80003f06:	e0 80 00 d3 	breq	800040ac <get_arg+0x268>
80003f0a:	14 94       	mov	r4,r10
80003f0c:	cc f8       	rjmp	800040aa <get_arg+0x266>
80003f0e:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
80003f12:	36 7c       	mov	r12,103
80003f14:	f8 0a 18 00 	cp.b	r10,r12
80003f18:	e0 8b 00 27 	brhi	80003f66 <get_arg+0x122>
80003f1c:	36 5b       	mov	r11,101
80003f1e:	f6 0a 18 00 	cp.b	r10,r11
80003f22:	c4 82       	brcc	80003fb2 <get_arg+0x16e>
80003f24:	34 fb       	mov	r11,79
80003f26:	f6 0a 18 00 	cp.b	r10,r11
80003f2a:	c4 80       	breq	80003fba <get_arg+0x176>
80003f2c:	e0 8b 00 0c 	brhi	80003f44 <get_arg+0x100>
80003f30:	34 5b       	mov	r11,69
80003f32:	f6 0a 18 00 	cp.b	r10,r11
80003f36:	c3 e0       	breq	80003fb2 <get_arg+0x16e>
80003f38:	34 7b       	mov	r11,71
80003f3a:	f6 0a 18 00 	cp.b	r10,r11
80003f3e:	c3 a0       	breq	80003fb2 <get_arg+0x16e>
80003f40:	34 4b       	mov	r11,68
80003f42:	c0 88       	rjmp	80003f52 <get_arg+0x10e>
80003f44:	35 8b       	mov	r11,88
80003f46:	f6 0a 18 00 	cp.b	r10,r11
80003f4a:	c2 c0       	breq	80003fa2 <get_arg+0x15e>
80003f4c:	e0 8b 00 07 	brhi	80003f5a <get_arg+0x116>
80003f50:	35 5b       	mov	r11,85
80003f52:	f6 0a 18 00 	cp.b	r10,r11
80003f56:	c3 51       	brne	80003fc0 <get_arg+0x17c>
80003f58:	c3 18       	rjmp	80003fba <get_arg+0x176>
80003f5a:	36 3b       	mov	r11,99
80003f5c:	f6 0a 18 00 	cp.b	r10,r11
80003f60:	c2 f0       	breq	80003fbe <get_arg+0x17a>
80003f62:	36 4b       	mov	r11,100
80003f64:	c0 e8       	rjmp	80003f80 <get_arg+0x13c>
80003f66:	37 0b       	mov	r11,112
80003f68:	f6 0a 18 00 	cp.b	r10,r11
80003f6c:	c2 50       	breq	80003fb6 <get_arg+0x172>
80003f6e:	e0 8b 00 0d 	brhi	80003f88 <get_arg+0x144>
80003f72:	36 eb       	mov	r11,110
80003f74:	f6 0a 18 00 	cp.b	r10,r11
80003f78:	c1 f0       	breq	80003fb6 <get_arg+0x172>
80003f7a:	e0 8b 00 14 	brhi	80003fa2 <get_arg+0x15e>
80003f7e:	36 9b       	mov	r11,105
80003f80:	f6 0a 18 00 	cp.b	r10,r11
80003f84:	c1 e1       	brne	80003fc0 <get_arg+0x17c>
80003f86:	c0 e8       	rjmp	80003fa2 <get_arg+0x15e>
80003f88:	37 5b       	mov	r11,117
80003f8a:	f6 0a 18 00 	cp.b	r10,r11
80003f8e:	c0 a0       	breq	80003fa2 <get_arg+0x15e>
80003f90:	37 8b       	mov	r11,120
80003f92:	f6 0a 18 00 	cp.b	r10,r11
80003f96:	c0 60       	breq	80003fa2 <get_arg+0x15e>
80003f98:	37 3b       	mov	r11,115
80003f9a:	f6 0a 18 00 	cp.b	r10,r11
80003f9e:	c1 11       	brne	80003fc0 <get_arg+0x17c>
80003fa0:	c0 b8       	rjmp	80003fb6 <get_arg+0x172>
80003fa2:	ed b4 00 04 	bld	r4,0x4
80003fa6:	c0 a0       	breq	80003fba <get_arg+0x176>
80003fa8:	ed b4 00 05 	bld	r4,0x5
80003fac:	c0 91       	brne	80003fbe <get_arg+0x17a>
80003fae:	30 20       	mov	r0,2
80003fb0:	c0 88       	rjmp	80003fc0 <get_arg+0x17c>
80003fb2:	30 40       	mov	r0,4
80003fb4:	c0 68       	rjmp	80003fc0 <get_arg+0x17c>
80003fb6:	30 30       	mov	r0,3
80003fb8:	c0 48       	rjmp	80003fc0 <get_arg+0x17c>
80003fba:	30 10       	mov	r0,1
80003fbc:	c0 28       	rjmp	80003fc0 <get_arg+0x17c>
80003fbe:	30 00       	mov	r0,0
80003fc0:	40 3b       	lddsp	r11,sp[0xc]
80003fc2:	5b fb       	cp.w	r11,-1
80003fc4:	c0 40       	breq	80003fcc <get_arg+0x188>
80003fc6:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
80003fca:	c7 08       	rjmp	800040aa <get_arg+0x266>
80003fcc:	58 60       	cp.w	r0,6
80003fce:	e0 8b 00 6e 	brhi	800040aa <get_arg+0x266>
80003fd2:	6c 0a       	ld.w	r10,r6[0x0]
80003fd4:	ea cc ff ff 	sub	r12,r5,-1
80003fd8:	fe ce a7 b8 	sub	lr,pc,-22600
80003fdc:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
80003fe0:	f4 cb ff f8 	sub	r11,r10,-8
80003fe4:	8d 0b       	st.w	r6[0x0],r11
80003fe6:	f4 ea 00 00 	ld.d	r10,r10[0]
80003fea:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80003fee:	c0 f8       	rjmp	8000400c <get_arg+0x1c8>
80003ff0:	f4 cb ff fc 	sub	r11,r10,-4
80003ff4:	8d 0b       	st.w	r6[0x0],r11
80003ff6:	74 0a       	ld.w	r10,r10[0x0]
80003ff8:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80003ffc:	c0 88       	rjmp	8000400c <get_arg+0x1c8>
80003ffe:	f4 cb ff f8 	sub	r11,r10,-8
80004002:	8d 0b       	st.w	r6[0x0],r11
80004004:	f4 ea 00 00 	ld.d	r10,r10[0]
80004008:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000400c:	0e 9b       	mov	r11,r7
8000400e:	18 95       	mov	r5,r12
80004010:	c4 e8       	rjmp	800040ac <get_arg+0x268>
80004012:	62 0a       	ld.w	r10,r1[0x0]
80004014:	5b fa       	cp.w	r10,-1
80004016:	c0 b1       	brne	8000402c <get_arg+0x1e8>
80004018:	50 19       	stdsp	sp[0x4],r9
8000401a:	50 28       	stdsp	sp[0x8],r8
8000401c:	e0 6a 00 80 	mov	r10,128
80004020:	30 0b       	mov	r11,0
80004022:	02 9c       	mov	r12,r1
80004024:	e0 a0 1d 78 	rcall	80007b14 <memset>
80004028:	40 28       	lddsp	r8,sp[0x8]
8000402a:	40 19       	lddsp	r9,sp[0x4]
8000402c:	e4 cc 00 01 	sub	r12,r2,1
80004030:	0e 9b       	mov	r11,r7
80004032:	50 3c       	stdsp	sp[0xc],r12
80004034:	f2 0c 0c 49 	max	r9,r9,r12
80004038:	c3 a8       	rjmp	800040ac <get_arg+0x268>
8000403a:	62 0a       	ld.w	r10,r1[0x0]
8000403c:	5b fa       	cp.w	r10,-1
8000403e:	c0 b1       	brne	80004054 <get_arg+0x210>
80004040:	50 19       	stdsp	sp[0x4],r9
80004042:	50 28       	stdsp	sp[0x8],r8
80004044:	e0 6a 00 80 	mov	r10,128
80004048:	30 0b       	mov	r11,0
8000404a:	02 9c       	mov	r12,r1
8000404c:	e0 a0 1d 64 	rcall	80007b14 <memset>
80004050:	40 28       	lddsp	r8,sp[0x8]
80004052:	40 19       	lddsp	r9,sp[0x4]
80004054:	20 12       	sub	r2,1
80004056:	30 0a       	mov	r10,0
80004058:	0e 9b       	mov	r11,r7
8000405a:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
8000405e:	f2 02 0c 49 	max	r9,r9,r2
80004062:	c2 58       	rjmp	800040ac <get_arg+0x268>
80004064:	16 97       	mov	r7,r11
80004066:	6c 0a       	ld.w	r10,r6[0x0]
80004068:	f4 cb ff fc 	sub	r11,r10,-4
8000406c:	8d 0b       	st.w	r6[0x0],r11
8000406e:	74 0a       	ld.w	r10,r10[0x0]
80004070:	0e 9b       	mov	r11,r7
80004072:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80004076:	2f f5       	sub	r5,-1
80004078:	c1 a8       	rjmp	800040ac <get_arg+0x268>
8000407a:	f4 c2 00 30 	sub	r2,r10,48
8000407e:	c0 68       	rjmp	8000408a <get_arg+0x246>
80004080:	e4 02 00 22 	add	r2,r2,r2<<0x2
80004084:	2f f7       	sub	r7,-1
80004086:	f4 02 00 12 	add	r2,r10,r2<<0x1
8000408a:	0f 8a       	ld.ub	r10,r7[0x0]
8000408c:	58 0a       	cp.w	r10,0
8000408e:	c0 e0       	breq	800040aa <get_arg+0x266>
80004090:	23 0a       	sub	r10,48
80004092:	58 9a       	cp.w	r10,9
80004094:	fe 98 ff f6 	brls	80004080 <get_arg+0x23c>
80004098:	c0 98       	rjmp	800040aa <get_arg+0x266>
8000409a:	2f f7       	sub	r7,-1
8000409c:	0f 8a       	ld.ub	r10,r7[0x0]
8000409e:	58 0a       	cp.w	r10,0
800040a0:	c0 50       	breq	800040aa <get_arg+0x266>
800040a2:	23 0a       	sub	r10,48
800040a4:	58 9a       	cp.w	r10,9
800040a6:	fe 98 ff fa 	brls	8000409a <get_arg+0x256>
800040aa:	0e 9b       	mov	r11,r7
800040ac:	40 7c       	lddsp	r12,sp[0x1c]
800040ae:	30 ba       	mov	r10,11
800040b0:	f4 0c 18 00 	cp.b	r12,r10
800040b4:	fe 91 fe f2 	brne	80003e98 <get_arg+0x54>
800040b8:	40 42       	lddsp	r2,sp[0x10]
800040ba:	17 8c       	ld.ub	r12,r11[0x0]
800040bc:	0a 32       	cp.w	r2,r5
800040be:	5f 4a       	srge	r10
800040c0:	f0 0c 18 00 	cp.b	r12,r8
800040c4:	5f 1c       	srne	r12
800040c6:	f9 ea 00 0a 	and	r10,r12,r10
800040ca:	f0 0a 18 00 	cp.b	r10,r8
800040ce:	fe 91 fe cf 	brne	80003e6c <get_arg+0x28>
800040d2:	30 08       	mov	r8,0
800040d4:	40 4e       	lddsp	lr,sp[0x10]
800040d6:	17 8a       	ld.ub	r10,r11[0x0]
800040d8:	e2 05 00 21 	add	r1,r1,r5<<0x2
800040dc:	f0 0a 18 00 	cp.b	r10,r8
800040e0:	fc 09 17 10 	movne	r9,lr
800040e4:	e6 05 00 38 	add	r8,r3,r5<<0x3
800040e8:	06 9e       	mov	lr,r3
800040ea:	c2 a8       	rjmp	8000413e <get_arg+0x2fa>
800040ec:	62 0a       	ld.w	r10,r1[0x0]
800040ee:	58 3a       	cp.w	r10,3
800040f0:	c1 e0       	breq	8000412c <get_arg+0x2e8>
800040f2:	e0 89 00 07 	brgt	80004100 <get_arg+0x2bc>
800040f6:	58 1a       	cp.w	r10,1
800040f8:	c1 a0       	breq	8000412c <get_arg+0x2e8>
800040fa:	58 2a       	cp.w	r10,2
800040fc:	c1 81       	brne	8000412c <get_arg+0x2e8>
800040fe:	c0 58       	rjmp	80004108 <get_arg+0x2c4>
80004100:	58 5a       	cp.w	r10,5
80004102:	c0 c0       	breq	8000411a <get_arg+0x2d6>
80004104:	c0 b5       	brlt	8000411a <get_arg+0x2d6>
80004106:	c1 38       	rjmp	8000412c <get_arg+0x2e8>
80004108:	6c 0a       	ld.w	r10,r6[0x0]
8000410a:	f4 cc ff f8 	sub	r12,r10,-8
8000410e:	8d 0c       	st.w	r6[0x0],r12
80004110:	f4 e2 00 00 	ld.d	r2,r10[0]
80004114:	f0 e3 00 00 	st.d	r8[0],r2
80004118:	c1 08       	rjmp	80004138 <get_arg+0x2f4>
8000411a:	6c 0a       	ld.w	r10,r6[0x0]
8000411c:	f4 cc ff f8 	sub	r12,r10,-8
80004120:	8d 0c       	st.w	r6[0x0],r12
80004122:	f4 e2 00 00 	ld.d	r2,r10[0]
80004126:	f0 e3 00 00 	st.d	r8[0],r2
8000412a:	c0 78       	rjmp	80004138 <get_arg+0x2f4>
8000412c:	6c 0a       	ld.w	r10,r6[0x0]
8000412e:	f4 cc ff fc 	sub	r12,r10,-4
80004132:	8d 0c       	st.w	r6[0x0],r12
80004134:	74 0a       	ld.w	r10,r10[0x0]
80004136:	91 0a       	st.w	r8[0x0],r10
80004138:	2f f5       	sub	r5,-1
8000413a:	2f 88       	sub	r8,-8
8000413c:	2f c1       	sub	r1,-4
8000413e:	12 35       	cp.w	r5,r9
80004140:	fe 9a ff d6 	brle	800040ec <get_arg+0x2a8>
80004144:	1c 93       	mov	r3,lr
80004146:	40 52       	lddsp	r2,sp[0x14]
80004148:	40 6e       	lddsp	lr,sp[0x18]
8000414a:	85 05       	st.w	r2[0x0],r5
8000414c:	9d 0b       	st.w	lr[0x0],r11
8000414e:	40 4b       	lddsp	r11,sp[0x10]
80004150:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
80004154:	2f 8d       	sub	sp,-32
80004156:	d8 32       	popm	r0-r7,pc

80004158 <__sprint_r>:
80004158:	d4 21       	pushm	r4-r7,lr
8000415a:	14 97       	mov	r7,r10
8000415c:	74 28       	ld.w	r8,r10[0x8]
8000415e:	58 08       	cp.w	r8,0
80004160:	c0 41       	brne	80004168 <__sprint_r+0x10>
80004162:	95 18       	st.w	r10[0x4],r8
80004164:	10 9c       	mov	r12,r8
80004166:	d8 22       	popm	r4-r7,pc
80004168:	e0 a0 18 b4 	rcall	800072d0 <__sfvwrite_r>
8000416c:	30 08       	mov	r8,0
8000416e:	8f 18       	st.w	r7[0x4],r8
80004170:	8f 28       	st.w	r7[0x8],r8
80004172:	d8 22       	popm	r4-r7,pc

80004174 <_vfprintf_r>:
80004174:	d4 31       	pushm	r0-r7,lr
80004176:	fa cd 06 bc 	sub	sp,sp,1724
8000417a:	51 09       	stdsp	sp[0x40],r9
8000417c:	16 91       	mov	r1,r11
8000417e:	14 97       	mov	r7,r10
80004180:	18 95       	mov	r5,r12
80004182:	e0 a0 1a 1d 	rcall	800075bc <_localeconv_r>
80004186:	78 0c       	ld.w	r12,r12[0x0]
80004188:	50 cc       	stdsp	sp[0x30],r12
8000418a:	58 05       	cp.w	r5,0
8000418c:	c0 70       	breq	8000419a <_vfprintf_r+0x26>
8000418e:	6a 68       	ld.w	r8,r5[0x18]
80004190:	58 08       	cp.w	r8,0
80004192:	c0 41       	brne	8000419a <_vfprintf_r+0x26>
80004194:	0a 9c       	mov	r12,r5
80004196:	e0 a0 17 3d 	rcall	80007010 <__sinit>
8000419a:	fe c8 a5 b6 	sub	r8,pc,-23114
8000419e:	10 31       	cp.w	r1,r8
800041a0:	c0 31       	brne	800041a6 <_vfprintf_r+0x32>
800041a2:	6a 01       	ld.w	r1,r5[0x0]
800041a4:	c0 c8       	rjmp	800041bc <_vfprintf_r+0x48>
800041a6:	fe c8 a5 a2 	sub	r8,pc,-23134
800041aa:	10 31       	cp.w	r1,r8
800041ac:	c0 31       	brne	800041b2 <_vfprintf_r+0x3e>
800041ae:	6a 11       	ld.w	r1,r5[0x4]
800041b0:	c0 68       	rjmp	800041bc <_vfprintf_r+0x48>
800041b2:	fe c8 a5 8e 	sub	r8,pc,-23154
800041b6:	10 31       	cp.w	r1,r8
800041b8:	eb f1 00 02 	ld.weq	r1,r5[0x8]
800041bc:	82 68       	ld.sh	r8,r1[0xc]
800041be:	ed b8 00 03 	bld	r8,0x3
800041c2:	c0 41       	brne	800041ca <_vfprintf_r+0x56>
800041c4:	62 48       	ld.w	r8,r1[0x10]
800041c6:	58 08       	cp.w	r8,0
800041c8:	c0 71       	brne	800041d6 <_vfprintf_r+0x62>
800041ca:	02 9b       	mov	r11,r1
800041cc:	0a 9c       	mov	r12,r5
800041ce:	e0 a0 0f 5d 	rcall	80006088 <__swsetup_r>
800041d2:	e0 81 0f 54 	brne	8000607a <_vfprintf_r+0x1f06>
800041d6:	82 68       	ld.sh	r8,r1[0xc]
800041d8:	10 99       	mov	r9,r8
800041da:	e2 19 00 1a 	andl	r9,0x1a,COH
800041de:	58 a9       	cp.w	r9,10
800041e0:	c3 c1       	brne	80004258 <_vfprintf_r+0xe4>
800041e2:	82 79       	ld.sh	r9,r1[0xe]
800041e4:	30 0a       	mov	r10,0
800041e6:	f4 09 19 00 	cp.h	r9,r10
800041ea:	c3 75       	brlt	80004258 <_vfprintf_r+0xe4>
800041ec:	a1 d8       	cbr	r8,0x1
800041ee:	fb 58 05 d0 	st.h	sp[1488],r8
800041f2:	62 88       	ld.w	r8,r1[0x20]
800041f4:	fb 48 05 e4 	st.w	sp[1508],r8
800041f8:	62 a8       	ld.w	r8,r1[0x28]
800041fa:	fb 48 05 ec 	st.w	sp[1516],r8
800041fe:	fa c8 ff bc 	sub	r8,sp,-68
80004202:	fb 48 05 d4 	st.w	sp[1492],r8
80004206:	fb 48 05 c4 	st.w	sp[1476],r8
8000420a:	e0 68 04 00 	mov	r8,1024
8000420e:	fb 48 05 d8 	st.w	sp[1496],r8
80004212:	fb 48 05 cc 	st.w	sp[1484],r8
80004216:	30 08       	mov	r8,0
80004218:	fb 59 05 d2 	st.h	sp[1490],r9
8000421c:	0e 9a       	mov	r10,r7
8000421e:	41 09       	lddsp	r9,sp[0x40]
80004220:	fa c7 fa 3c 	sub	r7,sp,-1476
80004224:	fb 48 05 dc 	st.w	sp[1500],r8
80004228:	0a 9c       	mov	r12,r5
8000422a:	0e 9b       	mov	r11,r7
8000422c:	ca 4f       	rcall	80004174 <_vfprintf_r>
8000422e:	50 bc       	stdsp	sp[0x2c],r12
80004230:	c0 95       	brlt	80004242 <_vfprintf_r+0xce>
80004232:	0e 9b       	mov	r11,r7
80004234:	0a 9c       	mov	r12,r5
80004236:	e0 a0 16 15 	rcall	80006e60 <_fflush_r>
8000423a:	40 be       	lddsp	lr,sp[0x2c]
8000423c:	f9 be 01 ff 	movne	lr,-1
80004240:	50 be       	stdsp	sp[0x2c],lr
80004242:	fb 08 05 d0 	ld.sh	r8,sp[1488]
80004246:	ed b8 00 06 	bld	r8,0x6
8000424a:	e0 81 0f 1a 	brne	8000607e <_vfprintf_r+0x1f0a>
8000424e:	82 68       	ld.sh	r8,r1[0xc]
80004250:	a7 a8       	sbr	r8,0x6
80004252:	a2 68       	st.h	r1[0xc],r8
80004254:	e0 8f 0f 15 	bral	8000607e <_vfprintf_r+0x1f0a>
80004258:	30 08       	mov	r8,0
8000425a:	fb 48 06 b4 	st.w	sp[1716],r8
8000425e:	fb 48 06 90 	st.w	sp[1680],r8
80004262:	fb 48 06 8c 	st.w	sp[1676],r8
80004266:	fb 48 06 b0 	st.w	sp[1712],r8
8000426a:	30 08       	mov	r8,0
8000426c:	30 09       	mov	r9,0
8000426e:	50 a7       	stdsp	sp[0x28],r7
80004270:	50 78       	stdsp	sp[0x1c],r8
80004272:	fa c3 f9 e0 	sub	r3,sp,-1568
80004276:	3f f8       	mov	r8,-1
80004278:	50 59       	stdsp	sp[0x14],r9
8000427a:	fb 43 06 88 	st.w	sp[1672],r3
8000427e:	fb 48 05 44 	st.w	sp[1348],r8
80004282:	12 9c       	mov	r12,r9
80004284:	50 69       	stdsp	sp[0x18],r9
80004286:	50 d9       	stdsp	sp[0x34],r9
80004288:	50 e9       	stdsp	sp[0x38],r9
8000428a:	50 b9       	stdsp	sp[0x2c],r9
8000428c:	12 97       	mov	r7,r9
8000428e:	0a 94       	mov	r4,r5
80004290:	40 a2       	lddsp	r2,sp[0x28]
80004292:	32 5a       	mov	r10,37
80004294:	30 08       	mov	r8,0
80004296:	c0 28       	rjmp	8000429a <_vfprintf_r+0x126>
80004298:	2f f2       	sub	r2,-1
8000429a:	05 89       	ld.ub	r9,r2[0x0]
8000429c:	f0 09 18 00 	cp.b	r9,r8
800042a0:	5f 1b       	srne	r11
800042a2:	f4 09 18 00 	cp.b	r9,r10
800042a6:	5f 19       	srne	r9
800042a8:	f3 eb 00 0b 	and	r11,r9,r11
800042ac:	f0 0b 18 00 	cp.b	r11,r8
800042b0:	cf 41       	brne	80004298 <_vfprintf_r+0x124>
800042b2:	40 ab       	lddsp	r11,sp[0x28]
800042b4:	e4 0b 01 06 	sub	r6,r2,r11
800042b8:	c1 e0       	breq	800042f4 <_vfprintf_r+0x180>
800042ba:	fa f8 06 90 	ld.w	r8,sp[1680]
800042be:	0c 08       	add	r8,r6
800042c0:	87 0b       	st.w	r3[0x0],r11
800042c2:	fb 48 06 90 	st.w	sp[1680],r8
800042c6:	87 16       	st.w	r3[0x4],r6
800042c8:	fa f8 06 8c 	ld.w	r8,sp[1676]
800042cc:	2f f8       	sub	r8,-1
800042ce:	fb 48 06 8c 	st.w	sp[1676],r8
800042d2:	58 78       	cp.w	r8,7
800042d4:	e0 89 00 04 	brgt	800042dc <_vfprintf_r+0x168>
800042d8:	2f 83       	sub	r3,-8
800042da:	c0 a8       	rjmp	800042ee <_vfprintf_r+0x17a>
800042dc:	fa ca f9 78 	sub	r10,sp,-1672
800042e0:	02 9b       	mov	r11,r1
800042e2:	08 9c       	mov	r12,r4
800042e4:	c3 af       	rcall	80004158 <__sprint_r>
800042e6:	e0 81 0e c6 	brne	80006072 <_vfprintf_r+0x1efe>
800042ea:	fa c3 f9 e0 	sub	r3,sp,-1568
800042ee:	40 ba       	lddsp	r10,sp[0x2c]
800042f0:	0c 0a       	add	r10,r6
800042f2:	50 ba       	stdsp	sp[0x2c],r10
800042f4:	05 89       	ld.ub	r9,r2[0x0]
800042f6:	30 08       	mov	r8,0
800042f8:	f0 09 18 00 	cp.b	r9,r8
800042fc:	e0 80 0e aa 	breq	80006050 <_vfprintf_r+0x1edc>
80004300:	30 09       	mov	r9,0
80004302:	fb 68 06 bb 	st.b	sp[1723],r8
80004306:	0e 96       	mov	r6,r7
80004308:	e4 c8 ff ff 	sub	r8,r2,-1
8000430c:	3f fe       	mov	lr,-1
8000430e:	50 93       	stdsp	sp[0x24],r3
80004310:	50 41       	stdsp	sp[0x10],r1
80004312:	0e 93       	mov	r3,r7
80004314:	04 91       	mov	r1,r2
80004316:	50 89       	stdsp	sp[0x20],r9
80004318:	50 a8       	stdsp	sp[0x28],r8
8000431a:	50 2e       	stdsp	sp[0x8],lr
8000431c:	50 39       	stdsp	sp[0xc],r9
8000431e:	12 95       	mov	r5,r9
80004320:	12 90       	mov	r0,r9
80004322:	10 97       	mov	r7,r8
80004324:	08 92       	mov	r2,r4
80004326:	c0 78       	rjmp	80004334 <_vfprintf_r+0x1c0>
80004328:	3f fc       	mov	r12,-1
8000432a:	08 97       	mov	r7,r4
8000432c:	50 2c       	stdsp	sp[0x8],r12
8000432e:	c0 38       	rjmp	80004334 <_vfprintf_r+0x1c0>
80004330:	30 0b       	mov	r11,0
80004332:	50 3b       	stdsp	sp[0xc],r11
80004334:	0f 38       	ld.ub	r8,r7++
80004336:	c0 28       	rjmp	8000433a <_vfprintf_r+0x1c6>
80004338:	12 90       	mov	r0,r9
8000433a:	f0 c9 00 20 	sub	r9,r8,32
8000433e:	e0 49 00 58 	cp.w	r9,88
80004342:	e0 8b 0a 30 	brhi	800057a2 <_vfprintf_r+0x162e>
80004346:	fe ca ab 0a 	sub	r10,pc,-21750
8000434a:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
8000434e:	50 a7       	stdsp	sp[0x28],r7
80004350:	50 80       	stdsp	sp[0x20],r0
80004352:	0c 97       	mov	r7,r6
80004354:	04 94       	mov	r4,r2
80004356:	06 96       	mov	r6,r3
80004358:	02 92       	mov	r2,r1
8000435a:	fe c9 a8 e2 	sub	r9,pc,-22302
8000435e:	40 93       	lddsp	r3,sp[0x24]
80004360:	10 90       	mov	r0,r8
80004362:	40 41       	lddsp	r1,sp[0x10]
80004364:	50 d9       	stdsp	sp[0x34],r9
80004366:	e0 8f 08 8e 	bral	80005482 <_vfprintf_r+0x130e>
8000436a:	30 08       	mov	r8,0
8000436c:	fb 39 06 bb 	ld.ub	r9,sp[1723]
80004370:	f0 09 18 00 	cp.b	r9,r8
80004374:	ce 01       	brne	80004334 <_vfprintf_r+0x1c0>
80004376:	32 08       	mov	r8,32
80004378:	c6 e8       	rjmp	80004454 <_vfprintf_r+0x2e0>
8000437a:	a1 a5       	sbr	r5,0x0
8000437c:	cd cb       	rjmp	80004334 <_vfprintf_r+0x1c0>
8000437e:	0f 89       	ld.ub	r9,r7[0x0]
80004380:	f2 c8 00 30 	sub	r8,r9,48
80004384:	58 98       	cp.w	r8,9
80004386:	e0 8b 00 1d 	brhi	800043c0 <_vfprintf_r+0x24c>
8000438a:	ee c8 ff ff 	sub	r8,r7,-1
8000438e:	30 0b       	mov	r11,0
80004390:	23 09       	sub	r9,48
80004392:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80004396:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
8000439a:	11 39       	ld.ub	r9,r8++
8000439c:	f2 ca 00 30 	sub	r10,r9,48
800043a0:	58 9a       	cp.w	r10,9
800043a2:	fe 98 ff f7 	brls	80004390 <_vfprintf_r+0x21c>
800043a6:	e0 49 00 24 	cp.w	r9,36
800043aa:	cc 31       	brne	80004330 <_vfprintf_r+0x1bc>
800043ac:	e0 4b 00 20 	cp.w	r11,32
800043b0:	e0 89 0e 60 	brgt	80006070 <_vfprintf_r+0x1efc>
800043b4:	20 1b       	sub	r11,1
800043b6:	fa f9 06 b4 	ld.w	r9,sp[1716]
800043ba:	12 3b       	cp.w	r11,r9
800043bc:	c0 95       	brlt	800043ce <_vfprintf_r+0x25a>
800043be:	c1 08       	rjmp	800043de <_vfprintf_r+0x26a>
800043c0:	fa f9 06 b4 	ld.w	r9,sp[1716]
800043c4:	ec ca ff ff 	sub	r10,r6,-1
800043c8:	12 36       	cp.w	r6,r9
800043ca:	c1 f5       	brlt	80004408 <_vfprintf_r+0x294>
800043cc:	c2 68       	rjmp	80004418 <_vfprintf_r+0x2a4>
800043ce:	fa ce f9 44 	sub	lr,sp,-1724
800043d2:	10 97       	mov	r7,r8
800043d4:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
800043d8:	f6 f0 fd 88 	ld.w	r0,r11[-632]
800043dc:	c3 58       	rjmp	80004446 <_vfprintf_r+0x2d2>
800043de:	10 97       	mov	r7,r8
800043e0:	fa c8 f9 50 	sub	r8,sp,-1712
800043e4:	1a d8       	st.w	--sp,r8
800043e6:	fa c8 fa b8 	sub	r8,sp,-1352
800043ea:	1a d8       	st.w	--sp,r8
800043ec:	fa c8 fb b4 	sub	r8,sp,-1100
800043f0:	02 9a       	mov	r10,r1
800043f2:	1a d8       	st.w	--sp,r8
800043f4:	04 9c       	mov	r12,r2
800043f6:	fa c8 f9 40 	sub	r8,sp,-1728
800043fa:	fa c9 ff b4 	sub	r9,sp,-76
800043fe:	fe b0 fd 23 	rcall	80003e44 <get_arg>
80004402:	2f dd       	sub	sp,-12
80004404:	78 00       	ld.w	r0,r12[0x0]
80004406:	c2 08       	rjmp	80004446 <_vfprintf_r+0x2d2>
80004408:	fa cc f9 44 	sub	r12,sp,-1724
8000440c:	14 96       	mov	r6,r10
8000440e:	f8 03 00 38 	add	r8,r12,r3<<0x3
80004412:	f0 f0 fd 88 	ld.w	r0,r8[-632]
80004416:	c1 88       	rjmp	80004446 <_vfprintf_r+0x2d2>
80004418:	41 08       	lddsp	r8,sp[0x40]
8000441a:	59 f9       	cp.w	r9,31
8000441c:	e0 89 00 11 	brgt	8000443e <_vfprintf_r+0x2ca>
80004420:	f0 cb ff fc 	sub	r11,r8,-4
80004424:	51 0b       	stdsp	sp[0x40],r11
80004426:	70 00       	ld.w	r0,r8[0x0]
80004428:	fa cb f9 44 	sub	r11,sp,-1724
8000442c:	f6 09 00 38 	add	r8,r11,r9<<0x3
80004430:	f1 40 fd 88 	st.w	r8[-632],r0
80004434:	2f f9       	sub	r9,-1
80004436:	14 96       	mov	r6,r10
80004438:	fb 49 06 b4 	st.w	sp[1716],r9
8000443c:	c0 58       	rjmp	80004446 <_vfprintf_r+0x2d2>
8000443e:	70 00       	ld.w	r0,r8[0x0]
80004440:	14 96       	mov	r6,r10
80004442:	2f c8       	sub	r8,-4
80004444:	51 08       	stdsp	sp[0x40],r8
80004446:	58 00       	cp.w	r0,0
80004448:	fe 94 ff 76 	brge	80004334 <_vfprintf_r+0x1c0>
8000444c:	5c 30       	neg	r0
8000444e:	a3 a5       	sbr	r5,0x2
80004450:	c7 2b       	rjmp	80004334 <_vfprintf_r+0x1c0>
80004452:	32 b8       	mov	r8,43
80004454:	fb 68 06 bb 	st.b	sp[1723],r8
80004458:	c6 eb       	rjmp	80004334 <_vfprintf_r+0x1c0>
8000445a:	0f 38       	ld.ub	r8,r7++
8000445c:	e0 48 00 2a 	cp.w	r8,42
80004460:	c0 30       	breq	80004466 <_vfprintf_r+0x2f2>
80004462:	30 09       	mov	r9,0
80004464:	c7 98       	rjmp	80004556 <_vfprintf_r+0x3e2>
80004466:	0f 88       	ld.ub	r8,r7[0x0]
80004468:	f0 c9 00 30 	sub	r9,r8,48
8000446c:	58 99       	cp.w	r9,9
8000446e:	e0 8b 00 1f 	brhi	800044ac <_vfprintf_r+0x338>
80004472:	ee c4 ff ff 	sub	r4,r7,-1
80004476:	30 0b       	mov	r11,0
80004478:	23 08       	sub	r8,48
8000447a:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
8000447e:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
80004482:	09 38       	ld.ub	r8,r4++
80004484:	f0 c9 00 30 	sub	r9,r8,48
80004488:	58 99       	cp.w	r9,9
8000448a:	fe 98 ff f7 	brls	80004478 <_vfprintf_r+0x304>
8000448e:	e0 48 00 24 	cp.w	r8,36
80004492:	fe 91 ff 4f 	brne	80004330 <_vfprintf_r+0x1bc>
80004496:	e0 4b 00 20 	cp.w	r11,32
8000449a:	e0 89 0d eb 	brgt	80006070 <_vfprintf_r+0x1efc>
8000449e:	20 1b       	sub	r11,1
800044a0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800044a4:	10 3b       	cp.w	r11,r8
800044a6:	c0 a5       	brlt	800044ba <_vfprintf_r+0x346>
800044a8:	c1 18       	rjmp	800044ca <_vfprintf_r+0x356>
800044aa:	d7 03       	nop
800044ac:	fa fa 06 b4 	ld.w	r10,sp[1716]
800044b0:	ec c9 ff ff 	sub	r9,r6,-1
800044b4:	14 36       	cp.w	r6,r10
800044b6:	c1 f5       	brlt	800044f4 <_vfprintf_r+0x380>
800044b8:	c2 88       	rjmp	80004508 <_vfprintf_r+0x394>
800044ba:	fa ca f9 44 	sub	r10,sp,-1724
800044be:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
800044c2:	f6 fb fd 88 	ld.w	r11,r11[-632]
800044c6:	50 2b       	stdsp	sp[0x8],r11
800044c8:	c3 c8       	rjmp	80004540 <_vfprintf_r+0x3cc>
800044ca:	fa c8 f9 50 	sub	r8,sp,-1712
800044ce:	1a d8       	st.w	--sp,r8
800044d0:	fa c8 fa b8 	sub	r8,sp,-1352
800044d4:	1a d8       	st.w	--sp,r8
800044d6:	fa c8 fb b4 	sub	r8,sp,-1100
800044da:	02 9a       	mov	r10,r1
800044dc:	1a d8       	st.w	--sp,r8
800044de:	04 9c       	mov	r12,r2
800044e0:	fa c8 f9 40 	sub	r8,sp,-1728
800044e4:	fa c9 ff b4 	sub	r9,sp,-76
800044e8:	fe b0 fc ae 	rcall	80003e44 <get_arg>
800044ec:	2f dd       	sub	sp,-12
800044ee:	78 0c       	ld.w	r12,r12[0x0]
800044f0:	50 2c       	stdsp	sp[0x8],r12
800044f2:	c2 78       	rjmp	80004540 <_vfprintf_r+0x3cc>
800044f4:	12 96       	mov	r6,r9
800044f6:	0e 94       	mov	r4,r7
800044f8:	fa c9 f9 44 	sub	r9,sp,-1724
800044fc:	f2 03 00 38 	add	r8,r9,r3<<0x3
80004500:	f0 f8 fd 88 	ld.w	r8,r8[-632]
80004504:	50 28       	stdsp	sp[0x8],r8
80004506:	c1 d8       	rjmp	80004540 <_vfprintf_r+0x3cc>
80004508:	41 08       	lddsp	r8,sp[0x40]
8000450a:	59 fa       	cp.w	r10,31
8000450c:	e0 89 00 14 	brgt	80004534 <_vfprintf_r+0x3c0>
80004510:	f0 cb ff fc 	sub	r11,r8,-4
80004514:	70 08       	ld.w	r8,r8[0x0]
80004516:	51 0b       	stdsp	sp[0x40],r11
80004518:	50 28       	stdsp	sp[0x8],r8
8000451a:	fa c6 f9 44 	sub	r6,sp,-1724
8000451e:	40 2e       	lddsp	lr,sp[0x8]
80004520:	ec 0a 00 38 	add	r8,r6,r10<<0x3
80004524:	f1 4e fd 88 	st.w	r8[-632],lr
80004528:	2f fa       	sub	r10,-1
8000452a:	0e 94       	mov	r4,r7
8000452c:	fb 4a 06 b4 	st.w	sp[1716],r10
80004530:	12 96       	mov	r6,r9
80004532:	c0 78       	rjmp	80004540 <_vfprintf_r+0x3cc>
80004534:	70 0c       	ld.w	r12,r8[0x0]
80004536:	0e 94       	mov	r4,r7
80004538:	2f c8       	sub	r8,-4
8000453a:	50 2c       	stdsp	sp[0x8],r12
8000453c:	12 96       	mov	r6,r9
8000453e:	51 08       	stdsp	sp[0x40],r8
80004540:	40 2b       	lddsp	r11,sp[0x8]
80004542:	58 0b       	cp.w	r11,0
80004544:	fe 95 fe f2 	brlt	80004328 <_vfprintf_r+0x1b4>
80004548:	08 97       	mov	r7,r4
8000454a:	cf 5a       	rjmp	80004334 <_vfprintf_r+0x1c0>
8000454c:	f2 09 00 29 	add	r9,r9,r9<<0x2
80004550:	0f 38       	ld.ub	r8,r7++
80004552:	f4 09 00 19 	add	r9,r10,r9<<0x1
80004556:	f0 ca 00 30 	sub	r10,r8,48
8000455a:	58 9a       	cp.w	r10,9
8000455c:	fe 98 ff f8 	brls	8000454c <_vfprintf_r+0x3d8>
80004560:	3f fa       	mov	r10,-1
80004562:	f2 0a 0c 49 	max	r9,r9,r10
80004566:	50 29       	stdsp	sp[0x8],r9
80004568:	ce 9a       	rjmp	8000433a <_vfprintf_r+0x1c6>
8000456a:	a7 b5       	sbr	r5,0x7
8000456c:	ce 4a       	rjmp	80004334 <_vfprintf_r+0x1c0>
8000456e:	30 09       	mov	r9,0
80004570:	23 08       	sub	r8,48
80004572:	f2 09 00 29 	add	r9,r9,r9<<0x2
80004576:	f0 09 00 19 	add	r9,r8,r9<<0x1
8000457a:	0f 38       	ld.ub	r8,r7++
8000457c:	f0 ca 00 30 	sub	r10,r8,48
80004580:	58 9a       	cp.w	r10,9
80004582:	fe 98 ff f7 	brls	80004570 <_vfprintf_r+0x3fc>
80004586:	e0 48 00 24 	cp.w	r8,36
8000458a:	fe 91 fe d7 	brne	80004338 <_vfprintf_r+0x1c4>
8000458e:	e0 49 00 20 	cp.w	r9,32
80004592:	e0 89 0d 6f 	brgt	80006070 <_vfprintf_r+0x1efc>
80004596:	f2 c3 00 01 	sub	r3,r9,1
8000459a:	30 19       	mov	r9,1
8000459c:	50 39       	stdsp	sp[0xc],r9
8000459e:	cc ba       	rjmp	80004334 <_vfprintf_r+0x1c0>
800045a0:	a3 b5       	sbr	r5,0x3
800045a2:	cc 9a       	rjmp	80004334 <_vfprintf_r+0x1c0>
800045a4:	a7 a5       	sbr	r5,0x6
800045a6:	cc 7a       	rjmp	80004334 <_vfprintf_r+0x1c0>
800045a8:	0a 98       	mov	r8,r5
800045aa:	a5 b5       	sbr	r5,0x5
800045ac:	a5 a8       	sbr	r8,0x4
800045ae:	0f 89       	ld.ub	r9,r7[0x0]
800045b0:	36 ce       	mov	lr,108
800045b2:	fc 09 18 00 	cp.b	r9,lr
800045b6:	f7 b7 00 ff 	subeq	r7,-1
800045ba:	f0 05 17 10 	movne	r5,r8
800045be:	cb ba       	rjmp	80004334 <_vfprintf_r+0x1c0>
800045c0:	a5 b5       	sbr	r5,0x5
800045c2:	cb 9a       	rjmp	80004334 <_vfprintf_r+0x1c0>
800045c4:	50 a7       	stdsp	sp[0x28],r7
800045c6:	50 80       	stdsp	sp[0x20],r0
800045c8:	0c 97       	mov	r7,r6
800045ca:	10 90       	mov	r0,r8
800045cc:	06 96       	mov	r6,r3
800045ce:	04 94       	mov	r4,r2
800045d0:	40 93       	lddsp	r3,sp[0x24]
800045d2:	02 92       	mov	r2,r1
800045d4:	0e 99       	mov	r9,r7
800045d6:	40 41       	lddsp	r1,sp[0x10]
800045d8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800045dc:	40 3c       	lddsp	r12,sp[0xc]
800045de:	58 0c       	cp.w	r12,0
800045e0:	c1 d0       	breq	8000461a <_vfprintf_r+0x4a6>
800045e2:	10 36       	cp.w	r6,r8
800045e4:	c0 64       	brge	800045f0 <_vfprintf_r+0x47c>
800045e6:	fa cb f9 44 	sub	r11,sp,-1724
800045ea:	f6 06 00 36 	add	r6,r11,r6<<0x3
800045ee:	c1 d8       	rjmp	80004628 <_vfprintf_r+0x4b4>
800045f0:	fa c8 f9 50 	sub	r8,sp,-1712
800045f4:	1a d8       	st.w	--sp,r8
800045f6:	fa c8 fa b8 	sub	r8,sp,-1352
800045fa:	1a d8       	st.w	--sp,r8
800045fc:	fa c8 fb b4 	sub	r8,sp,-1100
80004600:	1a d8       	st.w	--sp,r8
80004602:	fa c8 f9 40 	sub	r8,sp,-1728
80004606:	fa c9 ff b4 	sub	r9,sp,-76
8000460a:	04 9a       	mov	r10,r2
8000460c:	0c 9b       	mov	r11,r6
8000460e:	08 9c       	mov	r12,r4
80004610:	fe b0 fc 1a 	rcall	80003e44 <get_arg>
80004614:	2f dd       	sub	sp,-12
80004616:	19 b8       	ld.ub	r8,r12[0x3]
80004618:	c2 28       	rjmp	8000465c <_vfprintf_r+0x4e8>
8000461a:	2f f7       	sub	r7,-1
8000461c:	10 39       	cp.w	r9,r8
8000461e:	c0 84       	brge	8000462e <_vfprintf_r+0x4ba>
80004620:	fa ca f9 44 	sub	r10,sp,-1724
80004624:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004628:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
8000462c:	c1 88       	rjmp	8000465c <_vfprintf_r+0x4e8>
8000462e:	41 09       	lddsp	r9,sp[0x40]
80004630:	59 f8       	cp.w	r8,31
80004632:	e0 89 00 12 	brgt	80004656 <_vfprintf_r+0x4e2>
80004636:	f2 ca ff fc 	sub	r10,r9,-4
8000463a:	51 0a       	stdsp	sp[0x40],r10
8000463c:	72 09       	ld.w	r9,r9[0x0]
8000463e:	fa c6 f9 44 	sub	r6,sp,-1724
80004642:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80004646:	2f f8       	sub	r8,-1
80004648:	f5 49 fd 88 	st.w	r10[-632],r9
8000464c:	fb 48 06 b4 	st.w	sp[1716],r8
80004650:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
80004654:	c0 48       	rjmp	8000465c <_vfprintf_r+0x4e8>
80004656:	13 b8       	ld.ub	r8,r9[0x3]
80004658:	2f c9       	sub	r9,-4
8000465a:	51 09       	stdsp	sp[0x40],r9
8000465c:	fb 68 06 60 	st.b	sp[1632],r8
80004660:	30 0e       	mov	lr,0
80004662:	30 08       	mov	r8,0
80004664:	30 12       	mov	r2,1
80004666:	fb 68 06 bb 	st.b	sp[1723],r8
8000466a:	50 2e       	stdsp	sp[0x8],lr
8000466c:	e0 8f 08 ad 	bral	800057c6 <_vfprintf_r+0x1652>
80004670:	50 a7       	stdsp	sp[0x28],r7
80004672:	50 80       	stdsp	sp[0x20],r0
80004674:	0c 97       	mov	r7,r6
80004676:	04 94       	mov	r4,r2
80004678:	06 96       	mov	r6,r3
8000467a:	02 92       	mov	r2,r1
8000467c:	40 93       	lddsp	r3,sp[0x24]
8000467e:	10 90       	mov	r0,r8
80004680:	40 41       	lddsp	r1,sp[0x10]
80004682:	a5 a5       	sbr	r5,0x4
80004684:	c0 a8       	rjmp	80004698 <_vfprintf_r+0x524>
80004686:	50 a7       	stdsp	sp[0x28],r7
80004688:	50 80       	stdsp	sp[0x20],r0
8000468a:	0c 97       	mov	r7,r6
8000468c:	04 94       	mov	r4,r2
8000468e:	06 96       	mov	r6,r3
80004690:	02 92       	mov	r2,r1
80004692:	40 93       	lddsp	r3,sp[0x24]
80004694:	10 90       	mov	r0,r8
80004696:	40 41       	lddsp	r1,sp[0x10]
80004698:	ed b5 00 05 	bld	r5,0x5
8000469c:	c5 11       	brne	8000473e <_vfprintf_r+0x5ca>
8000469e:	fa f8 06 b4 	ld.w	r8,sp[1716]
800046a2:	40 3c       	lddsp	r12,sp[0xc]
800046a4:	58 0c       	cp.w	r12,0
800046a6:	c1 e0       	breq	800046e2 <_vfprintf_r+0x56e>
800046a8:	10 36       	cp.w	r6,r8
800046aa:	c0 64       	brge	800046b6 <_vfprintf_r+0x542>
800046ac:	fa cb f9 44 	sub	r11,sp,-1724
800046b0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800046b4:	c2 08       	rjmp	800046f4 <_vfprintf_r+0x580>
800046b6:	fa c8 f9 50 	sub	r8,sp,-1712
800046ba:	1a d8       	st.w	--sp,r8
800046bc:	fa c8 fa b8 	sub	r8,sp,-1352
800046c0:	0c 9b       	mov	r11,r6
800046c2:	1a d8       	st.w	--sp,r8
800046c4:	fa c8 fb b4 	sub	r8,sp,-1100
800046c8:	1a d8       	st.w	--sp,r8
800046ca:	fa c9 ff b4 	sub	r9,sp,-76
800046ce:	fa c8 f9 40 	sub	r8,sp,-1728
800046d2:	04 9a       	mov	r10,r2
800046d4:	08 9c       	mov	r12,r4
800046d6:	fe b0 fb b7 	rcall	80003e44 <get_arg>
800046da:	2f dd       	sub	sp,-12
800046dc:	78 1b       	ld.w	r11,r12[0x4]
800046de:	78 09       	ld.w	r9,r12[0x0]
800046e0:	c2 b8       	rjmp	80004736 <_vfprintf_r+0x5c2>
800046e2:	ee ca ff ff 	sub	r10,r7,-1
800046e6:	10 37       	cp.w	r7,r8
800046e8:	c0 b4       	brge	800046fe <_vfprintf_r+0x58a>
800046ea:	fa c9 f9 44 	sub	r9,sp,-1724
800046ee:	14 97       	mov	r7,r10
800046f0:	f2 06 00 36 	add	r6,r9,r6<<0x3
800046f4:	ec fb fd 8c 	ld.w	r11,r6[-628]
800046f8:	ec f9 fd 88 	ld.w	r9,r6[-632]
800046fc:	c1 d8       	rjmp	80004736 <_vfprintf_r+0x5c2>
800046fe:	41 09       	lddsp	r9,sp[0x40]
80004700:	59 f8       	cp.w	r8,31
80004702:	e0 89 00 14 	brgt	8000472a <_vfprintf_r+0x5b6>
80004706:	f2 cb ff f8 	sub	r11,r9,-8
8000470a:	51 0b       	stdsp	sp[0x40],r11
8000470c:	fa c6 f9 44 	sub	r6,sp,-1724
80004710:	72 1b       	ld.w	r11,r9[0x4]
80004712:	ec 08 00 3c 	add	r12,r6,r8<<0x3
80004716:	72 09       	ld.w	r9,r9[0x0]
80004718:	f9 4b fd 8c 	st.w	r12[-628],r11
8000471c:	f9 49 fd 88 	st.w	r12[-632],r9
80004720:	2f f8       	sub	r8,-1
80004722:	14 97       	mov	r7,r10
80004724:	fb 48 06 b4 	st.w	sp[1716],r8
80004728:	c0 78       	rjmp	80004736 <_vfprintf_r+0x5c2>
8000472a:	f2 c8 ff f8 	sub	r8,r9,-8
8000472e:	72 1b       	ld.w	r11,r9[0x4]
80004730:	14 97       	mov	r7,r10
80004732:	51 08       	stdsp	sp[0x40],r8
80004734:	72 09       	ld.w	r9,r9[0x0]
80004736:	16 98       	mov	r8,r11
80004738:	fa e9 00 00 	st.d	sp[0],r8
8000473c:	ca e8       	rjmp	80004898 <_vfprintf_r+0x724>
8000473e:	ed b5 00 04 	bld	r5,0x4
80004742:	c1 71       	brne	80004770 <_vfprintf_r+0x5fc>
80004744:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004748:	40 3e       	lddsp	lr,sp[0xc]
8000474a:	58 0e       	cp.w	lr,0
8000474c:	c0 80       	breq	8000475c <_vfprintf_r+0x5e8>
8000474e:	10 36       	cp.w	r6,r8
80004750:	c6 94       	brge	80004822 <_vfprintf_r+0x6ae>
80004752:	fa cc f9 44 	sub	r12,sp,-1724
80004756:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000475a:	c8 28       	rjmp	8000485e <_vfprintf_r+0x6ea>
8000475c:	ee ca ff ff 	sub	r10,r7,-1
80004760:	10 37       	cp.w	r7,r8
80004762:	e0 84 00 81 	brge	80004864 <_vfprintf_r+0x6f0>
80004766:	fa cb f9 44 	sub	r11,sp,-1724
8000476a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000476e:	c7 78       	rjmp	8000485c <_vfprintf_r+0x6e8>
80004770:	ed b5 00 06 	bld	r5,0x6
80004774:	c4 b1       	brne	8000480a <_vfprintf_r+0x696>
80004776:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000477a:	40 3c       	lddsp	r12,sp[0xc]
8000477c:	58 0c       	cp.w	r12,0
8000477e:	c1 d0       	breq	800047b8 <_vfprintf_r+0x644>
80004780:	10 36       	cp.w	r6,r8
80004782:	c0 64       	brge	8000478e <_vfprintf_r+0x61a>
80004784:	fa cb f9 44 	sub	r11,sp,-1724
80004788:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000478c:	c1 f8       	rjmp	800047ca <_vfprintf_r+0x656>
8000478e:	fa c8 f9 50 	sub	r8,sp,-1712
80004792:	1a d8       	st.w	--sp,r8
80004794:	fa c8 fa b8 	sub	r8,sp,-1352
80004798:	1a d8       	st.w	--sp,r8
8000479a:	fa c8 fb b4 	sub	r8,sp,-1100
8000479e:	1a d8       	st.w	--sp,r8
800047a0:	fa c8 f9 40 	sub	r8,sp,-1728
800047a4:	fa c9 ff b4 	sub	r9,sp,-76
800047a8:	04 9a       	mov	r10,r2
800047aa:	0c 9b       	mov	r11,r6
800047ac:	08 9c       	mov	r12,r4
800047ae:	fe b0 fb 4b 	rcall	80003e44 <get_arg>
800047b2:	2f dd       	sub	sp,-12
800047b4:	98 18       	ld.sh	r8,r12[0x2]
800047b6:	c2 68       	rjmp	80004802 <_vfprintf_r+0x68e>
800047b8:	ee ca ff ff 	sub	r10,r7,-1
800047bc:	10 37       	cp.w	r7,r8
800047be:	c0 94       	brge	800047d0 <_vfprintf_r+0x65c>
800047c0:	fa c9 f9 44 	sub	r9,sp,-1724
800047c4:	14 97       	mov	r7,r10
800047c6:	f2 06 00 36 	add	r6,r9,r6<<0x3
800047ca:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800047ce:	c1 a8       	rjmp	80004802 <_vfprintf_r+0x68e>
800047d0:	41 09       	lddsp	r9,sp[0x40]
800047d2:	59 f8       	cp.w	r8,31
800047d4:	e0 89 00 13 	brgt	800047fa <_vfprintf_r+0x686>
800047d8:	f2 cb ff fc 	sub	r11,r9,-4
800047dc:	51 0b       	stdsp	sp[0x40],r11
800047de:	72 09       	ld.w	r9,r9[0x0]
800047e0:	fa c6 f9 44 	sub	r6,sp,-1724
800047e4:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800047e8:	2f f8       	sub	r8,-1
800047ea:	f7 49 fd 88 	st.w	r11[-632],r9
800047ee:	fb 48 06 b4 	st.w	sp[1716],r8
800047f2:	14 97       	mov	r7,r10
800047f4:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800047f8:	c0 58       	rjmp	80004802 <_vfprintf_r+0x68e>
800047fa:	92 18       	ld.sh	r8,r9[0x2]
800047fc:	14 97       	mov	r7,r10
800047fe:	2f c9       	sub	r9,-4
80004800:	51 09       	stdsp	sp[0x40],r9
80004802:	50 18       	stdsp	sp[0x4],r8
80004804:	bf 58       	asr	r8,0x1f
80004806:	50 08       	stdsp	sp[0x0],r8
80004808:	c4 88       	rjmp	80004898 <_vfprintf_r+0x724>
8000480a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000480e:	40 3c       	lddsp	r12,sp[0xc]
80004810:	58 0c       	cp.w	r12,0
80004812:	c1 d0       	breq	8000484c <_vfprintf_r+0x6d8>
80004814:	10 36       	cp.w	r6,r8
80004816:	c0 64       	brge	80004822 <_vfprintf_r+0x6ae>
80004818:	fa cb f9 44 	sub	r11,sp,-1724
8000481c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004820:	c1 f8       	rjmp	8000485e <_vfprintf_r+0x6ea>
80004822:	fa c8 f9 50 	sub	r8,sp,-1712
80004826:	1a d8       	st.w	--sp,r8
80004828:	fa c8 fa b8 	sub	r8,sp,-1352
8000482c:	0c 9b       	mov	r11,r6
8000482e:	1a d8       	st.w	--sp,r8
80004830:	fa c8 fb b4 	sub	r8,sp,-1100
80004834:	04 9a       	mov	r10,r2
80004836:	1a d8       	st.w	--sp,r8
80004838:	08 9c       	mov	r12,r4
8000483a:	fa c8 f9 40 	sub	r8,sp,-1728
8000483e:	fa c9 ff b4 	sub	r9,sp,-76
80004842:	fe b0 fb 01 	rcall	80003e44 <get_arg>
80004846:	2f dd       	sub	sp,-12
80004848:	78 0b       	ld.w	r11,r12[0x0]
8000484a:	c2 48       	rjmp	80004892 <_vfprintf_r+0x71e>
8000484c:	ee ca ff ff 	sub	r10,r7,-1
80004850:	10 37       	cp.w	r7,r8
80004852:	c0 94       	brge	80004864 <_vfprintf_r+0x6f0>
80004854:	fa c9 f9 44 	sub	r9,sp,-1724
80004858:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000485c:	14 97       	mov	r7,r10
8000485e:	ec fb fd 88 	ld.w	r11,r6[-632]
80004862:	c1 88       	rjmp	80004892 <_vfprintf_r+0x71e>
80004864:	41 09       	lddsp	r9,sp[0x40]
80004866:	59 f8       	cp.w	r8,31
80004868:	e0 89 00 11 	brgt	8000488a <_vfprintf_r+0x716>
8000486c:	f2 cb ff fc 	sub	r11,r9,-4
80004870:	51 0b       	stdsp	sp[0x40],r11
80004872:	fa c6 f9 44 	sub	r6,sp,-1724
80004876:	72 0b       	ld.w	r11,r9[0x0]
80004878:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000487c:	f3 4b fd 88 	st.w	r9[-632],r11
80004880:	2f f8       	sub	r8,-1
80004882:	14 97       	mov	r7,r10
80004884:	fb 48 06 b4 	st.w	sp[1716],r8
80004888:	c0 58       	rjmp	80004892 <_vfprintf_r+0x71e>
8000488a:	72 0b       	ld.w	r11,r9[0x0]
8000488c:	14 97       	mov	r7,r10
8000488e:	2f c9       	sub	r9,-4
80004890:	51 09       	stdsp	sp[0x40],r9
80004892:	50 1b       	stdsp	sp[0x4],r11
80004894:	bf 5b       	asr	r11,0x1f
80004896:	50 0b       	stdsp	sp[0x0],r11
80004898:	fa ea 00 00 	ld.d	r10,sp[0]
8000489c:	58 0a       	cp.w	r10,0
8000489e:	5c 2b       	cpc	r11
800048a0:	c0 e4       	brge	800048bc <_vfprintf_r+0x748>
800048a2:	30 08       	mov	r8,0
800048a4:	fa ea 00 00 	ld.d	r10,sp[0]
800048a8:	30 09       	mov	r9,0
800048aa:	f0 0a 01 0a 	sub	r10,r8,r10
800048ae:	f2 0b 01 4b 	sbc	r11,r9,r11
800048b2:	32 d8       	mov	r8,45
800048b4:	fa eb 00 00 	st.d	sp[0],r10
800048b8:	fb 68 06 bb 	st.b	sp[1723],r8
800048bc:	30 18       	mov	r8,1
800048be:	e0 8f 06 fa 	bral	800056b2 <_vfprintf_r+0x153e>
800048c2:	50 a7       	stdsp	sp[0x28],r7
800048c4:	50 80       	stdsp	sp[0x20],r0
800048c6:	0c 97       	mov	r7,r6
800048c8:	04 94       	mov	r4,r2
800048ca:	06 96       	mov	r6,r3
800048cc:	02 92       	mov	r2,r1
800048ce:	40 93       	lddsp	r3,sp[0x24]
800048d0:	10 90       	mov	r0,r8
800048d2:	40 41       	lddsp	r1,sp[0x10]
800048d4:	0e 99       	mov	r9,r7
800048d6:	ed b5 00 03 	bld	r5,0x3
800048da:	c4 11       	brne	8000495c <_vfprintf_r+0x7e8>
800048dc:	fa f8 06 b4 	ld.w	r8,sp[1716]
800048e0:	40 3a       	lddsp	r10,sp[0xc]
800048e2:	58 0a       	cp.w	r10,0
800048e4:	c1 90       	breq	80004916 <_vfprintf_r+0x7a2>
800048e6:	10 36       	cp.w	r6,r8
800048e8:	c6 45       	brlt	800049b0 <_vfprintf_r+0x83c>
800048ea:	fa c8 f9 50 	sub	r8,sp,-1712
800048ee:	1a d8       	st.w	--sp,r8
800048f0:	fa c8 fa b8 	sub	r8,sp,-1352
800048f4:	1a d8       	st.w	--sp,r8
800048f6:	fa c8 fb b4 	sub	r8,sp,-1100
800048fa:	0c 9b       	mov	r11,r6
800048fc:	1a d8       	st.w	--sp,r8
800048fe:	04 9a       	mov	r10,r2
80004900:	fa c8 f9 40 	sub	r8,sp,-1728
80004904:	fa c9 ff b4 	sub	r9,sp,-76
80004908:	08 9c       	mov	r12,r4
8000490a:	fe b0 fa 9d 	rcall	80003e44 <get_arg>
8000490e:	2f dd       	sub	sp,-12
80004910:	78 16       	ld.w	r6,r12[0x4]
80004912:	50 76       	stdsp	sp[0x1c],r6
80004914:	c4 88       	rjmp	800049a4 <_vfprintf_r+0x830>
80004916:	2f f7       	sub	r7,-1
80004918:	10 39       	cp.w	r9,r8
8000491a:	c0 c4       	brge	80004932 <_vfprintf_r+0x7be>
8000491c:	fa ce f9 44 	sub	lr,sp,-1724
80004920:	fc 06 00 36 	add	r6,lr,r6<<0x3
80004924:	ec fc fd 8c 	ld.w	r12,r6[-628]
80004928:	50 7c       	stdsp	sp[0x1c],r12
8000492a:	ec f6 fd 88 	ld.w	r6,r6[-632]
8000492e:	50 56       	stdsp	sp[0x14],r6
80004930:	c6 68       	rjmp	800049fc <_vfprintf_r+0x888>
80004932:	41 09       	lddsp	r9,sp[0x40]
80004934:	59 f8       	cp.w	r8,31
80004936:	e0 89 00 10 	brgt	80004956 <_vfprintf_r+0x7e2>
8000493a:	f2 ca ff f8 	sub	r10,r9,-8
8000493e:	72 1b       	ld.w	r11,r9[0x4]
80004940:	51 0a       	stdsp	sp[0x40],r10
80004942:	72 09       	ld.w	r9,r9[0x0]
80004944:	fa ca f9 44 	sub	r10,sp,-1724
80004948:	50 7b       	stdsp	sp[0x1c],r11
8000494a:	50 59       	stdsp	sp[0x14],r9
8000494c:	f4 08 00 39 	add	r9,r10,r8<<0x3
80004950:	40 5b       	lddsp	r11,sp[0x14]
80004952:	40 7a       	lddsp	r10,sp[0x1c]
80004954:	c4 78       	rjmp	800049e2 <_vfprintf_r+0x86e>
80004956:	72 18       	ld.w	r8,r9[0x4]
80004958:	50 78       	stdsp	sp[0x1c],r8
8000495a:	c4 c8       	rjmp	800049f2 <_vfprintf_r+0x87e>
8000495c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004960:	40 3e       	lddsp	lr,sp[0xc]
80004962:	58 0e       	cp.w	lr,0
80004964:	c2 30       	breq	800049aa <_vfprintf_r+0x836>
80004966:	10 36       	cp.w	r6,r8
80004968:	c0 94       	brge	8000497a <_vfprintf_r+0x806>
8000496a:	fa cc f9 44 	sub	r12,sp,-1724
8000496e:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004972:	ec fb fd 8c 	ld.w	r11,r6[-628]
80004976:	50 7b       	stdsp	sp[0x1c],r11
80004978:	cd 9b       	rjmp	8000492a <_vfprintf_r+0x7b6>
8000497a:	fa c8 f9 50 	sub	r8,sp,-1712
8000497e:	1a d8       	st.w	--sp,r8
80004980:	fa c8 fa b8 	sub	r8,sp,-1352
80004984:	04 9a       	mov	r10,r2
80004986:	1a d8       	st.w	--sp,r8
80004988:	fa c8 fb b4 	sub	r8,sp,-1100
8000498c:	0c 9b       	mov	r11,r6
8000498e:	1a d8       	st.w	--sp,r8
80004990:	08 9c       	mov	r12,r4
80004992:	fa c8 f9 40 	sub	r8,sp,-1728
80004996:	fa c9 ff b4 	sub	r9,sp,-76
8000499a:	fe b0 fa 55 	rcall	80003e44 <get_arg>
8000499e:	2f dd       	sub	sp,-12
800049a0:	78 1a       	ld.w	r10,r12[0x4]
800049a2:	50 7a       	stdsp	sp[0x1c],r10
800049a4:	78 0c       	ld.w	r12,r12[0x0]
800049a6:	50 5c       	stdsp	sp[0x14],r12
800049a8:	c2 a8       	rjmp	800049fc <_vfprintf_r+0x888>
800049aa:	2f f7       	sub	r7,-1
800049ac:	10 39       	cp.w	r9,r8
800049ae:	c0 94       	brge	800049c0 <_vfprintf_r+0x84c>
800049b0:	fa c9 f9 44 	sub	r9,sp,-1724
800049b4:	f2 06 00 36 	add	r6,r9,r6<<0x3
800049b8:	ec f8 fd 8c 	ld.w	r8,r6[-628]
800049bc:	50 78       	stdsp	sp[0x1c],r8
800049be:	cb 6b       	rjmp	8000492a <_vfprintf_r+0x7b6>
800049c0:	41 09       	lddsp	r9,sp[0x40]
800049c2:	59 f8       	cp.w	r8,31
800049c4:	e0 89 00 15 	brgt	800049ee <_vfprintf_r+0x87a>
800049c8:	f2 ca ff f8 	sub	r10,r9,-8
800049cc:	72 16       	ld.w	r6,r9[0x4]
800049ce:	72 09       	ld.w	r9,r9[0x0]
800049d0:	51 0a       	stdsp	sp[0x40],r10
800049d2:	50 59       	stdsp	sp[0x14],r9
800049d4:	fa ce f9 44 	sub	lr,sp,-1724
800049d8:	50 76       	stdsp	sp[0x1c],r6
800049da:	fc 08 00 39 	add	r9,lr,r8<<0x3
800049de:	40 5b       	lddsp	r11,sp[0x14]
800049e0:	0c 9a       	mov	r10,r6
800049e2:	f2 eb fd 88 	st.d	r9[-632],r10
800049e6:	2f f8       	sub	r8,-1
800049e8:	fb 48 06 b4 	st.w	sp[1716],r8
800049ec:	c0 88       	rjmp	800049fc <_vfprintf_r+0x888>
800049ee:	72 1c       	ld.w	r12,r9[0x4]
800049f0:	50 7c       	stdsp	sp[0x1c],r12
800049f2:	f2 c8 ff f8 	sub	r8,r9,-8
800049f6:	51 08       	stdsp	sp[0x40],r8
800049f8:	72 09       	ld.w	r9,r9[0x0]
800049fa:	50 59       	stdsp	sp[0x14],r9
800049fc:	40 5b       	lddsp	r11,sp[0x14]
800049fe:	40 7a       	lddsp	r10,sp[0x1c]
80004a00:	e0 a0 1c de 	rcall	800083bc <__isinfd>
80004a04:	18 96       	mov	r6,r12
80004a06:	c1 70       	breq	80004a34 <_vfprintf_r+0x8c0>
80004a08:	30 08       	mov	r8,0
80004a0a:	30 09       	mov	r9,0
80004a0c:	40 5b       	lddsp	r11,sp[0x14]
80004a0e:	40 7a       	lddsp	r10,sp[0x1c]
80004a10:	e0 a0 20 6e 	rcall	80008aec <__avr32_f64_cmp_lt>
80004a14:	c0 40       	breq	80004a1c <_vfprintf_r+0x8a8>
80004a16:	32 d8       	mov	r8,45
80004a18:	fb 68 06 bb 	st.b	sp[1723],r8
80004a1c:	fe c8 af 90 	sub	r8,pc,-20592
80004a20:	fe c6 af 90 	sub	r6,pc,-20592
80004a24:	a7 d5       	cbr	r5,0x7
80004a26:	e0 40 00 47 	cp.w	r0,71
80004a2a:	f0 06 17 a0 	movle	r6,r8
80004a2e:	30 32       	mov	r2,3
80004a30:	e0 8f 06 ce 	bral	800057cc <_vfprintf_r+0x1658>
80004a34:	40 5b       	lddsp	r11,sp[0x14]
80004a36:	40 7a       	lddsp	r10,sp[0x1c]
80004a38:	e0 a0 1c d7 	rcall	800083e6 <__isnand>
80004a3c:	c0 e0       	breq	80004a58 <_vfprintf_r+0x8e4>
80004a3e:	50 26       	stdsp	sp[0x8],r6
80004a40:	fe c8 af ac 	sub	r8,pc,-20564
80004a44:	fe c6 af ac 	sub	r6,pc,-20564
80004a48:	a7 d5       	cbr	r5,0x7
80004a4a:	e0 40 00 47 	cp.w	r0,71
80004a4e:	f0 06 17 a0 	movle	r6,r8
80004a52:	30 32       	mov	r2,3
80004a54:	e0 8f 06 c2 	bral	800057d8 <_vfprintf_r+0x1664>
80004a58:	40 2a       	lddsp	r10,sp[0x8]
80004a5a:	5b fa       	cp.w	r10,-1
80004a5c:	c0 41       	brne	80004a64 <_vfprintf_r+0x8f0>
80004a5e:	30 69       	mov	r9,6
80004a60:	50 29       	stdsp	sp[0x8],r9
80004a62:	c1 18       	rjmp	80004a84 <_vfprintf_r+0x910>
80004a64:	e0 40 00 47 	cp.w	r0,71
80004a68:	5f 09       	sreq	r9
80004a6a:	e0 40 00 67 	cp.w	r0,103
80004a6e:	5f 08       	sreq	r8
80004a70:	f3 e8 10 08 	or	r8,r9,r8
80004a74:	f8 08 18 00 	cp.b	r8,r12
80004a78:	c0 60       	breq	80004a84 <_vfprintf_r+0x910>
80004a7a:	40 28       	lddsp	r8,sp[0x8]
80004a7c:	58 08       	cp.w	r8,0
80004a7e:	f9 b8 00 01 	moveq	r8,1
80004a82:	50 28       	stdsp	sp[0x8],r8
80004a84:	40 78       	lddsp	r8,sp[0x1c]
80004a86:	40 59       	lddsp	r9,sp[0x14]
80004a88:	fa e9 06 94 	st.d	sp[1684],r8
80004a8c:	a9 a5       	sbr	r5,0x8
80004a8e:	fa f8 06 94 	ld.w	r8,sp[1684]
80004a92:	58 08       	cp.w	r8,0
80004a94:	c0 65       	brlt	80004aa0 <_vfprintf_r+0x92c>
80004a96:	40 5e       	lddsp	lr,sp[0x14]
80004a98:	30 0c       	mov	r12,0
80004a9a:	50 6e       	stdsp	sp[0x18],lr
80004a9c:	50 9c       	stdsp	sp[0x24],r12
80004a9e:	c0 78       	rjmp	80004aac <_vfprintf_r+0x938>
80004aa0:	40 5b       	lddsp	r11,sp[0x14]
80004aa2:	32 da       	mov	r10,45
80004aa4:	ee 1b 80 00 	eorh	r11,0x8000
80004aa8:	50 9a       	stdsp	sp[0x24],r10
80004aaa:	50 6b       	stdsp	sp[0x18],r11
80004aac:	e0 40 00 46 	cp.w	r0,70
80004ab0:	5f 09       	sreq	r9
80004ab2:	e0 40 00 66 	cp.w	r0,102
80004ab6:	5f 08       	sreq	r8
80004ab8:	f3 e8 10 08 	or	r8,r9,r8
80004abc:	50 48       	stdsp	sp[0x10],r8
80004abe:	c0 40       	breq	80004ac6 <_vfprintf_r+0x952>
80004ac0:	40 22       	lddsp	r2,sp[0x8]
80004ac2:	30 39       	mov	r9,3
80004ac4:	c1 08       	rjmp	80004ae4 <_vfprintf_r+0x970>
80004ac6:	e0 40 00 45 	cp.w	r0,69
80004aca:	5f 09       	sreq	r9
80004acc:	e0 40 00 65 	cp.w	r0,101
80004ad0:	5f 08       	sreq	r8
80004ad2:	40 22       	lddsp	r2,sp[0x8]
80004ad4:	10 49       	or	r9,r8
80004ad6:	2f f2       	sub	r2,-1
80004ad8:	40 46       	lddsp	r6,sp[0x10]
80004ada:	ec 09 18 00 	cp.b	r9,r6
80004ade:	fb f2 00 02 	ld.weq	r2,sp[0x8]
80004ae2:	30 29       	mov	r9,2
80004ae4:	fa c8 f9 5c 	sub	r8,sp,-1700
80004ae8:	1a d8       	st.w	--sp,r8
80004aea:	fa c8 f9 54 	sub	r8,sp,-1708
80004aee:	1a d8       	st.w	--sp,r8
80004af0:	fa c8 f9 4c 	sub	r8,sp,-1716
80004af4:	08 9c       	mov	r12,r4
80004af6:	1a d8       	st.w	--sp,r8
80004af8:	04 98       	mov	r8,r2
80004afa:	40 9b       	lddsp	r11,sp[0x24]
80004afc:	40 aa       	lddsp	r10,sp[0x28]
80004afe:	e0 a0 0b c3 	rcall	80006284 <_dtoa_r>
80004b02:	e0 40 00 47 	cp.w	r0,71
80004b06:	5f 19       	srne	r9
80004b08:	e0 40 00 67 	cp.w	r0,103
80004b0c:	5f 18       	srne	r8
80004b0e:	18 96       	mov	r6,r12
80004b10:	2f dd       	sub	sp,-12
80004b12:	f3 e8 00 08 	and	r8,r9,r8
80004b16:	c0 41       	brne	80004b1e <_vfprintf_r+0x9aa>
80004b18:	ed b5 00 00 	bld	r5,0x0
80004b1c:	c3 01       	brne	80004b7c <_vfprintf_r+0xa08>
80004b1e:	ec 02 00 0e 	add	lr,r6,r2
80004b22:	50 3e       	stdsp	sp[0xc],lr
80004b24:	40 4c       	lddsp	r12,sp[0x10]
80004b26:	58 0c       	cp.w	r12,0
80004b28:	c1 50       	breq	80004b52 <_vfprintf_r+0x9de>
80004b2a:	0d 89       	ld.ub	r9,r6[0x0]
80004b2c:	33 08       	mov	r8,48
80004b2e:	f0 09 18 00 	cp.b	r9,r8
80004b32:	c0 b1       	brne	80004b48 <_vfprintf_r+0x9d4>
80004b34:	30 08       	mov	r8,0
80004b36:	30 09       	mov	r9,0
80004b38:	40 6b       	lddsp	r11,sp[0x18]
80004b3a:	40 7a       	lddsp	r10,sp[0x1c]
80004b3c:	e0 a0 1f 91 	rcall	80008a5e <__avr32_f64_cmp_eq>
80004b40:	fb b2 00 01 	rsubeq	r2,1
80004b44:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80004b48:	40 3b       	lddsp	r11,sp[0xc]
80004b4a:	fa f8 06 ac 	ld.w	r8,sp[1708]
80004b4e:	10 0b       	add	r11,r8
80004b50:	50 3b       	stdsp	sp[0xc],r11
80004b52:	40 6b       	lddsp	r11,sp[0x18]
80004b54:	30 08       	mov	r8,0
80004b56:	30 09       	mov	r9,0
80004b58:	40 7a       	lddsp	r10,sp[0x1c]
80004b5a:	e0 a0 1f 82 	rcall	80008a5e <__avr32_f64_cmp_eq>
80004b5e:	c0 90       	breq	80004b70 <_vfprintf_r+0x9fc>
80004b60:	40 3a       	lddsp	r10,sp[0xc]
80004b62:	fb 4a 06 a4 	st.w	sp[1700],r10
80004b66:	c0 58       	rjmp	80004b70 <_vfprintf_r+0x9fc>
80004b68:	10 c9       	st.b	r8++,r9
80004b6a:	fb 48 06 a4 	st.w	sp[1700],r8
80004b6e:	c0 28       	rjmp	80004b72 <_vfprintf_r+0x9fe>
80004b70:	33 09       	mov	r9,48
80004b72:	fa f8 06 a4 	ld.w	r8,sp[1700]
80004b76:	40 3e       	lddsp	lr,sp[0xc]
80004b78:	1c 38       	cp.w	r8,lr
80004b7a:	cf 73       	brcs	80004b68 <_vfprintf_r+0x9f4>
80004b7c:	e0 40 00 47 	cp.w	r0,71
80004b80:	5f 09       	sreq	r9
80004b82:	e0 40 00 67 	cp.w	r0,103
80004b86:	5f 08       	sreq	r8
80004b88:	f3 e8 10 08 	or	r8,r9,r8
80004b8c:	fa f9 06 a4 	ld.w	r9,sp[1700]
80004b90:	0c 19       	sub	r9,r6
80004b92:	50 69       	stdsp	sp[0x18],r9
80004b94:	58 08       	cp.w	r8,0
80004b96:	c0 b0       	breq	80004bac <_vfprintf_r+0xa38>
80004b98:	fa f8 06 ac 	ld.w	r8,sp[1708]
80004b9c:	5b d8       	cp.w	r8,-3
80004b9e:	c0 55       	brlt	80004ba8 <_vfprintf_r+0xa34>
80004ba0:	40 2c       	lddsp	r12,sp[0x8]
80004ba2:	18 38       	cp.w	r8,r12
80004ba4:	e0 8a 00 6a 	brle	80004c78 <_vfprintf_r+0xb04>
80004ba8:	20 20       	sub	r0,2
80004baa:	c0 58       	rjmp	80004bb4 <_vfprintf_r+0xa40>
80004bac:	e0 40 00 65 	cp.w	r0,101
80004bb0:	e0 89 00 46 	brgt	80004c3c <_vfprintf_r+0xac8>
80004bb4:	fa fb 06 ac 	ld.w	r11,sp[1708]
80004bb8:	fb 60 06 9c 	st.b	sp[1692],r0
80004bbc:	20 1b       	sub	r11,1
80004bbe:	fb 4b 06 ac 	st.w	sp[1708],r11
80004bc2:	c0 47       	brpl	80004bca <_vfprintf_r+0xa56>
80004bc4:	5c 3b       	neg	r11
80004bc6:	32 d8       	mov	r8,45
80004bc8:	c0 28       	rjmp	80004bcc <_vfprintf_r+0xa58>
80004bca:	32 b8       	mov	r8,43
80004bcc:	fb 68 06 9d 	st.b	sp[1693],r8
80004bd0:	58 9b       	cp.w	r11,9
80004bd2:	e0 8a 00 1d 	brle	80004c0c <_vfprintf_r+0xa98>
80004bd6:	fa c9 fa 35 	sub	r9,sp,-1483
80004bda:	30 aa       	mov	r10,10
80004bdc:	12 98       	mov	r8,r9
80004bde:	0e 9c       	mov	r12,r7
80004be0:	0c 92       	mov	r2,r6
80004be2:	f6 0a 0c 06 	divs	r6,r11,r10
80004be6:	0e 9b       	mov	r11,r7
80004be8:	2d 0b       	sub	r11,-48
80004bea:	10 fb       	st.b	--r8,r11
80004bec:	0c 9b       	mov	r11,r6
80004bee:	58 96       	cp.w	r6,9
80004bf0:	fe 99 ff f9 	brgt	80004be2 <_vfprintf_r+0xa6e>
80004bf4:	2d 0b       	sub	r11,-48
80004bf6:	18 97       	mov	r7,r12
80004bf8:	04 96       	mov	r6,r2
80004bfa:	10 fb       	st.b	--r8,r11
80004bfc:	fa ca f9 62 	sub	r10,sp,-1694
80004c00:	c0 38       	rjmp	80004c06 <_vfprintf_r+0xa92>
80004c02:	11 3b       	ld.ub	r11,r8++
80004c04:	14 cb       	st.b	r10++,r11
80004c06:	12 38       	cp.w	r8,r9
80004c08:	cf d3       	brcs	80004c02 <_vfprintf_r+0xa8e>
80004c0a:	c0 98       	rjmp	80004c1c <_vfprintf_r+0xaa8>
80004c0c:	2d 0b       	sub	r11,-48
80004c0e:	33 08       	mov	r8,48
80004c10:	fb 6b 06 9f 	st.b	sp[1695],r11
80004c14:	fb 68 06 9e 	st.b	sp[1694],r8
80004c18:	fa ca f9 60 	sub	r10,sp,-1696
80004c1c:	fa c8 f9 64 	sub	r8,sp,-1692
80004c20:	f4 08 01 08 	sub	r8,r10,r8
80004c24:	50 e8       	stdsp	sp[0x38],r8
80004c26:	10 92       	mov	r2,r8
80004c28:	40 6b       	lddsp	r11,sp[0x18]
80004c2a:	16 02       	add	r2,r11
80004c2c:	58 1b       	cp.w	r11,1
80004c2e:	e0 89 00 05 	brgt	80004c38 <_vfprintf_r+0xac4>
80004c32:	ed b5 00 00 	bld	r5,0x0
80004c36:	c3 51       	brne	80004ca0 <_vfprintf_r+0xb2c>
80004c38:	2f f2       	sub	r2,-1
80004c3a:	c3 38       	rjmp	80004ca0 <_vfprintf_r+0xb2c>
80004c3c:	e0 40 00 66 	cp.w	r0,102
80004c40:	c1 c1       	brne	80004c78 <_vfprintf_r+0xb04>
80004c42:	fa f2 06 ac 	ld.w	r2,sp[1708]
80004c46:	58 02       	cp.w	r2,0
80004c48:	e0 8a 00 0c 	brle	80004c60 <_vfprintf_r+0xaec>
80004c4c:	40 2a       	lddsp	r10,sp[0x8]
80004c4e:	58 0a       	cp.w	r10,0
80004c50:	c0 41       	brne	80004c58 <_vfprintf_r+0xae4>
80004c52:	ed b5 00 00 	bld	r5,0x0
80004c56:	c2 51       	brne	80004ca0 <_vfprintf_r+0xb2c>
80004c58:	2f f2       	sub	r2,-1
80004c5a:	40 29       	lddsp	r9,sp[0x8]
80004c5c:	12 02       	add	r2,r9
80004c5e:	c0 b8       	rjmp	80004c74 <_vfprintf_r+0xb00>
80004c60:	40 28       	lddsp	r8,sp[0x8]
80004c62:	58 08       	cp.w	r8,0
80004c64:	c0 61       	brne	80004c70 <_vfprintf_r+0xafc>
80004c66:	ed b5 00 00 	bld	r5,0x0
80004c6a:	c0 30       	breq	80004c70 <_vfprintf_r+0xafc>
80004c6c:	30 12       	mov	r2,1
80004c6e:	c1 98       	rjmp	80004ca0 <_vfprintf_r+0xb2c>
80004c70:	40 22       	lddsp	r2,sp[0x8]
80004c72:	2f e2       	sub	r2,-2
80004c74:	36 60       	mov	r0,102
80004c76:	c1 58       	rjmp	80004ca0 <_vfprintf_r+0xb2c>
80004c78:	fa f2 06 ac 	ld.w	r2,sp[1708]
80004c7c:	40 6e       	lddsp	lr,sp[0x18]
80004c7e:	1c 32       	cp.w	r2,lr
80004c80:	c0 65       	brlt	80004c8c <_vfprintf_r+0xb18>
80004c82:	ed b5 00 00 	bld	r5,0x0
80004c86:	f7 b2 00 ff 	subeq	r2,-1
80004c8a:	c0 a8       	rjmp	80004c9e <_vfprintf_r+0xb2a>
80004c8c:	e4 08 11 02 	rsub	r8,r2,2
80004c90:	40 6c       	lddsp	r12,sp[0x18]
80004c92:	58 02       	cp.w	r2,0
80004c94:	f0 02 17 a0 	movle	r2,r8
80004c98:	f9 b2 09 01 	movgt	r2,1
80004c9c:	18 02       	add	r2,r12
80004c9e:	36 70       	mov	r0,103
80004ca0:	40 9b       	lddsp	r11,sp[0x24]
80004ca2:	58 0b       	cp.w	r11,0
80004ca4:	e0 80 05 94 	breq	800057cc <_vfprintf_r+0x1658>
80004ca8:	32 d8       	mov	r8,45
80004caa:	fb 68 06 bb 	st.b	sp[1723],r8
80004cae:	e0 8f 05 93 	bral	800057d4 <_vfprintf_r+0x1660>
80004cb2:	50 a7       	stdsp	sp[0x28],r7
80004cb4:	04 94       	mov	r4,r2
80004cb6:	0c 97       	mov	r7,r6
80004cb8:	02 92       	mov	r2,r1
80004cba:	06 96       	mov	r6,r3
80004cbc:	40 41       	lddsp	r1,sp[0x10]
80004cbe:	40 93       	lddsp	r3,sp[0x24]
80004cc0:	0e 99       	mov	r9,r7
80004cc2:	ed b5 00 05 	bld	r5,0x5
80004cc6:	c4 81       	brne	80004d56 <_vfprintf_r+0xbe2>
80004cc8:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004ccc:	40 3e       	lddsp	lr,sp[0xc]
80004cce:	58 0e       	cp.w	lr,0
80004cd0:	c1 d0       	breq	80004d0a <_vfprintf_r+0xb96>
80004cd2:	10 36       	cp.w	r6,r8
80004cd4:	c0 64       	brge	80004ce0 <_vfprintf_r+0xb6c>
80004cd6:	fa cc f9 44 	sub	r12,sp,-1724
80004cda:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004cde:	c1 d8       	rjmp	80004d18 <_vfprintf_r+0xba4>
80004ce0:	fa c8 f9 50 	sub	r8,sp,-1712
80004ce4:	1a d8       	st.w	--sp,r8
80004ce6:	fa c8 fa b8 	sub	r8,sp,-1352
80004cea:	04 9a       	mov	r10,r2
80004cec:	1a d8       	st.w	--sp,r8
80004cee:	fa c8 fb b4 	sub	r8,sp,-1100
80004cf2:	0c 9b       	mov	r11,r6
80004cf4:	1a d8       	st.w	--sp,r8
80004cf6:	08 9c       	mov	r12,r4
80004cf8:	fa c8 f9 40 	sub	r8,sp,-1728
80004cfc:	fa c9 ff b4 	sub	r9,sp,-76
80004d00:	fe b0 f8 a2 	rcall	80003e44 <get_arg>
80004d04:	2f dd       	sub	sp,-12
80004d06:	78 0a       	ld.w	r10,r12[0x0]
80004d08:	c2 08       	rjmp	80004d48 <_vfprintf_r+0xbd4>
80004d0a:	2f f7       	sub	r7,-1
80004d0c:	10 39       	cp.w	r9,r8
80004d0e:	c0 84       	brge	80004d1e <_vfprintf_r+0xbaa>
80004d10:	fa cb f9 44 	sub	r11,sp,-1724
80004d14:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004d18:	ec fa fd 88 	ld.w	r10,r6[-632]
80004d1c:	c1 68       	rjmp	80004d48 <_vfprintf_r+0xbd4>
80004d1e:	41 09       	lddsp	r9,sp[0x40]
80004d20:	59 f8       	cp.w	r8,31
80004d22:	e0 89 00 10 	brgt	80004d42 <_vfprintf_r+0xbce>
80004d26:	f2 ca ff fc 	sub	r10,r9,-4
80004d2a:	51 0a       	stdsp	sp[0x40],r10
80004d2c:	fa c6 f9 44 	sub	r6,sp,-1724
80004d30:	72 0a       	ld.w	r10,r9[0x0]
80004d32:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004d36:	f3 4a fd 88 	st.w	r9[-632],r10
80004d3a:	2f f8       	sub	r8,-1
80004d3c:	fb 48 06 b4 	st.w	sp[1716],r8
80004d40:	c0 48       	rjmp	80004d48 <_vfprintf_r+0xbd4>
80004d42:	72 0a       	ld.w	r10,r9[0x0]
80004d44:	2f c9       	sub	r9,-4
80004d46:	51 09       	stdsp	sp[0x40],r9
80004d48:	40 be       	lddsp	lr,sp[0x2c]
80004d4a:	1c 98       	mov	r8,lr
80004d4c:	95 1e       	st.w	r10[0x4],lr
80004d4e:	bf 58       	asr	r8,0x1f
80004d50:	95 08       	st.w	r10[0x0],r8
80004d52:	fe 9f fa 9f 	bral	80004290 <_vfprintf_r+0x11c>
80004d56:	ed b5 00 04 	bld	r5,0x4
80004d5a:	c4 80       	breq	80004dea <_vfprintf_r+0xc76>
80004d5c:	e2 15 00 40 	andl	r5,0x40,COH
80004d60:	c4 50       	breq	80004dea <_vfprintf_r+0xc76>
80004d62:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004d66:	40 3c       	lddsp	r12,sp[0xc]
80004d68:	58 0c       	cp.w	r12,0
80004d6a:	c1 d0       	breq	80004da4 <_vfprintf_r+0xc30>
80004d6c:	10 36       	cp.w	r6,r8
80004d6e:	c0 64       	brge	80004d7a <_vfprintf_r+0xc06>
80004d70:	fa cb f9 44 	sub	r11,sp,-1724
80004d74:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004d78:	c1 d8       	rjmp	80004db2 <_vfprintf_r+0xc3e>
80004d7a:	fa c8 f9 50 	sub	r8,sp,-1712
80004d7e:	1a d8       	st.w	--sp,r8
80004d80:	fa c8 fa b8 	sub	r8,sp,-1352
80004d84:	04 9a       	mov	r10,r2
80004d86:	1a d8       	st.w	--sp,r8
80004d88:	fa c8 fb b4 	sub	r8,sp,-1100
80004d8c:	0c 9b       	mov	r11,r6
80004d8e:	1a d8       	st.w	--sp,r8
80004d90:	08 9c       	mov	r12,r4
80004d92:	fa c8 f9 40 	sub	r8,sp,-1728
80004d96:	fa c9 ff b4 	sub	r9,sp,-76
80004d9a:	fe b0 f8 55 	rcall	80003e44 <get_arg>
80004d9e:	2f dd       	sub	sp,-12
80004da0:	78 0a       	ld.w	r10,r12[0x0]
80004da2:	c2 08       	rjmp	80004de2 <_vfprintf_r+0xc6e>
80004da4:	2f f7       	sub	r7,-1
80004da6:	10 39       	cp.w	r9,r8
80004da8:	c0 84       	brge	80004db8 <_vfprintf_r+0xc44>
80004daa:	fa ca f9 44 	sub	r10,sp,-1724
80004dae:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004db2:	ec fa fd 88 	ld.w	r10,r6[-632]
80004db6:	c1 68       	rjmp	80004de2 <_vfprintf_r+0xc6e>
80004db8:	41 09       	lddsp	r9,sp[0x40]
80004dba:	59 f8       	cp.w	r8,31
80004dbc:	e0 89 00 10 	brgt	80004ddc <_vfprintf_r+0xc68>
80004dc0:	f2 ca ff fc 	sub	r10,r9,-4
80004dc4:	51 0a       	stdsp	sp[0x40],r10
80004dc6:	fa c6 f9 44 	sub	r6,sp,-1724
80004dca:	72 0a       	ld.w	r10,r9[0x0]
80004dcc:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004dd0:	f3 4a fd 88 	st.w	r9[-632],r10
80004dd4:	2f f8       	sub	r8,-1
80004dd6:	fb 48 06 b4 	st.w	sp[1716],r8
80004dda:	c0 48       	rjmp	80004de2 <_vfprintf_r+0xc6e>
80004ddc:	72 0a       	ld.w	r10,r9[0x0]
80004dde:	2f c9       	sub	r9,-4
80004de0:	51 09       	stdsp	sp[0x40],r9
80004de2:	40 be       	lddsp	lr,sp[0x2c]
80004de4:	b4 0e       	st.h	r10[0x0],lr
80004de6:	fe 9f fa 55 	bral	80004290 <_vfprintf_r+0x11c>
80004dea:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004dee:	40 3c       	lddsp	r12,sp[0xc]
80004df0:	58 0c       	cp.w	r12,0
80004df2:	c1 d0       	breq	80004e2c <_vfprintf_r+0xcb8>
80004df4:	10 36       	cp.w	r6,r8
80004df6:	c0 64       	brge	80004e02 <_vfprintf_r+0xc8e>
80004df8:	fa cb f9 44 	sub	r11,sp,-1724
80004dfc:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004e00:	c1 d8       	rjmp	80004e3a <_vfprintf_r+0xcc6>
80004e02:	fa c8 f9 50 	sub	r8,sp,-1712
80004e06:	1a d8       	st.w	--sp,r8
80004e08:	fa c8 fa b8 	sub	r8,sp,-1352
80004e0c:	04 9a       	mov	r10,r2
80004e0e:	1a d8       	st.w	--sp,r8
80004e10:	fa c8 fb b4 	sub	r8,sp,-1100
80004e14:	0c 9b       	mov	r11,r6
80004e16:	1a d8       	st.w	--sp,r8
80004e18:	08 9c       	mov	r12,r4
80004e1a:	fa c8 f9 40 	sub	r8,sp,-1728
80004e1e:	fa c9 ff b4 	sub	r9,sp,-76
80004e22:	fe b0 f8 11 	rcall	80003e44 <get_arg>
80004e26:	2f dd       	sub	sp,-12
80004e28:	78 0a       	ld.w	r10,r12[0x0]
80004e2a:	c2 08       	rjmp	80004e6a <_vfprintf_r+0xcf6>
80004e2c:	2f f7       	sub	r7,-1
80004e2e:	10 39       	cp.w	r9,r8
80004e30:	c0 84       	brge	80004e40 <_vfprintf_r+0xccc>
80004e32:	fa ca f9 44 	sub	r10,sp,-1724
80004e36:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004e3a:	ec fa fd 88 	ld.w	r10,r6[-632]
80004e3e:	c1 68       	rjmp	80004e6a <_vfprintf_r+0xcf6>
80004e40:	41 09       	lddsp	r9,sp[0x40]
80004e42:	59 f8       	cp.w	r8,31
80004e44:	e0 89 00 10 	brgt	80004e64 <_vfprintf_r+0xcf0>
80004e48:	f2 ca ff fc 	sub	r10,r9,-4
80004e4c:	51 0a       	stdsp	sp[0x40],r10
80004e4e:	fa c6 f9 44 	sub	r6,sp,-1724
80004e52:	72 0a       	ld.w	r10,r9[0x0]
80004e54:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004e58:	f3 4a fd 88 	st.w	r9[-632],r10
80004e5c:	2f f8       	sub	r8,-1
80004e5e:	fb 48 06 b4 	st.w	sp[1716],r8
80004e62:	c0 48       	rjmp	80004e6a <_vfprintf_r+0xcf6>
80004e64:	72 0a       	ld.w	r10,r9[0x0]
80004e66:	2f c9       	sub	r9,-4
80004e68:	51 09       	stdsp	sp[0x40],r9
80004e6a:	40 be       	lddsp	lr,sp[0x2c]
80004e6c:	95 0e       	st.w	r10[0x0],lr
80004e6e:	fe 9f fa 11 	bral	80004290 <_vfprintf_r+0x11c>
80004e72:	50 a7       	stdsp	sp[0x28],r7
80004e74:	50 80       	stdsp	sp[0x20],r0
80004e76:	0c 97       	mov	r7,r6
80004e78:	04 94       	mov	r4,r2
80004e7a:	06 96       	mov	r6,r3
80004e7c:	02 92       	mov	r2,r1
80004e7e:	40 93       	lddsp	r3,sp[0x24]
80004e80:	10 90       	mov	r0,r8
80004e82:	40 41       	lddsp	r1,sp[0x10]
80004e84:	a5 a5       	sbr	r5,0x4
80004e86:	c0 a8       	rjmp	80004e9a <_vfprintf_r+0xd26>
80004e88:	50 a7       	stdsp	sp[0x28],r7
80004e8a:	50 80       	stdsp	sp[0x20],r0
80004e8c:	0c 97       	mov	r7,r6
80004e8e:	04 94       	mov	r4,r2
80004e90:	06 96       	mov	r6,r3
80004e92:	02 92       	mov	r2,r1
80004e94:	40 93       	lddsp	r3,sp[0x24]
80004e96:	10 90       	mov	r0,r8
80004e98:	40 41       	lddsp	r1,sp[0x10]
80004e9a:	ed b5 00 05 	bld	r5,0x5
80004e9e:	c5 d1       	brne	80004f58 <_vfprintf_r+0xde4>
80004ea0:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004ea4:	40 3c       	lddsp	r12,sp[0xc]
80004ea6:	58 0c       	cp.w	r12,0
80004ea8:	c2 60       	breq	80004ef4 <_vfprintf_r+0xd80>
80004eaa:	10 36       	cp.w	r6,r8
80004eac:	c0 a4       	brge	80004ec0 <_vfprintf_r+0xd4c>
80004eae:	fa cb f9 44 	sub	r11,sp,-1724
80004eb2:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004eb6:	ec e8 fd 88 	ld.d	r8,r6[-632]
80004eba:	fa e9 00 00 	st.d	sp[0],r8
80004ebe:	c1 88       	rjmp	80004eee <_vfprintf_r+0xd7a>
80004ec0:	fa c8 f9 50 	sub	r8,sp,-1712
80004ec4:	1a d8       	st.w	--sp,r8
80004ec6:	fa c8 fa b8 	sub	r8,sp,-1352
80004eca:	04 9a       	mov	r10,r2
80004ecc:	1a d8       	st.w	--sp,r8
80004ece:	0c 9b       	mov	r11,r6
80004ed0:	fa c8 fb b4 	sub	r8,sp,-1100
80004ed4:	08 9c       	mov	r12,r4
80004ed6:	1a d8       	st.w	--sp,r8
80004ed8:	fa c8 f9 40 	sub	r8,sp,-1728
80004edc:	fa c9 ff b4 	sub	r9,sp,-76
80004ee0:	fe b0 f7 b2 	rcall	80003e44 <get_arg>
80004ee4:	2f dd       	sub	sp,-12
80004ee6:	f8 ea 00 00 	ld.d	r10,r12[0]
80004eea:	fa eb 00 00 	st.d	sp[0],r10
80004eee:	30 08       	mov	r8,0
80004ef0:	e0 8f 03 de 	bral	800056ac <_vfprintf_r+0x1538>
80004ef4:	ee ca ff ff 	sub	r10,r7,-1
80004ef8:	10 37       	cp.w	r7,r8
80004efa:	c0 b4       	brge	80004f10 <_vfprintf_r+0xd9c>
80004efc:	fa c9 f9 44 	sub	r9,sp,-1724
80004f00:	14 97       	mov	r7,r10
80004f02:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004f06:	ec ea fd 88 	ld.d	r10,r6[-632]
80004f0a:	fa eb 00 00 	st.d	sp[0],r10
80004f0e:	c1 88       	rjmp	80004f3e <_vfprintf_r+0xdca>
80004f10:	41 09       	lddsp	r9,sp[0x40]
80004f12:	59 f8       	cp.w	r8,31
80004f14:	e0 89 00 18 	brgt	80004f44 <_vfprintf_r+0xdd0>
80004f18:	f2 e6 00 00 	ld.d	r6,r9[0]
80004f1c:	f2 cb ff f8 	sub	r11,r9,-8
80004f20:	fa e7 00 00 	st.d	sp[0],r6
80004f24:	51 0b       	stdsp	sp[0x40],r11
80004f26:	fa c6 f9 44 	sub	r6,sp,-1724
80004f2a:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004f2e:	fa e6 00 00 	ld.d	r6,sp[0]
80004f32:	f2 e7 fd 88 	st.d	r9[-632],r6
80004f36:	2f f8       	sub	r8,-1
80004f38:	14 97       	mov	r7,r10
80004f3a:	fb 48 06 b4 	st.w	sp[1716],r8
80004f3e:	40 38       	lddsp	r8,sp[0xc]
80004f40:	e0 8f 03 b6 	bral	800056ac <_vfprintf_r+0x1538>
80004f44:	f2 e6 00 00 	ld.d	r6,r9[0]
80004f48:	40 38       	lddsp	r8,sp[0xc]
80004f4a:	fa e7 00 00 	st.d	sp[0],r6
80004f4e:	2f 89       	sub	r9,-8
80004f50:	14 97       	mov	r7,r10
80004f52:	51 09       	stdsp	sp[0x40],r9
80004f54:	e0 8f 03 ac 	bral	800056ac <_vfprintf_r+0x1538>
80004f58:	ed b5 00 04 	bld	r5,0x4
80004f5c:	c1 61       	brne	80004f88 <_vfprintf_r+0xe14>
80004f5e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004f62:	40 3e       	lddsp	lr,sp[0xc]
80004f64:	58 0e       	cp.w	lr,0
80004f66:	c0 80       	breq	80004f76 <_vfprintf_r+0xe02>
80004f68:	10 36       	cp.w	r6,r8
80004f6a:	c6 74       	brge	80005038 <_vfprintf_r+0xec4>
80004f6c:	fa cc f9 44 	sub	r12,sp,-1724
80004f70:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004f74:	c8 08       	rjmp	80005074 <_vfprintf_r+0xf00>
80004f76:	ee ca ff ff 	sub	r10,r7,-1
80004f7a:	10 37       	cp.w	r7,r8
80004f7c:	c7 f4       	brge	8000507a <_vfprintf_r+0xf06>
80004f7e:	fa cb f9 44 	sub	r11,sp,-1724
80004f82:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004f86:	c7 68       	rjmp	80005072 <_vfprintf_r+0xefe>
80004f88:	ed b5 00 06 	bld	r5,0x6
80004f8c:	c4 a1       	brne	80005020 <_vfprintf_r+0xeac>
80004f8e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004f92:	40 3c       	lddsp	r12,sp[0xc]
80004f94:	58 0c       	cp.w	r12,0
80004f96:	c1 d0       	breq	80004fd0 <_vfprintf_r+0xe5c>
80004f98:	10 36       	cp.w	r6,r8
80004f9a:	c0 64       	brge	80004fa6 <_vfprintf_r+0xe32>
80004f9c:	fa cb f9 44 	sub	r11,sp,-1724
80004fa0:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004fa4:	c1 f8       	rjmp	80004fe2 <_vfprintf_r+0xe6e>
80004fa6:	fa c8 f9 50 	sub	r8,sp,-1712
80004faa:	1a d8       	st.w	--sp,r8
80004fac:	fa c8 fa b8 	sub	r8,sp,-1352
80004fb0:	1a d8       	st.w	--sp,r8
80004fb2:	fa c8 fb b4 	sub	r8,sp,-1100
80004fb6:	1a d8       	st.w	--sp,r8
80004fb8:	fa c8 f9 40 	sub	r8,sp,-1728
80004fbc:	fa c9 ff b4 	sub	r9,sp,-76
80004fc0:	04 9a       	mov	r10,r2
80004fc2:	0c 9b       	mov	r11,r6
80004fc4:	08 9c       	mov	r12,r4
80004fc6:	fe b0 f7 3f 	rcall	80003e44 <get_arg>
80004fca:	2f dd       	sub	sp,-12
80004fcc:	98 18       	ld.sh	r8,r12[0x2]
80004fce:	c2 68       	rjmp	8000501a <_vfprintf_r+0xea6>
80004fd0:	ee ca ff ff 	sub	r10,r7,-1
80004fd4:	10 37       	cp.w	r7,r8
80004fd6:	c0 94       	brge	80004fe8 <_vfprintf_r+0xe74>
80004fd8:	fa c9 f9 44 	sub	r9,sp,-1724
80004fdc:	14 97       	mov	r7,r10
80004fde:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004fe2:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80004fe6:	c1 a8       	rjmp	8000501a <_vfprintf_r+0xea6>
80004fe8:	41 09       	lddsp	r9,sp[0x40]
80004fea:	59 f8       	cp.w	r8,31
80004fec:	e0 89 00 13 	brgt	80005012 <_vfprintf_r+0xe9e>
80004ff0:	f2 cb ff fc 	sub	r11,r9,-4
80004ff4:	51 0b       	stdsp	sp[0x40],r11
80004ff6:	72 09       	ld.w	r9,r9[0x0]
80004ff8:	fa c6 f9 44 	sub	r6,sp,-1724
80004ffc:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005000:	2f f8       	sub	r8,-1
80005002:	f7 49 fd 88 	st.w	r11[-632],r9
80005006:	fb 48 06 b4 	st.w	sp[1716],r8
8000500a:	14 97       	mov	r7,r10
8000500c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005010:	c0 58       	rjmp	8000501a <_vfprintf_r+0xea6>
80005012:	92 18       	ld.sh	r8,r9[0x2]
80005014:	14 97       	mov	r7,r10
80005016:	2f c9       	sub	r9,-4
80005018:	51 09       	stdsp	sp[0x40],r9
8000501a:	5c 78       	castu.h	r8
8000501c:	50 18       	stdsp	sp[0x4],r8
8000501e:	c4 68       	rjmp	800050aa <_vfprintf_r+0xf36>
80005020:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005024:	40 3c       	lddsp	r12,sp[0xc]
80005026:	58 0c       	cp.w	r12,0
80005028:	c1 d0       	breq	80005062 <_vfprintf_r+0xeee>
8000502a:	10 36       	cp.w	r6,r8
8000502c:	c0 64       	brge	80005038 <_vfprintf_r+0xec4>
8000502e:	fa cb f9 44 	sub	r11,sp,-1724
80005032:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005036:	c1 f8       	rjmp	80005074 <_vfprintf_r+0xf00>
80005038:	fa c8 f9 50 	sub	r8,sp,-1712
8000503c:	1a d8       	st.w	--sp,r8
8000503e:	fa c8 fa b8 	sub	r8,sp,-1352
80005042:	0c 9b       	mov	r11,r6
80005044:	1a d8       	st.w	--sp,r8
80005046:	fa c8 fb b4 	sub	r8,sp,-1100
8000504a:	04 9a       	mov	r10,r2
8000504c:	1a d8       	st.w	--sp,r8
8000504e:	08 9c       	mov	r12,r4
80005050:	fa c8 f9 40 	sub	r8,sp,-1728
80005054:	fa c9 ff b4 	sub	r9,sp,-76
80005058:	fe b0 f6 f6 	rcall	80003e44 <get_arg>
8000505c:	2f dd       	sub	sp,-12
8000505e:	78 0b       	ld.w	r11,r12[0x0]
80005060:	c2 48       	rjmp	800050a8 <_vfprintf_r+0xf34>
80005062:	ee ca ff ff 	sub	r10,r7,-1
80005066:	10 37       	cp.w	r7,r8
80005068:	c0 94       	brge	8000507a <_vfprintf_r+0xf06>
8000506a:	fa c9 f9 44 	sub	r9,sp,-1724
8000506e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005072:	14 97       	mov	r7,r10
80005074:	ec fb fd 88 	ld.w	r11,r6[-632]
80005078:	c1 88       	rjmp	800050a8 <_vfprintf_r+0xf34>
8000507a:	41 09       	lddsp	r9,sp[0x40]
8000507c:	59 f8       	cp.w	r8,31
8000507e:	e0 89 00 11 	brgt	800050a0 <_vfprintf_r+0xf2c>
80005082:	f2 cb ff fc 	sub	r11,r9,-4
80005086:	51 0b       	stdsp	sp[0x40],r11
80005088:	fa c6 f9 44 	sub	r6,sp,-1724
8000508c:	72 0b       	ld.w	r11,r9[0x0]
8000508e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005092:	f3 4b fd 88 	st.w	r9[-632],r11
80005096:	2f f8       	sub	r8,-1
80005098:	14 97       	mov	r7,r10
8000509a:	fb 48 06 b4 	st.w	sp[1716],r8
8000509e:	c0 58       	rjmp	800050a8 <_vfprintf_r+0xf34>
800050a0:	72 0b       	ld.w	r11,r9[0x0]
800050a2:	14 97       	mov	r7,r10
800050a4:	2f c9       	sub	r9,-4
800050a6:	51 09       	stdsp	sp[0x40],r9
800050a8:	50 1b       	stdsp	sp[0x4],r11
800050aa:	30 0e       	mov	lr,0
800050ac:	50 0e       	stdsp	sp[0x0],lr
800050ae:	1c 98       	mov	r8,lr
800050b0:	e0 8f 02 fe 	bral	800056ac <_vfprintf_r+0x1538>
800050b4:	50 a7       	stdsp	sp[0x28],r7
800050b6:	50 80       	stdsp	sp[0x20],r0
800050b8:	0c 97       	mov	r7,r6
800050ba:	04 94       	mov	r4,r2
800050bc:	06 96       	mov	r6,r3
800050be:	02 92       	mov	r2,r1
800050c0:	40 93       	lddsp	r3,sp[0x24]
800050c2:	40 41       	lddsp	r1,sp[0x10]
800050c4:	0e 99       	mov	r9,r7
800050c6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800050ca:	40 3c       	lddsp	r12,sp[0xc]
800050cc:	58 0c       	cp.w	r12,0
800050ce:	c1 d0       	breq	80005108 <_vfprintf_r+0xf94>
800050d0:	10 36       	cp.w	r6,r8
800050d2:	c0 64       	brge	800050de <_vfprintf_r+0xf6a>
800050d4:	fa cb f9 44 	sub	r11,sp,-1724
800050d8:	f6 06 00 36 	add	r6,r11,r6<<0x3
800050dc:	c1 d8       	rjmp	80005116 <_vfprintf_r+0xfa2>
800050de:	fa c8 f9 50 	sub	r8,sp,-1712
800050e2:	1a d8       	st.w	--sp,r8
800050e4:	fa c8 fa b8 	sub	r8,sp,-1352
800050e8:	1a d8       	st.w	--sp,r8
800050ea:	fa c8 fb b4 	sub	r8,sp,-1100
800050ee:	1a d8       	st.w	--sp,r8
800050f0:	fa c9 ff b4 	sub	r9,sp,-76
800050f4:	fa c8 f9 40 	sub	r8,sp,-1728
800050f8:	04 9a       	mov	r10,r2
800050fa:	0c 9b       	mov	r11,r6
800050fc:	08 9c       	mov	r12,r4
800050fe:	fe b0 f6 a3 	rcall	80003e44 <get_arg>
80005102:	2f dd       	sub	sp,-12
80005104:	78 09       	ld.w	r9,r12[0x0]
80005106:	c2 18       	rjmp	80005148 <_vfprintf_r+0xfd4>
80005108:	2f f7       	sub	r7,-1
8000510a:	10 39       	cp.w	r9,r8
8000510c:	c0 84       	brge	8000511c <_vfprintf_r+0xfa8>
8000510e:	fa ca f9 44 	sub	r10,sp,-1724
80005112:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005116:	ec f9 fd 88 	ld.w	r9,r6[-632]
8000511a:	c1 78       	rjmp	80005148 <_vfprintf_r+0xfd4>
8000511c:	41 09       	lddsp	r9,sp[0x40]
8000511e:	59 f8       	cp.w	r8,31
80005120:	e0 89 00 10 	brgt	80005140 <_vfprintf_r+0xfcc>
80005124:	f2 ca ff fc 	sub	r10,r9,-4
80005128:	51 0a       	stdsp	sp[0x40],r10
8000512a:	fa c6 f9 44 	sub	r6,sp,-1724
8000512e:	72 09       	ld.w	r9,r9[0x0]
80005130:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80005134:	f5 49 fd 88 	st.w	r10[-632],r9
80005138:	2f f8       	sub	r8,-1
8000513a:	fb 48 06 b4 	st.w	sp[1716],r8
8000513e:	c0 58       	rjmp	80005148 <_vfprintf_r+0xfd4>
80005140:	f2 c8 ff fc 	sub	r8,r9,-4
80005144:	51 08       	stdsp	sp[0x40],r8
80005146:	72 09       	ld.w	r9,r9[0x0]
80005148:	33 08       	mov	r8,48
8000514a:	fb 68 06 b8 	st.b	sp[1720],r8
8000514e:	37 88       	mov	r8,120
80005150:	30 0e       	mov	lr,0
80005152:	fb 68 06 b9 	st.b	sp[1721],r8
80005156:	fe cc b6 ba 	sub	r12,pc,-18758
8000515a:	50 19       	stdsp	sp[0x4],r9
8000515c:	a1 b5       	sbr	r5,0x1
8000515e:	50 0e       	stdsp	sp[0x0],lr
80005160:	50 dc       	stdsp	sp[0x34],r12
80005162:	30 28       	mov	r8,2
80005164:	37 80       	mov	r0,120
80005166:	e0 8f 02 a3 	bral	800056ac <_vfprintf_r+0x1538>
8000516a:	50 a7       	stdsp	sp[0x28],r7
8000516c:	50 80       	stdsp	sp[0x20],r0
8000516e:	10 90       	mov	r0,r8
80005170:	30 08       	mov	r8,0
80005172:	fb 68 06 bb 	st.b	sp[1723],r8
80005176:	0c 97       	mov	r7,r6
80005178:	04 94       	mov	r4,r2
8000517a:	06 96       	mov	r6,r3
8000517c:	02 92       	mov	r2,r1
8000517e:	40 93       	lddsp	r3,sp[0x24]
80005180:	40 41       	lddsp	r1,sp[0x10]
80005182:	0e 99       	mov	r9,r7
80005184:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005188:	40 3b       	lddsp	r11,sp[0xc]
8000518a:	58 0b       	cp.w	r11,0
8000518c:	c1 d0       	breq	800051c6 <_vfprintf_r+0x1052>
8000518e:	10 36       	cp.w	r6,r8
80005190:	c0 64       	brge	8000519c <_vfprintf_r+0x1028>
80005192:	fa ca f9 44 	sub	r10,sp,-1724
80005196:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000519a:	c1 d8       	rjmp	800051d4 <_vfprintf_r+0x1060>
8000519c:	fa c8 f9 50 	sub	r8,sp,-1712
800051a0:	1a d8       	st.w	--sp,r8
800051a2:	fa c8 fa b8 	sub	r8,sp,-1352
800051a6:	1a d8       	st.w	--sp,r8
800051a8:	fa c8 fb b4 	sub	r8,sp,-1100
800051ac:	0c 9b       	mov	r11,r6
800051ae:	1a d8       	st.w	--sp,r8
800051b0:	04 9a       	mov	r10,r2
800051b2:	fa c8 f9 40 	sub	r8,sp,-1728
800051b6:	fa c9 ff b4 	sub	r9,sp,-76
800051ba:	08 9c       	mov	r12,r4
800051bc:	fe b0 f6 44 	rcall	80003e44 <get_arg>
800051c0:	2f dd       	sub	sp,-12
800051c2:	78 06       	ld.w	r6,r12[0x0]
800051c4:	c2 08       	rjmp	80005204 <_vfprintf_r+0x1090>
800051c6:	2f f7       	sub	r7,-1
800051c8:	10 39       	cp.w	r9,r8
800051ca:	c0 84       	brge	800051da <_vfprintf_r+0x1066>
800051cc:	fa c9 f9 44 	sub	r9,sp,-1724
800051d0:	f2 06 00 36 	add	r6,r9,r6<<0x3
800051d4:	ec f6 fd 88 	ld.w	r6,r6[-632]
800051d8:	c1 68       	rjmp	80005204 <_vfprintf_r+0x1090>
800051da:	41 09       	lddsp	r9,sp[0x40]
800051dc:	59 f8       	cp.w	r8,31
800051de:	e0 89 00 10 	brgt	800051fe <_vfprintf_r+0x108a>
800051e2:	f2 ca ff fc 	sub	r10,r9,-4
800051e6:	51 0a       	stdsp	sp[0x40],r10
800051e8:	72 06       	ld.w	r6,r9[0x0]
800051ea:	fa ce f9 44 	sub	lr,sp,-1724
800051ee:	fc 08 00 39 	add	r9,lr,r8<<0x3
800051f2:	f3 46 fd 88 	st.w	r9[-632],r6
800051f6:	2f f8       	sub	r8,-1
800051f8:	fb 48 06 b4 	st.w	sp[1716],r8
800051fc:	c0 48       	rjmp	80005204 <_vfprintf_r+0x1090>
800051fe:	72 06       	ld.w	r6,r9[0x0]
80005200:	2f c9       	sub	r9,-4
80005202:	51 09       	stdsp	sp[0x40],r9
80005204:	40 2c       	lddsp	r12,sp[0x8]
80005206:	58 0c       	cp.w	r12,0
80005208:	c1 05       	brlt	80005228 <_vfprintf_r+0x10b4>
8000520a:	18 9a       	mov	r10,r12
8000520c:	30 0b       	mov	r11,0
8000520e:	0c 9c       	mov	r12,r6
80005210:	e0 a0 14 58 	rcall	80007ac0 <memchr>
80005214:	e0 80 02 df 	breq	800057d2 <_vfprintf_r+0x165e>
80005218:	f8 06 01 02 	sub	r2,r12,r6
8000521c:	40 2b       	lddsp	r11,sp[0x8]
8000521e:	16 32       	cp.w	r2,r11
80005220:	e0 89 02 d9 	brgt	800057d2 <_vfprintf_r+0x165e>
80005224:	e0 8f 02 d4 	bral	800057cc <_vfprintf_r+0x1658>
80005228:	30 0a       	mov	r10,0
8000522a:	0c 9c       	mov	r12,r6
8000522c:	50 2a       	stdsp	sp[0x8],r10
8000522e:	e0 a0 19 33 	rcall	80008494 <strlen>
80005232:	18 92       	mov	r2,r12
80005234:	e0 8f 02 d2 	bral	800057d8 <_vfprintf_r+0x1664>
80005238:	50 a7       	stdsp	sp[0x28],r7
8000523a:	50 80       	stdsp	sp[0x20],r0
8000523c:	0c 97       	mov	r7,r6
8000523e:	04 94       	mov	r4,r2
80005240:	06 96       	mov	r6,r3
80005242:	02 92       	mov	r2,r1
80005244:	40 93       	lddsp	r3,sp[0x24]
80005246:	10 90       	mov	r0,r8
80005248:	40 41       	lddsp	r1,sp[0x10]
8000524a:	a5 a5       	sbr	r5,0x4
8000524c:	c0 a8       	rjmp	80005260 <_vfprintf_r+0x10ec>
8000524e:	50 a7       	stdsp	sp[0x28],r7
80005250:	50 80       	stdsp	sp[0x20],r0
80005252:	0c 97       	mov	r7,r6
80005254:	04 94       	mov	r4,r2
80005256:	06 96       	mov	r6,r3
80005258:	02 92       	mov	r2,r1
8000525a:	40 93       	lddsp	r3,sp[0x24]
8000525c:	10 90       	mov	r0,r8
8000525e:	40 41       	lddsp	r1,sp[0x10]
80005260:	ed b5 00 05 	bld	r5,0x5
80005264:	c5 61       	brne	80005310 <_vfprintf_r+0x119c>
80005266:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000526a:	40 39       	lddsp	r9,sp[0xc]
8000526c:	58 09       	cp.w	r9,0
8000526e:	c2 10       	breq	800052b0 <_vfprintf_r+0x113c>
80005270:	10 36       	cp.w	r6,r8
80005272:	c0 74       	brge	80005280 <_vfprintf_r+0x110c>
80005274:	fa c8 f9 44 	sub	r8,sp,-1724
80005278:	f0 06 00 36 	add	r6,r8,r6<<0x3
8000527c:	c2 38       	rjmp	800052c2 <_vfprintf_r+0x114e>
8000527e:	d7 03       	nop
80005280:	fa c8 f9 50 	sub	r8,sp,-1712
80005284:	1a d8       	st.w	--sp,r8
80005286:	fa c8 fa b8 	sub	r8,sp,-1352
8000528a:	1a d8       	st.w	--sp,r8
8000528c:	fa c8 fb b4 	sub	r8,sp,-1100
80005290:	1a d8       	st.w	--sp,r8
80005292:	fa c8 f9 40 	sub	r8,sp,-1728
80005296:	fa c9 ff b4 	sub	r9,sp,-76
8000529a:	04 9a       	mov	r10,r2
8000529c:	0c 9b       	mov	r11,r6
8000529e:	08 9c       	mov	r12,r4
800052a0:	fe b0 f5 d2 	rcall	80003e44 <get_arg>
800052a4:	2f dd       	sub	sp,-12
800052a6:	f8 e8 00 00 	ld.d	r8,r12[0]
800052aa:	fa e9 00 00 	st.d	sp[0],r8
800052ae:	c2 e8       	rjmp	8000530a <_vfprintf_r+0x1196>
800052b0:	ee ca ff ff 	sub	r10,r7,-1
800052b4:	10 37       	cp.w	r7,r8
800052b6:	c0 b4       	brge	800052cc <_vfprintf_r+0x1158>
800052b8:	fa c8 f9 44 	sub	r8,sp,-1724
800052bc:	14 97       	mov	r7,r10
800052be:	f0 06 00 36 	add	r6,r8,r6<<0x3
800052c2:	ec ea fd 88 	ld.d	r10,r6[-632]
800052c6:	fa eb 00 00 	st.d	sp[0],r10
800052ca:	c2 08       	rjmp	8000530a <_vfprintf_r+0x1196>
800052cc:	41 09       	lddsp	r9,sp[0x40]
800052ce:	59 f8       	cp.w	r8,31
800052d0:	e0 89 00 16 	brgt	800052fc <_vfprintf_r+0x1188>
800052d4:	f2 e6 00 00 	ld.d	r6,r9[0]
800052d8:	f2 cb ff f8 	sub	r11,r9,-8
800052dc:	fa e7 00 00 	st.d	sp[0],r6
800052e0:	51 0b       	stdsp	sp[0x40],r11
800052e2:	fa c6 f9 44 	sub	r6,sp,-1724
800052e6:	ec 08 00 39 	add	r9,r6,r8<<0x3
800052ea:	fa e6 00 00 	ld.d	r6,sp[0]
800052ee:	f2 e7 fd 88 	st.d	r9[-632],r6
800052f2:	2f f8       	sub	r8,-1
800052f4:	14 97       	mov	r7,r10
800052f6:	fb 48 06 b4 	st.w	sp[1716],r8
800052fa:	c0 88       	rjmp	8000530a <_vfprintf_r+0x1196>
800052fc:	f2 e6 00 00 	ld.d	r6,r9[0]
80005300:	2f 89       	sub	r9,-8
80005302:	fa e7 00 00 	st.d	sp[0],r6
80005306:	51 09       	stdsp	sp[0x40],r9
80005308:	14 97       	mov	r7,r10
8000530a:	30 18       	mov	r8,1
8000530c:	e0 8f 01 d0 	bral	800056ac <_vfprintf_r+0x1538>
80005310:	ed b5 00 04 	bld	r5,0x4
80005314:	c1 61       	brne	80005340 <_vfprintf_r+0x11cc>
80005316:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000531a:	40 3e       	lddsp	lr,sp[0xc]
8000531c:	58 0e       	cp.w	lr,0
8000531e:	c0 80       	breq	8000532e <_vfprintf_r+0x11ba>
80005320:	10 36       	cp.w	r6,r8
80005322:	c6 74       	brge	800053f0 <_vfprintf_r+0x127c>
80005324:	fa cc f9 44 	sub	r12,sp,-1724
80005328:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000532c:	c8 08       	rjmp	8000542c <_vfprintf_r+0x12b8>
8000532e:	ee ca ff ff 	sub	r10,r7,-1
80005332:	10 37       	cp.w	r7,r8
80005334:	c7 f4       	brge	80005432 <_vfprintf_r+0x12be>
80005336:	fa cb f9 44 	sub	r11,sp,-1724
8000533a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000533e:	c7 68       	rjmp	8000542a <_vfprintf_r+0x12b6>
80005340:	ed b5 00 06 	bld	r5,0x6
80005344:	c4 a1       	brne	800053d8 <_vfprintf_r+0x1264>
80005346:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000534a:	40 3c       	lddsp	r12,sp[0xc]
8000534c:	58 0c       	cp.w	r12,0
8000534e:	c1 d0       	breq	80005388 <_vfprintf_r+0x1214>
80005350:	10 36       	cp.w	r6,r8
80005352:	c0 64       	brge	8000535e <_vfprintf_r+0x11ea>
80005354:	fa cb f9 44 	sub	r11,sp,-1724
80005358:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000535c:	c1 f8       	rjmp	8000539a <_vfprintf_r+0x1226>
8000535e:	fa c8 f9 50 	sub	r8,sp,-1712
80005362:	1a d8       	st.w	--sp,r8
80005364:	fa c8 fa b8 	sub	r8,sp,-1352
80005368:	1a d8       	st.w	--sp,r8
8000536a:	fa c8 fb b4 	sub	r8,sp,-1100
8000536e:	1a d8       	st.w	--sp,r8
80005370:	fa c8 f9 40 	sub	r8,sp,-1728
80005374:	fa c9 ff b4 	sub	r9,sp,-76
80005378:	04 9a       	mov	r10,r2
8000537a:	0c 9b       	mov	r11,r6
8000537c:	08 9c       	mov	r12,r4
8000537e:	fe b0 f5 63 	rcall	80003e44 <get_arg>
80005382:	2f dd       	sub	sp,-12
80005384:	98 18       	ld.sh	r8,r12[0x2]
80005386:	c2 68       	rjmp	800053d2 <_vfprintf_r+0x125e>
80005388:	ee ca ff ff 	sub	r10,r7,-1
8000538c:	10 37       	cp.w	r7,r8
8000538e:	c0 94       	brge	800053a0 <_vfprintf_r+0x122c>
80005390:	fa c9 f9 44 	sub	r9,sp,-1724
80005394:	14 97       	mov	r7,r10
80005396:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000539a:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000539e:	c1 a8       	rjmp	800053d2 <_vfprintf_r+0x125e>
800053a0:	41 09       	lddsp	r9,sp[0x40]
800053a2:	59 f8       	cp.w	r8,31
800053a4:	e0 89 00 13 	brgt	800053ca <_vfprintf_r+0x1256>
800053a8:	f2 cb ff fc 	sub	r11,r9,-4
800053ac:	51 0b       	stdsp	sp[0x40],r11
800053ae:	72 09       	ld.w	r9,r9[0x0]
800053b0:	fa c6 f9 44 	sub	r6,sp,-1724
800053b4:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800053b8:	2f f8       	sub	r8,-1
800053ba:	f7 49 fd 88 	st.w	r11[-632],r9
800053be:	fb 48 06 b4 	st.w	sp[1716],r8
800053c2:	14 97       	mov	r7,r10
800053c4:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800053c8:	c0 58       	rjmp	800053d2 <_vfprintf_r+0x125e>
800053ca:	92 18       	ld.sh	r8,r9[0x2]
800053cc:	14 97       	mov	r7,r10
800053ce:	2f c9       	sub	r9,-4
800053d0:	51 09       	stdsp	sp[0x40],r9
800053d2:	5c 78       	castu.h	r8
800053d4:	50 18       	stdsp	sp[0x4],r8
800053d6:	c4 68       	rjmp	80005462 <_vfprintf_r+0x12ee>
800053d8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800053dc:	40 3c       	lddsp	r12,sp[0xc]
800053de:	58 0c       	cp.w	r12,0
800053e0:	c1 d0       	breq	8000541a <_vfprintf_r+0x12a6>
800053e2:	10 36       	cp.w	r6,r8
800053e4:	c0 64       	brge	800053f0 <_vfprintf_r+0x127c>
800053e6:	fa cb f9 44 	sub	r11,sp,-1724
800053ea:	f6 06 00 36 	add	r6,r11,r6<<0x3
800053ee:	c1 f8       	rjmp	8000542c <_vfprintf_r+0x12b8>
800053f0:	fa c8 f9 50 	sub	r8,sp,-1712
800053f4:	1a d8       	st.w	--sp,r8
800053f6:	fa c8 fa b8 	sub	r8,sp,-1352
800053fa:	0c 9b       	mov	r11,r6
800053fc:	1a d8       	st.w	--sp,r8
800053fe:	fa c8 fb b4 	sub	r8,sp,-1100
80005402:	04 9a       	mov	r10,r2
80005404:	1a d8       	st.w	--sp,r8
80005406:	08 9c       	mov	r12,r4
80005408:	fa c8 f9 40 	sub	r8,sp,-1728
8000540c:	fa c9 ff b4 	sub	r9,sp,-76
80005410:	fe b0 f5 1a 	rcall	80003e44 <get_arg>
80005414:	2f dd       	sub	sp,-12
80005416:	78 0b       	ld.w	r11,r12[0x0]
80005418:	c2 48       	rjmp	80005460 <_vfprintf_r+0x12ec>
8000541a:	ee ca ff ff 	sub	r10,r7,-1
8000541e:	10 37       	cp.w	r7,r8
80005420:	c0 94       	brge	80005432 <_vfprintf_r+0x12be>
80005422:	fa c9 f9 44 	sub	r9,sp,-1724
80005426:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000542a:	14 97       	mov	r7,r10
8000542c:	ec fb fd 88 	ld.w	r11,r6[-632]
80005430:	c1 88       	rjmp	80005460 <_vfprintf_r+0x12ec>
80005432:	41 09       	lddsp	r9,sp[0x40]
80005434:	59 f8       	cp.w	r8,31
80005436:	e0 89 00 11 	brgt	80005458 <_vfprintf_r+0x12e4>
8000543a:	f2 cb ff fc 	sub	r11,r9,-4
8000543e:	51 0b       	stdsp	sp[0x40],r11
80005440:	fa c6 f9 44 	sub	r6,sp,-1724
80005444:	72 0b       	ld.w	r11,r9[0x0]
80005446:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000544a:	f3 4b fd 88 	st.w	r9[-632],r11
8000544e:	2f f8       	sub	r8,-1
80005450:	14 97       	mov	r7,r10
80005452:	fb 48 06 b4 	st.w	sp[1716],r8
80005456:	c0 58       	rjmp	80005460 <_vfprintf_r+0x12ec>
80005458:	72 0b       	ld.w	r11,r9[0x0]
8000545a:	14 97       	mov	r7,r10
8000545c:	2f c9       	sub	r9,-4
8000545e:	51 09       	stdsp	sp[0x40],r9
80005460:	50 1b       	stdsp	sp[0x4],r11
80005462:	30 0e       	mov	lr,0
80005464:	30 18       	mov	r8,1
80005466:	50 0e       	stdsp	sp[0x0],lr
80005468:	c2 29       	rjmp	800056ac <_vfprintf_r+0x1538>
8000546a:	50 a7       	stdsp	sp[0x28],r7
8000546c:	50 80       	stdsp	sp[0x20],r0
8000546e:	0c 97       	mov	r7,r6
80005470:	04 94       	mov	r4,r2
80005472:	06 96       	mov	r6,r3
80005474:	02 92       	mov	r2,r1
80005476:	fe cc b9 da 	sub	r12,pc,-17958
8000547a:	40 93       	lddsp	r3,sp[0x24]
8000547c:	10 90       	mov	r0,r8
8000547e:	40 41       	lddsp	r1,sp[0x10]
80005480:	50 dc       	stdsp	sp[0x34],r12
80005482:	ed b5 00 05 	bld	r5,0x5
80005486:	c5 51       	brne	80005530 <_vfprintf_r+0x13bc>
80005488:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000548c:	40 3b       	lddsp	r11,sp[0xc]
8000548e:	58 0b       	cp.w	r11,0
80005490:	c2 20       	breq	800054d4 <_vfprintf_r+0x1360>
80005492:	10 36       	cp.w	r6,r8
80005494:	c0 a4       	brge	800054a8 <_vfprintf_r+0x1334>
80005496:	fa ca f9 44 	sub	r10,sp,-1724
8000549a:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000549e:	ec e8 fd 88 	ld.d	r8,r6[-632]
800054a2:	fa e9 00 00 	st.d	sp[0],r8
800054a6:	cf 28       	rjmp	8000568a <_vfprintf_r+0x1516>
800054a8:	fa c8 f9 50 	sub	r8,sp,-1712
800054ac:	1a d8       	st.w	--sp,r8
800054ae:	fa c8 fa b8 	sub	r8,sp,-1352
800054b2:	04 9a       	mov	r10,r2
800054b4:	1a d8       	st.w	--sp,r8
800054b6:	0c 9b       	mov	r11,r6
800054b8:	fa c8 fb b4 	sub	r8,sp,-1100
800054bc:	08 9c       	mov	r12,r4
800054be:	1a d8       	st.w	--sp,r8
800054c0:	fa c8 f9 40 	sub	r8,sp,-1728
800054c4:	fa c9 ff b4 	sub	r9,sp,-76
800054c8:	fe b0 f4 be 	rcall	80003e44 <get_arg>
800054cc:	2f dd       	sub	sp,-12
800054ce:	f8 ea 00 00 	ld.d	r10,r12[0]
800054d2:	c0 c8       	rjmp	800054ea <_vfprintf_r+0x1376>
800054d4:	ee ca ff ff 	sub	r10,r7,-1
800054d8:	10 37       	cp.w	r7,r8
800054da:	c0 b4       	brge	800054f0 <_vfprintf_r+0x137c>
800054dc:	fa c9 f9 44 	sub	r9,sp,-1724
800054e0:	14 97       	mov	r7,r10
800054e2:	f2 06 00 36 	add	r6,r9,r6<<0x3
800054e6:	ec ea fd 88 	ld.d	r10,r6[-632]
800054ea:	fa eb 00 00 	st.d	sp[0],r10
800054ee:	cc e8       	rjmp	8000568a <_vfprintf_r+0x1516>
800054f0:	41 09       	lddsp	r9,sp[0x40]
800054f2:	59 f8       	cp.w	r8,31
800054f4:	e0 89 00 16 	brgt	80005520 <_vfprintf_r+0x13ac>
800054f8:	f2 e6 00 00 	ld.d	r6,r9[0]
800054fc:	f2 cb ff f8 	sub	r11,r9,-8
80005500:	fa e7 00 00 	st.d	sp[0],r6
80005504:	51 0b       	stdsp	sp[0x40],r11
80005506:	fa c6 f9 44 	sub	r6,sp,-1724
8000550a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000550e:	fa e6 00 00 	ld.d	r6,sp[0]
80005512:	f2 e7 fd 88 	st.d	r9[-632],r6
80005516:	2f f8       	sub	r8,-1
80005518:	14 97       	mov	r7,r10
8000551a:	fb 48 06 b4 	st.w	sp[1716],r8
8000551e:	cb 68       	rjmp	8000568a <_vfprintf_r+0x1516>
80005520:	f2 e6 00 00 	ld.d	r6,r9[0]
80005524:	2f 89       	sub	r9,-8
80005526:	fa e7 00 00 	st.d	sp[0],r6
8000552a:	51 09       	stdsp	sp[0x40],r9
8000552c:	14 97       	mov	r7,r10
8000552e:	ca e8       	rjmp	8000568a <_vfprintf_r+0x1516>
80005530:	ed b5 00 04 	bld	r5,0x4
80005534:	c1 71       	brne	80005562 <_vfprintf_r+0x13ee>
80005536:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000553a:	40 3e       	lddsp	lr,sp[0xc]
8000553c:	58 0e       	cp.w	lr,0
8000553e:	c0 80       	breq	8000554e <_vfprintf_r+0x13da>
80005540:	10 36       	cp.w	r6,r8
80005542:	c6 94       	brge	80005614 <_vfprintf_r+0x14a0>
80005544:	fa cc f9 44 	sub	r12,sp,-1724
80005548:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000554c:	c8 28       	rjmp	80005650 <_vfprintf_r+0x14dc>
8000554e:	ee ca ff ff 	sub	r10,r7,-1
80005552:	10 37       	cp.w	r7,r8
80005554:	e0 84 00 81 	brge	80005656 <_vfprintf_r+0x14e2>
80005558:	fa cb f9 44 	sub	r11,sp,-1724
8000555c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005560:	c7 78       	rjmp	8000564e <_vfprintf_r+0x14da>
80005562:	ed b5 00 06 	bld	r5,0x6
80005566:	c4 b1       	brne	800055fc <_vfprintf_r+0x1488>
80005568:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000556c:	40 3c       	lddsp	r12,sp[0xc]
8000556e:	58 0c       	cp.w	r12,0
80005570:	c1 d0       	breq	800055aa <_vfprintf_r+0x1436>
80005572:	10 36       	cp.w	r6,r8
80005574:	c0 64       	brge	80005580 <_vfprintf_r+0x140c>
80005576:	fa cb f9 44 	sub	r11,sp,-1724
8000557a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000557e:	c1 f8       	rjmp	800055bc <_vfprintf_r+0x1448>
80005580:	fa c8 f9 50 	sub	r8,sp,-1712
80005584:	1a d8       	st.w	--sp,r8
80005586:	fa c8 fa b8 	sub	r8,sp,-1352
8000558a:	1a d8       	st.w	--sp,r8
8000558c:	fa c8 fb b4 	sub	r8,sp,-1100
80005590:	1a d8       	st.w	--sp,r8
80005592:	fa c8 f9 40 	sub	r8,sp,-1728
80005596:	fa c9 ff b4 	sub	r9,sp,-76
8000559a:	04 9a       	mov	r10,r2
8000559c:	0c 9b       	mov	r11,r6
8000559e:	08 9c       	mov	r12,r4
800055a0:	fe b0 f4 52 	rcall	80003e44 <get_arg>
800055a4:	2f dd       	sub	sp,-12
800055a6:	98 18       	ld.sh	r8,r12[0x2]
800055a8:	c2 78       	rjmp	800055f6 <_vfprintf_r+0x1482>
800055aa:	ee ca ff ff 	sub	r10,r7,-1
800055ae:	10 37       	cp.w	r7,r8
800055b0:	c0 a4       	brge	800055c4 <_vfprintf_r+0x1450>
800055b2:	fa c9 f9 44 	sub	r9,sp,-1724
800055b6:	14 97       	mov	r7,r10
800055b8:	f2 06 00 36 	add	r6,r9,r6<<0x3
800055bc:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800055c0:	c1 b8       	rjmp	800055f6 <_vfprintf_r+0x1482>
800055c2:	d7 03       	nop
800055c4:	41 09       	lddsp	r9,sp[0x40]
800055c6:	59 f8       	cp.w	r8,31
800055c8:	e0 89 00 13 	brgt	800055ee <_vfprintf_r+0x147a>
800055cc:	f2 cb ff fc 	sub	r11,r9,-4
800055d0:	51 0b       	stdsp	sp[0x40],r11
800055d2:	72 09       	ld.w	r9,r9[0x0]
800055d4:	fa c6 f9 44 	sub	r6,sp,-1724
800055d8:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800055dc:	2f f8       	sub	r8,-1
800055de:	f7 49 fd 88 	st.w	r11[-632],r9
800055e2:	fb 48 06 b4 	st.w	sp[1716],r8
800055e6:	14 97       	mov	r7,r10
800055e8:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800055ec:	c0 58       	rjmp	800055f6 <_vfprintf_r+0x1482>
800055ee:	92 18       	ld.sh	r8,r9[0x2]
800055f0:	14 97       	mov	r7,r10
800055f2:	2f c9       	sub	r9,-4
800055f4:	51 09       	stdsp	sp[0x40],r9
800055f6:	5c 78       	castu.h	r8
800055f8:	50 18       	stdsp	sp[0x4],r8
800055fa:	c4 68       	rjmp	80005686 <_vfprintf_r+0x1512>
800055fc:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005600:	40 3c       	lddsp	r12,sp[0xc]
80005602:	58 0c       	cp.w	r12,0
80005604:	c1 d0       	breq	8000563e <_vfprintf_r+0x14ca>
80005606:	10 36       	cp.w	r6,r8
80005608:	c0 64       	brge	80005614 <_vfprintf_r+0x14a0>
8000560a:	fa cb f9 44 	sub	r11,sp,-1724
8000560e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005612:	c1 f8       	rjmp	80005650 <_vfprintf_r+0x14dc>
80005614:	fa c8 f9 50 	sub	r8,sp,-1712
80005618:	1a d8       	st.w	--sp,r8
8000561a:	fa c8 fa b8 	sub	r8,sp,-1352
8000561e:	0c 9b       	mov	r11,r6
80005620:	1a d8       	st.w	--sp,r8
80005622:	fa c8 fb b4 	sub	r8,sp,-1100
80005626:	04 9a       	mov	r10,r2
80005628:	1a d8       	st.w	--sp,r8
8000562a:	08 9c       	mov	r12,r4
8000562c:	fa c8 f9 40 	sub	r8,sp,-1728
80005630:	fa c9 ff b4 	sub	r9,sp,-76
80005634:	fe b0 f4 08 	rcall	80003e44 <get_arg>
80005638:	2f dd       	sub	sp,-12
8000563a:	78 0b       	ld.w	r11,r12[0x0]
8000563c:	c2 48       	rjmp	80005684 <_vfprintf_r+0x1510>
8000563e:	ee ca ff ff 	sub	r10,r7,-1
80005642:	10 37       	cp.w	r7,r8
80005644:	c0 94       	brge	80005656 <_vfprintf_r+0x14e2>
80005646:	fa c9 f9 44 	sub	r9,sp,-1724
8000564a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000564e:	14 97       	mov	r7,r10
80005650:	ec fb fd 88 	ld.w	r11,r6[-632]
80005654:	c1 88       	rjmp	80005684 <_vfprintf_r+0x1510>
80005656:	41 09       	lddsp	r9,sp[0x40]
80005658:	59 f8       	cp.w	r8,31
8000565a:	e0 89 00 11 	brgt	8000567c <_vfprintf_r+0x1508>
8000565e:	f2 cb ff fc 	sub	r11,r9,-4
80005662:	51 0b       	stdsp	sp[0x40],r11
80005664:	fa c6 f9 44 	sub	r6,sp,-1724
80005668:	72 0b       	ld.w	r11,r9[0x0]
8000566a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000566e:	f3 4b fd 88 	st.w	r9[-632],r11
80005672:	2f f8       	sub	r8,-1
80005674:	14 97       	mov	r7,r10
80005676:	fb 48 06 b4 	st.w	sp[1716],r8
8000567a:	c0 58       	rjmp	80005684 <_vfprintf_r+0x1510>
8000567c:	72 0b       	ld.w	r11,r9[0x0]
8000567e:	14 97       	mov	r7,r10
80005680:	2f c9       	sub	r9,-4
80005682:	51 09       	stdsp	sp[0x40],r9
80005684:	50 1b       	stdsp	sp[0x4],r11
80005686:	30 0e       	mov	lr,0
80005688:	50 0e       	stdsp	sp[0x0],lr
8000568a:	40 08       	lddsp	r8,sp[0x0]
8000568c:	40 1c       	lddsp	r12,sp[0x4]
8000568e:	18 48       	or	r8,r12
80005690:	5f 19       	srne	r9
80005692:	0a 98       	mov	r8,r5
80005694:	eb e9 00 09 	and	r9,r5,r9
80005698:	a1 b8       	sbr	r8,0x1
8000569a:	58 09       	cp.w	r9,0
8000569c:	c0 70       	breq	800056aa <_vfprintf_r+0x1536>
8000569e:	10 95       	mov	r5,r8
800056a0:	fb 60 06 b9 	st.b	sp[1721],r0
800056a4:	33 08       	mov	r8,48
800056a6:	fb 68 06 b8 	st.b	sp[1720],r8
800056aa:	30 28       	mov	r8,2
800056ac:	30 09       	mov	r9,0
800056ae:	fb 69 06 bb 	st.b	sp[1723],r9
800056b2:	0a 99       	mov	r9,r5
800056b4:	a7 d9       	cbr	r9,0x7
800056b6:	40 2b       	lddsp	r11,sp[0x8]
800056b8:	40 16       	lddsp	r6,sp[0x4]
800056ba:	58 0b       	cp.w	r11,0
800056bc:	5f 1a       	srne	r10
800056be:	f2 05 17 40 	movge	r5,r9
800056c2:	fa c2 f9 78 	sub	r2,sp,-1672
800056c6:	40 09       	lddsp	r9,sp[0x0]
800056c8:	0c 49       	or	r9,r6
800056ca:	5f 19       	srne	r9
800056cc:	f5 e9 10 09 	or	r9,r10,r9
800056d0:	c5 c0       	breq	80005788 <_vfprintf_r+0x1614>
800056d2:	30 19       	mov	r9,1
800056d4:	f2 08 18 00 	cp.b	r8,r9
800056d8:	c0 60       	breq	800056e4 <_vfprintf_r+0x1570>
800056da:	30 29       	mov	r9,2
800056dc:	f2 08 18 00 	cp.b	r8,r9
800056e0:	c0 41       	brne	800056e8 <_vfprintf_r+0x1574>
800056e2:	c3 c8       	rjmp	8000575a <_vfprintf_r+0x15e6>
800056e4:	04 96       	mov	r6,r2
800056e6:	c3 08       	rjmp	80005746 <_vfprintf_r+0x15d2>
800056e8:	04 96       	mov	r6,r2
800056ea:	fa e8 00 00 	ld.d	r8,sp[0]
800056ee:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
800056f2:	2d 0a       	sub	r10,-48
800056f4:	0c fa       	st.b	--r6,r10
800056f6:	f0 0b 16 03 	lsr	r11,r8,0x3
800056fa:	f2 0c 16 03 	lsr	r12,r9,0x3
800056fe:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
80005702:	18 99       	mov	r9,r12
80005704:	16 98       	mov	r8,r11
80005706:	58 08       	cp.w	r8,0
80005708:	5c 29       	cpc	r9
8000570a:	cf 21       	brne	800056ee <_vfprintf_r+0x157a>
8000570c:	fa e9 00 00 	st.d	sp[0],r8
80005710:	ed b5 00 00 	bld	r5,0x0
80005714:	c4 51       	brne	8000579e <_vfprintf_r+0x162a>
80005716:	33 09       	mov	r9,48
80005718:	f2 0a 18 00 	cp.b	r10,r9
8000571c:	c4 10       	breq	8000579e <_vfprintf_r+0x162a>
8000571e:	0c f9       	st.b	--r6,r9
80005720:	c3 f8       	rjmp	8000579e <_vfprintf_r+0x162a>
80005722:	fa ea 00 00 	ld.d	r10,sp[0]
80005726:	30 a8       	mov	r8,10
80005728:	30 09       	mov	r9,0
8000572a:	e0 a0 1b a1 	rcall	80008e6c <__avr32_umod64>
8000572e:	30 a8       	mov	r8,10
80005730:	2d 0a       	sub	r10,-48
80005732:	30 09       	mov	r9,0
80005734:	ac 8a       	st.b	r6[0x0],r10
80005736:	fa ea 00 00 	ld.d	r10,sp[0]
8000573a:	fe b0 f1 92 	rcall	80003a5e <__avr32_udiv64>
8000573e:	16 99       	mov	r9,r11
80005740:	14 98       	mov	r8,r10
80005742:	fa e9 00 00 	st.d	sp[0],r8
80005746:	20 16       	sub	r6,1
80005748:	fa ea 00 00 	ld.d	r10,sp[0]
8000574c:	58 9a       	cp.w	r10,9
8000574e:	5c 2b       	cpc	r11
80005750:	fe 9b ff e9 	brhi	80005722 <_vfprintf_r+0x15ae>
80005754:	1b f8       	ld.ub	r8,sp[0x7]
80005756:	2d 08       	sub	r8,-48
80005758:	c2 08       	rjmp	80005798 <_vfprintf_r+0x1624>
8000575a:	04 96       	mov	r6,r2
8000575c:	fa e8 00 00 	ld.d	r8,sp[0]
80005760:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
80005764:	40 de       	lddsp	lr,sp[0x34]
80005766:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
8000576a:	0c fa       	st.b	--r6,r10
8000576c:	f2 0b 16 04 	lsr	r11,r9,0x4
80005770:	f0 0a 16 04 	lsr	r10,r8,0x4
80005774:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80005778:	16 99       	mov	r9,r11
8000577a:	14 98       	mov	r8,r10
8000577c:	58 08       	cp.w	r8,0
8000577e:	5c 29       	cpc	r9
80005780:	cf 01       	brne	80005760 <_vfprintf_r+0x15ec>
80005782:	fa e9 00 00 	st.d	sp[0],r8
80005786:	c0 c8       	rjmp	8000579e <_vfprintf_r+0x162a>
80005788:	58 08       	cp.w	r8,0
8000578a:	c0 91       	brne	8000579c <_vfprintf_r+0x1628>
8000578c:	ed b5 00 00 	bld	r5,0x0
80005790:	c0 61       	brne	8000579c <_vfprintf_r+0x1628>
80005792:	fa c6 f9 79 	sub	r6,sp,-1671
80005796:	33 08       	mov	r8,48
80005798:	ac 88       	st.b	r6[0x0],r8
8000579a:	c0 28       	rjmp	8000579e <_vfprintf_r+0x162a>
8000579c:	04 96       	mov	r6,r2
8000579e:	0c 12       	sub	r2,r6
800057a0:	c1 c8       	rjmp	800057d8 <_vfprintf_r+0x1664>
800057a2:	50 a7       	stdsp	sp[0x28],r7
800057a4:	50 80       	stdsp	sp[0x20],r0
800057a6:	40 93       	lddsp	r3,sp[0x24]
800057a8:	0c 97       	mov	r7,r6
800057aa:	10 90       	mov	r0,r8
800057ac:	04 94       	mov	r4,r2
800057ae:	40 41       	lddsp	r1,sp[0x10]
800057b0:	58 08       	cp.w	r8,0
800057b2:	e0 80 04 4f 	breq	80006050 <_vfprintf_r+0x1edc>
800057b6:	fb 68 06 60 	st.b	sp[1632],r8
800057ba:	30 0c       	mov	r12,0
800057bc:	30 08       	mov	r8,0
800057be:	30 12       	mov	r2,1
800057c0:	fb 68 06 bb 	st.b	sp[1723],r8
800057c4:	50 2c       	stdsp	sp[0x8],r12
800057c6:	fa c6 f9 a0 	sub	r6,sp,-1632
800057ca:	c0 78       	rjmp	800057d8 <_vfprintf_r+0x1664>
800057cc:	30 0b       	mov	r11,0
800057ce:	50 2b       	stdsp	sp[0x8],r11
800057d0:	c0 48       	rjmp	800057d8 <_vfprintf_r+0x1664>
800057d2:	40 22       	lddsp	r2,sp[0x8]
800057d4:	30 0a       	mov	r10,0
800057d6:	50 2a       	stdsp	sp[0x8],r10
800057d8:	40 29       	lddsp	r9,sp[0x8]
800057da:	e4 09 0c 49 	max	r9,r2,r9
800057de:	fb 38 06 bb 	ld.ub	r8,sp[1723]
800057e2:	50 39       	stdsp	sp[0xc],r9
800057e4:	0a 9e       	mov	lr,r5
800057e6:	30 09       	mov	r9,0
800057e8:	e2 1e 00 02 	andl	lr,0x2,COH
800057ec:	f2 08 18 00 	cp.b	r8,r9
800057f0:	fb f8 10 03 	ld.wne	r8,sp[0xc]
800057f4:	f7 b8 01 ff 	subne	r8,-1
800057f8:	fb f8 1a 03 	st.wne	sp[0xc],r8
800057fc:	0a 9b       	mov	r11,r5
800057fe:	58 0e       	cp.w	lr,0
80005800:	fb fc 10 03 	ld.wne	r12,sp[0xc]
80005804:	f7 bc 01 fe 	subne	r12,-2
80005808:	fb fc 1a 03 	st.wne	sp[0xc],r12
8000580c:	e2 1b 00 84 	andl	r11,0x84,COH
80005810:	50 fe       	stdsp	sp[0x3c],lr
80005812:	50 9b       	stdsp	sp[0x24],r11
80005814:	c4 71       	brne	800058a2 <_vfprintf_r+0x172e>
80005816:	40 8a       	lddsp	r10,sp[0x20]
80005818:	40 39       	lddsp	r9,sp[0xc]
8000581a:	12 1a       	sub	r10,r9
8000581c:	50 4a       	stdsp	sp[0x10],r10
8000581e:	58 0a       	cp.w	r10,0
80005820:	e0 89 00 20 	brgt	80005860 <_vfprintf_r+0x16ec>
80005824:	c3 f8       	rjmp	800058a2 <_vfprintf_r+0x172e>
80005826:	2f 09       	sub	r9,-16
80005828:	2f f8       	sub	r8,-1
8000582a:	fe ce bd 76 	sub	lr,pc,-17034
8000582e:	31 0c       	mov	r12,16
80005830:	fb 49 06 90 	st.w	sp[1680],r9
80005834:	87 0e       	st.w	r3[0x0],lr
80005836:	87 1c       	st.w	r3[0x4],r12
80005838:	fb 48 06 8c 	st.w	sp[1676],r8
8000583c:	58 78       	cp.w	r8,7
8000583e:	e0 89 00 04 	brgt	80005846 <_vfprintf_r+0x16d2>
80005842:	2f 83       	sub	r3,-8
80005844:	c0 b8       	rjmp	8000585a <_vfprintf_r+0x16e6>
80005846:	fa ca f9 78 	sub	r10,sp,-1672
8000584a:	02 9b       	mov	r11,r1
8000584c:	08 9c       	mov	r12,r4
8000584e:	fe b0 f4 85 	rcall	80004158 <__sprint_r>
80005852:	e0 81 04 10 	brne	80006072 <_vfprintf_r+0x1efe>
80005856:	fa c3 f9 e0 	sub	r3,sp,-1568
8000585a:	40 4b       	lddsp	r11,sp[0x10]
8000585c:	21 0b       	sub	r11,16
8000585e:	50 4b       	stdsp	sp[0x10],r11
80005860:	fa f9 06 90 	ld.w	r9,sp[1680]
80005864:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005868:	fe ca bd b4 	sub	r10,pc,-16972
8000586c:	40 4e       	lddsp	lr,sp[0x10]
8000586e:	59 0e       	cp.w	lr,16
80005870:	fe 99 ff db 	brgt	80005826 <_vfprintf_r+0x16b2>
80005874:	1c 09       	add	r9,lr
80005876:	2f f8       	sub	r8,-1
80005878:	87 0a       	st.w	r3[0x0],r10
8000587a:	fb 49 06 90 	st.w	sp[1680],r9
8000587e:	87 1e       	st.w	r3[0x4],lr
80005880:	fb 48 06 8c 	st.w	sp[1676],r8
80005884:	58 78       	cp.w	r8,7
80005886:	e0 89 00 04 	brgt	8000588e <_vfprintf_r+0x171a>
8000588a:	2f 83       	sub	r3,-8
8000588c:	c0 b8       	rjmp	800058a2 <_vfprintf_r+0x172e>
8000588e:	fa ca f9 78 	sub	r10,sp,-1672
80005892:	02 9b       	mov	r11,r1
80005894:	08 9c       	mov	r12,r4
80005896:	fe b0 f4 61 	rcall	80004158 <__sprint_r>
8000589a:	e0 81 03 ec 	brne	80006072 <_vfprintf_r+0x1efe>
8000589e:	fa c3 f9 e0 	sub	r3,sp,-1568
800058a2:	30 09       	mov	r9,0
800058a4:	fb 38 06 bb 	ld.ub	r8,sp[1723]
800058a8:	f2 08 18 00 	cp.b	r8,r9
800058ac:	c1 f0       	breq	800058ea <_vfprintf_r+0x1776>
800058ae:	fa f8 06 90 	ld.w	r8,sp[1680]
800058b2:	fa c9 f9 45 	sub	r9,sp,-1723
800058b6:	2f f8       	sub	r8,-1
800058b8:	87 09       	st.w	r3[0x0],r9
800058ba:	fb 48 06 90 	st.w	sp[1680],r8
800058be:	30 19       	mov	r9,1
800058c0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800058c4:	87 19       	st.w	r3[0x4],r9
800058c6:	2f f8       	sub	r8,-1
800058c8:	fb 48 06 8c 	st.w	sp[1676],r8
800058cc:	58 78       	cp.w	r8,7
800058ce:	e0 89 00 04 	brgt	800058d6 <_vfprintf_r+0x1762>
800058d2:	2f 83       	sub	r3,-8
800058d4:	c0 b8       	rjmp	800058ea <_vfprintf_r+0x1776>
800058d6:	fa ca f9 78 	sub	r10,sp,-1672
800058da:	02 9b       	mov	r11,r1
800058dc:	08 9c       	mov	r12,r4
800058de:	fe b0 f4 3d 	rcall	80004158 <__sprint_r>
800058e2:	e0 81 03 c8 	brne	80006072 <_vfprintf_r+0x1efe>
800058e6:	fa c3 f9 e0 	sub	r3,sp,-1568
800058ea:	40 fc       	lddsp	r12,sp[0x3c]
800058ec:	58 0c       	cp.w	r12,0
800058ee:	c1 f0       	breq	8000592c <_vfprintf_r+0x17b8>
800058f0:	fa f8 06 90 	ld.w	r8,sp[1680]
800058f4:	fa c9 f9 48 	sub	r9,sp,-1720
800058f8:	2f e8       	sub	r8,-2
800058fa:	87 09       	st.w	r3[0x0],r9
800058fc:	fb 48 06 90 	st.w	sp[1680],r8
80005900:	30 29       	mov	r9,2
80005902:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005906:	87 19       	st.w	r3[0x4],r9
80005908:	2f f8       	sub	r8,-1
8000590a:	fb 48 06 8c 	st.w	sp[1676],r8
8000590e:	58 78       	cp.w	r8,7
80005910:	e0 89 00 04 	brgt	80005918 <_vfprintf_r+0x17a4>
80005914:	2f 83       	sub	r3,-8
80005916:	c0 b8       	rjmp	8000592c <_vfprintf_r+0x17b8>
80005918:	fa ca f9 78 	sub	r10,sp,-1672
8000591c:	02 9b       	mov	r11,r1
8000591e:	08 9c       	mov	r12,r4
80005920:	fe b0 f4 1c 	rcall	80004158 <__sprint_r>
80005924:	e0 81 03 a7 	brne	80006072 <_vfprintf_r+0x1efe>
80005928:	fa c3 f9 e0 	sub	r3,sp,-1568
8000592c:	40 9b       	lddsp	r11,sp[0x24]
8000592e:	e0 4b 00 80 	cp.w	r11,128
80005932:	c4 71       	brne	800059c0 <_vfprintf_r+0x184c>
80005934:	40 8a       	lddsp	r10,sp[0x20]
80005936:	40 39       	lddsp	r9,sp[0xc]
80005938:	12 1a       	sub	r10,r9
8000593a:	50 4a       	stdsp	sp[0x10],r10
8000593c:	58 0a       	cp.w	r10,0
8000593e:	e0 89 00 20 	brgt	8000597e <_vfprintf_r+0x180a>
80005942:	c3 f8       	rjmp	800059c0 <_vfprintf_r+0x184c>
80005944:	2f 09       	sub	r9,-16
80005946:	2f f8       	sub	r8,-1
80005948:	fe ce be 84 	sub	lr,pc,-16764
8000594c:	31 0c       	mov	r12,16
8000594e:	fb 49 06 90 	st.w	sp[1680],r9
80005952:	87 0e       	st.w	r3[0x0],lr
80005954:	87 1c       	st.w	r3[0x4],r12
80005956:	fb 48 06 8c 	st.w	sp[1676],r8
8000595a:	58 78       	cp.w	r8,7
8000595c:	e0 89 00 04 	brgt	80005964 <_vfprintf_r+0x17f0>
80005960:	2f 83       	sub	r3,-8
80005962:	c0 b8       	rjmp	80005978 <_vfprintf_r+0x1804>
80005964:	fa ca f9 78 	sub	r10,sp,-1672
80005968:	02 9b       	mov	r11,r1
8000596a:	08 9c       	mov	r12,r4
8000596c:	fe b0 f3 f6 	rcall	80004158 <__sprint_r>
80005970:	e0 81 03 81 	brne	80006072 <_vfprintf_r+0x1efe>
80005974:	fa c3 f9 e0 	sub	r3,sp,-1568
80005978:	40 4b       	lddsp	r11,sp[0x10]
8000597a:	21 0b       	sub	r11,16
8000597c:	50 4b       	stdsp	sp[0x10],r11
8000597e:	fa f9 06 90 	ld.w	r9,sp[1680]
80005982:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005986:	fe ca be c2 	sub	r10,pc,-16702
8000598a:	40 4e       	lddsp	lr,sp[0x10]
8000598c:	59 0e       	cp.w	lr,16
8000598e:	fe 99 ff db 	brgt	80005944 <_vfprintf_r+0x17d0>
80005992:	1c 09       	add	r9,lr
80005994:	2f f8       	sub	r8,-1
80005996:	87 0a       	st.w	r3[0x0],r10
80005998:	fb 49 06 90 	st.w	sp[1680],r9
8000599c:	87 1e       	st.w	r3[0x4],lr
8000599e:	fb 48 06 8c 	st.w	sp[1676],r8
800059a2:	58 78       	cp.w	r8,7
800059a4:	e0 89 00 04 	brgt	800059ac <_vfprintf_r+0x1838>
800059a8:	2f 83       	sub	r3,-8
800059aa:	c0 b8       	rjmp	800059c0 <_vfprintf_r+0x184c>
800059ac:	fa ca f9 78 	sub	r10,sp,-1672
800059b0:	02 9b       	mov	r11,r1
800059b2:	08 9c       	mov	r12,r4
800059b4:	fe b0 f3 d2 	rcall	80004158 <__sprint_r>
800059b8:	e0 81 03 5d 	brne	80006072 <_vfprintf_r+0x1efe>
800059bc:	fa c3 f9 e0 	sub	r3,sp,-1568
800059c0:	40 2c       	lddsp	r12,sp[0x8]
800059c2:	04 1c       	sub	r12,r2
800059c4:	50 2c       	stdsp	sp[0x8],r12
800059c6:	58 0c       	cp.w	r12,0
800059c8:	e0 89 00 20 	brgt	80005a08 <_vfprintf_r+0x1894>
800059cc:	c3 f8       	rjmp	80005a4a <_vfprintf_r+0x18d6>
800059ce:	2f 09       	sub	r9,-16
800059d0:	2f f8       	sub	r8,-1
800059d2:	fe cb bf 0e 	sub	r11,pc,-16626
800059d6:	31 0a       	mov	r10,16
800059d8:	fb 49 06 90 	st.w	sp[1680],r9
800059dc:	87 0b       	st.w	r3[0x0],r11
800059de:	87 1a       	st.w	r3[0x4],r10
800059e0:	fb 48 06 8c 	st.w	sp[1676],r8
800059e4:	58 78       	cp.w	r8,7
800059e6:	e0 89 00 04 	brgt	800059ee <_vfprintf_r+0x187a>
800059ea:	2f 83       	sub	r3,-8
800059ec:	c0 b8       	rjmp	80005a02 <_vfprintf_r+0x188e>
800059ee:	fa ca f9 78 	sub	r10,sp,-1672
800059f2:	02 9b       	mov	r11,r1
800059f4:	08 9c       	mov	r12,r4
800059f6:	fe b0 f3 b1 	rcall	80004158 <__sprint_r>
800059fa:	e0 81 03 3c 	brne	80006072 <_vfprintf_r+0x1efe>
800059fe:	fa c3 f9 e0 	sub	r3,sp,-1568
80005a02:	40 29       	lddsp	r9,sp[0x8]
80005a04:	21 09       	sub	r9,16
80005a06:	50 29       	stdsp	sp[0x8],r9
80005a08:	fa f9 06 90 	ld.w	r9,sp[1680]
80005a0c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005a10:	fe ca bf 4c 	sub	r10,pc,-16564
80005a14:	40 2e       	lddsp	lr,sp[0x8]
80005a16:	59 0e       	cp.w	lr,16
80005a18:	fe 99 ff db 	brgt	800059ce <_vfprintf_r+0x185a>
80005a1c:	1c 09       	add	r9,lr
80005a1e:	2f f8       	sub	r8,-1
80005a20:	87 0a       	st.w	r3[0x0],r10
80005a22:	fb 49 06 90 	st.w	sp[1680],r9
80005a26:	87 1e       	st.w	r3[0x4],lr
80005a28:	fb 48 06 8c 	st.w	sp[1676],r8
80005a2c:	58 78       	cp.w	r8,7
80005a2e:	e0 89 00 04 	brgt	80005a36 <_vfprintf_r+0x18c2>
80005a32:	2f 83       	sub	r3,-8
80005a34:	c0 b8       	rjmp	80005a4a <_vfprintf_r+0x18d6>
80005a36:	fa ca f9 78 	sub	r10,sp,-1672
80005a3a:	02 9b       	mov	r11,r1
80005a3c:	08 9c       	mov	r12,r4
80005a3e:	fe b0 f3 8d 	rcall	80004158 <__sprint_r>
80005a42:	e0 81 03 18 	brne	80006072 <_vfprintf_r+0x1efe>
80005a46:	fa c3 f9 e0 	sub	r3,sp,-1568
80005a4a:	ed b5 00 08 	bld	r5,0x8
80005a4e:	c0 b0       	breq	80005a64 <_vfprintf_r+0x18f0>
80005a50:	fa f8 06 90 	ld.w	r8,sp[1680]
80005a54:	87 12       	st.w	r3[0x4],r2
80005a56:	87 06       	st.w	r3[0x0],r6
80005a58:	f0 02 00 02 	add	r2,r8,r2
80005a5c:	fb 42 06 90 	st.w	sp[1680],r2
80005a60:	e0 8f 01 d4 	bral	80005e08 <_vfprintf_r+0x1c94>
80005a64:	e0 40 00 65 	cp.w	r0,101
80005a68:	e0 8a 01 d6 	brle	80005e14 <_vfprintf_r+0x1ca0>
80005a6c:	30 08       	mov	r8,0
80005a6e:	30 09       	mov	r9,0
80005a70:	40 5b       	lddsp	r11,sp[0x14]
80005a72:	40 7a       	lddsp	r10,sp[0x1c]
80005a74:	e0 a0 17 f5 	rcall	80008a5e <__avr32_f64_cmp_eq>
80005a78:	c7 90       	breq	80005b6a <_vfprintf_r+0x19f6>
80005a7a:	fa f8 06 90 	ld.w	r8,sp[1680]
80005a7e:	fe c9 bf ce 	sub	r9,pc,-16434
80005a82:	2f f8       	sub	r8,-1
80005a84:	87 09       	st.w	r3[0x0],r9
80005a86:	fb 48 06 90 	st.w	sp[1680],r8
80005a8a:	30 19       	mov	r9,1
80005a8c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005a90:	87 19       	st.w	r3[0x4],r9
80005a92:	2f f8       	sub	r8,-1
80005a94:	fb 48 06 8c 	st.w	sp[1676],r8
80005a98:	58 78       	cp.w	r8,7
80005a9a:	e0 89 00 05 	brgt	80005aa4 <_vfprintf_r+0x1930>
80005a9e:	2f 83       	sub	r3,-8
80005aa0:	c0 c8       	rjmp	80005ab8 <_vfprintf_r+0x1944>
80005aa2:	d7 03       	nop
80005aa4:	fa ca f9 78 	sub	r10,sp,-1672
80005aa8:	02 9b       	mov	r11,r1
80005aaa:	08 9c       	mov	r12,r4
80005aac:	fe b0 f3 56 	rcall	80004158 <__sprint_r>
80005ab0:	e0 81 02 e1 	brne	80006072 <_vfprintf_r+0x1efe>
80005ab4:	fa c3 f9 e0 	sub	r3,sp,-1568
80005ab8:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005abc:	40 6c       	lddsp	r12,sp[0x18]
80005abe:	18 38       	cp.w	r8,r12
80005ac0:	c0 55       	brlt	80005aca <_vfprintf_r+0x1956>
80005ac2:	ed b5 00 00 	bld	r5,0x0
80005ac6:	e0 81 02 6b 	brne	80005f9c <_vfprintf_r+0x1e28>
80005aca:	fa f8 06 90 	ld.w	r8,sp[1680]
80005ace:	2f f8       	sub	r8,-1
80005ad0:	40 cb       	lddsp	r11,sp[0x30]
80005ad2:	fb 48 06 90 	st.w	sp[1680],r8
80005ad6:	30 19       	mov	r9,1
80005ad8:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005adc:	87 0b       	st.w	r3[0x0],r11
80005ade:	2f f8       	sub	r8,-1
80005ae0:	87 19       	st.w	r3[0x4],r9
80005ae2:	fb 48 06 8c 	st.w	sp[1676],r8
80005ae6:	58 78       	cp.w	r8,7
80005ae8:	e0 89 00 04 	brgt	80005af0 <_vfprintf_r+0x197c>
80005aec:	2f 83       	sub	r3,-8
80005aee:	c0 b8       	rjmp	80005b04 <_vfprintf_r+0x1990>
80005af0:	fa ca f9 78 	sub	r10,sp,-1672
80005af4:	02 9b       	mov	r11,r1
80005af6:	08 9c       	mov	r12,r4
80005af8:	fe b0 f3 30 	rcall	80004158 <__sprint_r>
80005afc:	e0 81 02 bb 	brne	80006072 <_vfprintf_r+0x1efe>
80005b00:	fa c3 f9 e0 	sub	r3,sp,-1568
80005b04:	40 66       	lddsp	r6,sp[0x18]
80005b06:	20 16       	sub	r6,1
80005b08:	58 06       	cp.w	r6,0
80005b0a:	e0 89 00 1d 	brgt	80005b44 <_vfprintf_r+0x19d0>
80005b0e:	e0 8f 02 47 	bral	80005f9c <_vfprintf_r+0x1e28>
80005b12:	2f 09       	sub	r9,-16
80005b14:	2f f8       	sub	r8,-1
80005b16:	fb 49 06 90 	st.w	sp[1680],r9
80005b1a:	87 02       	st.w	r3[0x0],r2
80005b1c:	87 10       	st.w	r3[0x4],r0
80005b1e:	fb 48 06 8c 	st.w	sp[1676],r8
80005b22:	58 78       	cp.w	r8,7
80005b24:	e0 89 00 04 	brgt	80005b2c <_vfprintf_r+0x19b8>
80005b28:	2f 83       	sub	r3,-8
80005b2a:	c0 b8       	rjmp	80005b40 <_vfprintf_r+0x19cc>
80005b2c:	fa ca f9 78 	sub	r10,sp,-1672
80005b30:	02 9b       	mov	r11,r1
80005b32:	08 9c       	mov	r12,r4
80005b34:	fe b0 f3 12 	rcall	80004158 <__sprint_r>
80005b38:	e0 81 02 9d 	brne	80006072 <_vfprintf_r+0x1efe>
80005b3c:	fa c3 f9 e0 	sub	r3,sp,-1568
80005b40:	21 06       	sub	r6,16
80005b42:	c0 48       	rjmp	80005b4a <_vfprintf_r+0x19d6>
80005b44:	fe c2 c0 80 	sub	r2,pc,-16256
80005b48:	31 00       	mov	r0,16
80005b4a:	fa f9 06 90 	ld.w	r9,sp[1680]
80005b4e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005b52:	fe ca c0 8e 	sub	r10,pc,-16242
80005b56:	59 06       	cp.w	r6,16
80005b58:	fe 99 ff dd 	brgt	80005b12 <_vfprintf_r+0x199e>
80005b5c:	0c 09       	add	r9,r6
80005b5e:	87 0a       	st.w	r3[0x0],r10
80005b60:	fb 49 06 90 	st.w	sp[1680],r9
80005b64:	2f f8       	sub	r8,-1
80005b66:	87 16       	st.w	r3[0x4],r6
80005b68:	c5 39       	rjmp	80005e0e <_vfprintf_r+0x1c9a>
80005b6a:	fa fa 06 ac 	ld.w	r10,sp[1708]
80005b6e:	58 0a       	cp.w	r10,0
80005b70:	e0 89 00 92 	brgt	80005c94 <_vfprintf_r+0x1b20>
80005b74:	fa f8 06 90 	ld.w	r8,sp[1680]
80005b78:	fe c9 c0 c8 	sub	r9,pc,-16184
80005b7c:	2f f8       	sub	r8,-1
80005b7e:	87 09       	st.w	r3[0x0],r9
80005b80:	fb 48 06 90 	st.w	sp[1680],r8
80005b84:	30 19       	mov	r9,1
80005b86:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005b8a:	87 19       	st.w	r3[0x4],r9
80005b8c:	2f f8       	sub	r8,-1
80005b8e:	fb 48 06 8c 	st.w	sp[1676],r8
80005b92:	58 78       	cp.w	r8,7
80005b94:	e0 89 00 04 	brgt	80005b9c <_vfprintf_r+0x1a28>
80005b98:	2f 83       	sub	r3,-8
80005b9a:	c0 b8       	rjmp	80005bb0 <_vfprintf_r+0x1a3c>
80005b9c:	fa ca f9 78 	sub	r10,sp,-1672
80005ba0:	02 9b       	mov	r11,r1
80005ba2:	08 9c       	mov	r12,r4
80005ba4:	fe b0 f2 da 	rcall	80004158 <__sprint_r>
80005ba8:	e0 81 02 65 	brne	80006072 <_vfprintf_r+0x1efe>
80005bac:	fa c3 f9 e0 	sub	r3,sp,-1568
80005bb0:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005bb4:	58 08       	cp.w	r8,0
80005bb6:	c0 81       	brne	80005bc6 <_vfprintf_r+0x1a52>
80005bb8:	40 6a       	lddsp	r10,sp[0x18]
80005bba:	58 0a       	cp.w	r10,0
80005bbc:	c0 51       	brne	80005bc6 <_vfprintf_r+0x1a52>
80005bbe:	ed b5 00 00 	bld	r5,0x0
80005bc2:	e0 81 01 ed 	brne	80005f9c <_vfprintf_r+0x1e28>
80005bc6:	40 c9       	lddsp	r9,sp[0x30]
80005bc8:	fa f8 06 90 	ld.w	r8,sp[1680]
80005bcc:	2f f8       	sub	r8,-1
80005bce:	87 09       	st.w	r3[0x0],r9
80005bd0:	fb 48 06 90 	st.w	sp[1680],r8
80005bd4:	30 19       	mov	r9,1
80005bd6:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005bda:	87 19       	st.w	r3[0x4],r9
80005bdc:	2f f8       	sub	r8,-1
80005bde:	fb 48 06 8c 	st.w	sp[1676],r8
80005be2:	58 78       	cp.w	r8,7
80005be4:	e0 89 00 04 	brgt	80005bec <_vfprintf_r+0x1a78>
80005be8:	2f 83       	sub	r3,-8
80005bea:	c0 b8       	rjmp	80005c00 <_vfprintf_r+0x1a8c>
80005bec:	fa ca f9 78 	sub	r10,sp,-1672
80005bf0:	02 9b       	mov	r11,r1
80005bf2:	08 9c       	mov	r12,r4
80005bf4:	fe b0 f2 b2 	rcall	80004158 <__sprint_r>
80005bf8:	e0 81 02 3d 	brne	80006072 <_vfprintf_r+0x1efe>
80005bfc:	fa c3 f9 e0 	sub	r3,sp,-1568
80005c00:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005c04:	5c 32       	neg	r2
80005c06:	58 02       	cp.w	r2,0
80005c08:	e0 89 00 1d 	brgt	80005c42 <_vfprintf_r+0x1ace>
80005c0c:	c3 d8       	rjmp	80005c86 <_vfprintf_r+0x1b12>
80005c0e:	2f 09       	sub	r9,-16
80005c10:	2f f8       	sub	r8,-1
80005c12:	31 0e       	mov	lr,16
80005c14:	fb 49 06 90 	st.w	sp[1680],r9
80005c18:	87 00       	st.w	r3[0x0],r0
80005c1a:	87 1e       	st.w	r3[0x4],lr
80005c1c:	fb 48 06 8c 	st.w	sp[1676],r8
80005c20:	58 78       	cp.w	r8,7
80005c22:	e0 89 00 04 	brgt	80005c2a <_vfprintf_r+0x1ab6>
80005c26:	2f 83       	sub	r3,-8
80005c28:	c0 b8       	rjmp	80005c3e <_vfprintf_r+0x1aca>
80005c2a:	fa ca f9 78 	sub	r10,sp,-1672
80005c2e:	02 9b       	mov	r11,r1
80005c30:	08 9c       	mov	r12,r4
80005c32:	fe b0 f2 93 	rcall	80004158 <__sprint_r>
80005c36:	e0 81 02 1e 	brne	80006072 <_vfprintf_r+0x1efe>
80005c3a:	fa c3 f9 e0 	sub	r3,sp,-1568
80005c3e:	21 02       	sub	r2,16
80005c40:	c0 38       	rjmp	80005c46 <_vfprintf_r+0x1ad2>
80005c42:	fe c0 c1 7e 	sub	r0,pc,-16002
80005c46:	fa f9 06 90 	ld.w	r9,sp[1680]
80005c4a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005c4e:	fe ca c1 8a 	sub	r10,pc,-15990
80005c52:	59 02       	cp.w	r2,16
80005c54:	fe 99 ff dd 	brgt	80005c0e <_vfprintf_r+0x1a9a>
80005c58:	04 09       	add	r9,r2
80005c5a:	2f f8       	sub	r8,-1
80005c5c:	87 0a       	st.w	r3[0x0],r10
80005c5e:	fb 49 06 90 	st.w	sp[1680],r9
80005c62:	87 12       	st.w	r3[0x4],r2
80005c64:	fb 48 06 8c 	st.w	sp[1676],r8
80005c68:	58 78       	cp.w	r8,7
80005c6a:	e0 89 00 04 	brgt	80005c72 <_vfprintf_r+0x1afe>
80005c6e:	2f 83       	sub	r3,-8
80005c70:	c0 b8       	rjmp	80005c86 <_vfprintf_r+0x1b12>
80005c72:	fa ca f9 78 	sub	r10,sp,-1672
80005c76:	02 9b       	mov	r11,r1
80005c78:	08 9c       	mov	r12,r4
80005c7a:	fe b0 f2 6f 	rcall	80004158 <__sprint_r>
80005c7e:	e0 81 01 fa 	brne	80006072 <_vfprintf_r+0x1efe>
80005c82:	fa c3 f9 e0 	sub	r3,sp,-1568
80005c86:	40 6c       	lddsp	r12,sp[0x18]
80005c88:	fa f8 06 90 	ld.w	r8,sp[1680]
80005c8c:	87 06       	st.w	r3[0x0],r6
80005c8e:	87 1c       	st.w	r3[0x4],r12
80005c90:	18 08       	add	r8,r12
80005c92:	cb 98       	rjmp	80005e04 <_vfprintf_r+0x1c90>
80005c94:	fa f9 06 90 	ld.w	r9,sp[1680]
80005c98:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005c9c:	40 6b       	lddsp	r11,sp[0x18]
80005c9e:	16 3a       	cp.w	r10,r11
80005ca0:	c6 f5       	brlt	80005d7e <_vfprintf_r+0x1c0a>
80005ca2:	16 09       	add	r9,r11
80005ca4:	2f f8       	sub	r8,-1
80005ca6:	87 06       	st.w	r3[0x0],r6
80005ca8:	fb 49 06 90 	st.w	sp[1680],r9
80005cac:	87 1b       	st.w	r3[0x4],r11
80005cae:	fb 48 06 8c 	st.w	sp[1676],r8
80005cb2:	58 78       	cp.w	r8,7
80005cb4:	e0 89 00 04 	brgt	80005cbc <_vfprintf_r+0x1b48>
80005cb8:	2f 83       	sub	r3,-8
80005cba:	c0 b8       	rjmp	80005cd0 <_vfprintf_r+0x1b5c>
80005cbc:	fa ca f9 78 	sub	r10,sp,-1672
80005cc0:	02 9b       	mov	r11,r1
80005cc2:	08 9c       	mov	r12,r4
80005cc4:	fe b0 f2 4a 	rcall	80004158 <__sprint_r>
80005cc8:	e0 81 01 d5 	brne	80006072 <_vfprintf_r+0x1efe>
80005ccc:	fa c3 f9 e0 	sub	r3,sp,-1568
80005cd0:	fa f6 06 ac 	ld.w	r6,sp[1708]
80005cd4:	40 6a       	lddsp	r10,sp[0x18]
80005cd6:	14 16       	sub	r6,r10
80005cd8:	58 06       	cp.w	r6,0
80005cda:	e0 89 00 1c 	brgt	80005d12 <_vfprintf_r+0x1b9e>
80005cde:	c3 d8       	rjmp	80005d58 <_vfprintf_r+0x1be4>
80005ce0:	2f 09       	sub	r9,-16
80005ce2:	2f f8       	sub	r8,-1
80005ce4:	fb 49 06 90 	st.w	sp[1680],r9
80005ce8:	87 02       	st.w	r3[0x0],r2
80005cea:	87 10       	st.w	r3[0x4],r0
80005cec:	fb 48 06 8c 	st.w	sp[1676],r8
80005cf0:	58 78       	cp.w	r8,7
80005cf2:	e0 89 00 04 	brgt	80005cfa <_vfprintf_r+0x1b86>
80005cf6:	2f 83       	sub	r3,-8
80005cf8:	c0 b8       	rjmp	80005d0e <_vfprintf_r+0x1b9a>
80005cfa:	fa ca f9 78 	sub	r10,sp,-1672
80005cfe:	02 9b       	mov	r11,r1
80005d00:	08 9c       	mov	r12,r4
80005d02:	fe b0 f2 2b 	rcall	80004158 <__sprint_r>
80005d06:	e0 81 01 b6 	brne	80006072 <_vfprintf_r+0x1efe>
80005d0a:	fa c3 f9 e0 	sub	r3,sp,-1568
80005d0e:	21 06       	sub	r6,16
80005d10:	c0 48       	rjmp	80005d18 <_vfprintf_r+0x1ba4>
80005d12:	fe c2 c2 4e 	sub	r2,pc,-15794
80005d16:	31 00       	mov	r0,16
80005d18:	fa f9 06 90 	ld.w	r9,sp[1680]
80005d1c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005d20:	fe ca c2 5c 	sub	r10,pc,-15780
80005d24:	59 06       	cp.w	r6,16
80005d26:	fe 99 ff dd 	brgt	80005ce0 <_vfprintf_r+0x1b6c>
80005d2a:	0c 09       	add	r9,r6
80005d2c:	2f f8       	sub	r8,-1
80005d2e:	87 0a       	st.w	r3[0x0],r10
80005d30:	fb 49 06 90 	st.w	sp[1680],r9
80005d34:	87 16       	st.w	r3[0x4],r6
80005d36:	fb 48 06 8c 	st.w	sp[1676],r8
80005d3a:	58 78       	cp.w	r8,7
80005d3c:	e0 89 00 04 	brgt	80005d44 <_vfprintf_r+0x1bd0>
80005d40:	2f 83       	sub	r3,-8
80005d42:	c0 b8       	rjmp	80005d58 <_vfprintf_r+0x1be4>
80005d44:	fa ca f9 78 	sub	r10,sp,-1672
80005d48:	02 9b       	mov	r11,r1
80005d4a:	08 9c       	mov	r12,r4
80005d4c:	fe b0 f2 06 	rcall	80004158 <__sprint_r>
80005d50:	e0 81 01 91 	brne	80006072 <_vfprintf_r+0x1efe>
80005d54:	fa c3 f9 e0 	sub	r3,sp,-1568
80005d58:	ed b5 00 00 	bld	r5,0x0
80005d5c:	e0 81 01 20 	brne	80005f9c <_vfprintf_r+0x1e28>
80005d60:	40 c9       	lddsp	r9,sp[0x30]
80005d62:	fa f8 06 90 	ld.w	r8,sp[1680]
80005d66:	2f f8       	sub	r8,-1
80005d68:	87 09       	st.w	r3[0x0],r9
80005d6a:	fb 48 06 90 	st.w	sp[1680],r8
80005d6e:	30 19       	mov	r9,1
80005d70:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005d74:	87 19       	st.w	r3[0x4],r9
80005d76:	2f f8       	sub	r8,-1
80005d78:	fb 48 06 8c 	st.w	sp[1676],r8
80005d7c:	c0 29       	rjmp	80005f80 <_vfprintf_r+0x1e0c>
80005d7e:	14 09       	add	r9,r10
80005d80:	2f f8       	sub	r8,-1
80005d82:	fb 49 06 90 	st.w	sp[1680],r9
80005d86:	87 06       	st.w	r3[0x0],r6
80005d88:	87 1a       	st.w	r3[0x4],r10
80005d8a:	fb 48 06 8c 	st.w	sp[1676],r8
80005d8e:	58 78       	cp.w	r8,7
80005d90:	e0 89 00 04 	brgt	80005d98 <_vfprintf_r+0x1c24>
80005d94:	2f 83       	sub	r3,-8
80005d96:	c0 b8       	rjmp	80005dac <_vfprintf_r+0x1c38>
80005d98:	fa ca f9 78 	sub	r10,sp,-1672
80005d9c:	02 9b       	mov	r11,r1
80005d9e:	08 9c       	mov	r12,r4
80005da0:	fe b0 f1 dc 	rcall	80004158 <__sprint_r>
80005da4:	e0 81 01 67 	brne	80006072 <_vfprintf_r+0x1efe>
80005da8:	fa c3 f9 e0 	sub	r3,sp,-1568
80005dac:	40 c8       	lddsp	r8,sp[0x30]
80005dae:	87 08       	st.w	r3[0x0],r8
80005db0:	fa f8 06 90 	ld.w	r8,sp[1680]
80005db4:	2f f8       	sub	r8,-1
80005db6:	30 19       	mov	r9,1
80005db8:	fb 48 06 90 	st.w	sp[1680],r8
80005dbc:	87 19       	st.w	r3[0x4],r9
80005dbe:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005dc2:	2f f8       	sub	r8,-1
80005dc4:	fb 48 06 8c 	st.w	sp[1676],r8
80005dc8:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005dcc:	58 78       	cp.w	r8,7
80005dce:	e0 89 00 04 	brgt	80005dd6 <_vfprintf_r+0x1c62>
80005dd2:	2f 83       	sub	r3,-8
80005dd4:	c0 b8       	rjmp	80005dea <_vfprintf_r+0x1c76>
80005dd6:	fa ca f9 78 	sub	r10,sp,-1672
80005dda:	02 9b       	mov	r11,r1
80005ddc:	08 9c       	mov	r12,r4
80005dde:	fe b0 f1 bd 	rcall	80004158 <__sprint_r>
80005de2:	e0 81 01 48 	brne	80006072 <_vfprintf_r+0x1efe>
80005de6:	fa c3 f9 e0 	sub	r3,sp,-1568
80005dea:	04 06       	add	r6,r2
80005dec:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005df0:	87 06       	st.w	r3[0x0],r6
80005df2:	fa f9 06 90 	ld.w	r9,sp[1680]
80005df6:	40 66       	lddsp	r6,sp[0x18]
80005df8:	40 6e       	lddsp	lr,sp[0x18]
80005dfa:	10 16       	sub	r6,r8
80005dfc:	f2 08 01 08 	sub	r8,r9,r8
80005e00:	87 16       	st.w	r3[0x4],r6
80005e02:	1c 08       	add	r8,lr
80005e04:	fb 48 06 90 	st.w	sp[1680],r8
80005e08:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005e0c:	2f f8       	sub	r8,-1
80005e0e:	fb 48 06 8c 	st.w	sp[1676],r8
80005e12:	cb 78       	rjmp	80005f80 <_vfprintf_r+0x1e0c>
80005e14:	40 6c       	lddsp	r12,sp[0x18]
80005e16:	58 1c       	cp.w	r12,1
80005e18:	e0 89 00 06 	brgt	80005e24 <_vfprintf_r+0x1cb0>
80005e1c:	ed b5 00 00 	bld	r5,0x0
80005e20:	e0 81 00 85 	brne	80005f2a <_vfprintf_r+0x1db6>
80005e24:	fa f8 06 90 	ld.w	r8,sp[1680]
80005e28:	2f f8       	sub	r8,-1
80005e2a:	30 19       	mov	r9,1
80005e2c:	fb 48 06 90 	st.w	sp[1680],r8
80005e30:	87 06       	st.w	r3[0x0],r6
80005e32:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005e36:	87 19       	st.w	r3[0x4],r9
80005e38:	2f f8       	sub	r8,-1
80005e3a:	fb 48 06 8c 	st.w	sp[1676],r8
80005e3e:	58 78       	cp.w	r8,7
80005e40:	e0 89 00 04 	brgt	80005e48 <_vfprintf_r+0x1cd4>
80005e44:	2f 83       	sub	r3,-8
80005e46:	c0 b8       	rjmp	80005e5c <_vfprintf_r+0x1ce8>
80005e48:	fa ca f9 78 	sub	r10,sp,-1672
80005e4c:	02 9b       	mov	r11,r1
80005e4e:	08 9c       	mov	r12,r4
80005e50:	fe b0 f1 84 	rcall	80004158 <__sprint_r>
80005e54:	e0 81 01 0f 	brne	80006072 <_vfprintf_r+0x1efe>
80005e58:	fa c3 f9 e0 	sub	r3,sp,-1568
80005e5c:	fa f8 06 90 	ld.w	r8,sp[1680]
80005e60:	2f f8       	sub	r8,-1
80005e62:	40 cb       	lddsp	r11,sp[0x30]
80005e64:	fb 48 06 90 	st.w	sp[1680],r8
80005e68:	30 19       	mov	r9,1
80005e6a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005e6e:	87 0b       	st.w	r3[0x0],r11
80005e70:	2f f8       	sub	r8,-1
80005e72:	87 19       	st.w	r3[0x4],r9
80005e74:	fb 48 06 8c 	st.w	sp[1676],r8
80005e78:	58 78       	cp.w	r8,7
80005e7a:	e0 89 00 05 	brgt	80005e84 <_vfprintf_r+0x1d10>
80005e7e:	2f 83       	sub	r3,-8
80005e80:	c0 c8       	rjmp	80005e98 <_vfprintf_r+0x1d24>
80005e82:	d7 03       	nop
80005e84:	fa ca f9 78 	sub	r10,sp,-1672
80005e88:	02 9b       	mov	r11,r1
80005e8a:	08 9c       	mov	r12,r4
80005e8c:	fe b0 f1 66 	rcall	80004158 <__sprint_r>
80005e90:	e0 81 00 f1 	brne	80006072 <_vfprintf_r+0x1efe>
80005e94:	fa c3 f9 e0 	sub	r3,sp,-1568
80005e98:	30 08       	mov	r8,0
80005e9a:	30 09       	mov	r9,0
80005e9c:	40 5b       	lddsp	r11,sp[0x14]
80005e9e:	40 7a       	lddsp	r10,sp[0x1c]
80005ea0:	e0 a0 15 df 	rcall	80008a5e <__avr32_f64_cmp_eq>
80005ea4:	40 68       	lddsp	r8,sp[0x18]
80005ea6:	20 18       	sub	r8,1
80005ea8:	58 0c       	cp.w	r12,0
80005eaa:	c0 d1       	brne	80005ec4 <_vfprintf_r+0x1d50>
80005eac:	2f f6       	sub	r6,-1
80005eae:	87 18       	st.w	r3[0x4],r8
80005eb0:	87 06       	st.w	r3[0x0],r6
80005eb2:	fa f6 06 90 	ld.w	r6,sp[1680]
80005eb6:	10 06       	add	r6,r8
80005eb8:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005ebc:	fb 46 06 90 	st.w	sp[1680],r6
80005ec0:	2f f8       	sub	r8,-1
80005ec2:	c3 18       	rjmp	80005f24 <_vfprintf_r+0x1db0>
80005ec4:	10 96       	mov	r6,r8
80005ec6:	58 08       	cp.w	r8,0
80005ec8:	e0 89 00 1c 	brgt	80005f00 <_vfprintf_r+0x1d8c>
80005ecc:	c4 b8       	rjmp	80005f62 <_vfprintf_r+0x1dee>
80005ece:	2f 09       	sub	r9,-16
80005ed0:	2f f8       	sub	r8,-1
80005ed2:	fb 49 06 90 	st.w	sp[1680],r9
80005ed6:	87 02       	st.w	r3[0x0],r2
80005ed8:	87 10       	st.w	r3[0x4],r0
80005eda:	fb 48 06 8c 	st.w	sp[1676],r8
80005ede:	58 78       	cp.w	r8,7
80005ee0:	e0 89 00 04 	brgt	80005ee8 <_vfprintf_r+0x1d74>
80005ee4:	2f 83       	sub	r3,-8
80005ee6:	c0 b8       	rjmp	80005efc <_vfprintf_r+0x1d88>
80005ee8:	fa ca f9 78 	sub	r10,sp,-1672
80005eec:	02 9b       	mov	r11,r1
80005eee:	08 9c       	mov	r12,r4
80005ef0:	fe b0 f1 34 	rcall	80004158 <__sprint_r>
80005ef4:	e0 81 00 bf 	brne	80006072 <_vfprintf_r+0x1efe>
80005ef8:	fa c3 f9 e0 	sub	r3,sp,-1568
80005efc:	21 06       	sub	r6,16
80005efe:	c0 48       	rjmp	80005f06 <_vfprintf_r+0x1d92>
80005f00:	fe c2 c4 3c 	sub	r2,pc,-15300
80005f04:	31 00       	mov	r0,16
80005f06:	fa f9 06 90 	ld.w	r9,sp[1680]
80005f0a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005f0e:	fe ca c4 4a 	sub	r10,pc,-15286
80005f12:	59 06       	cp.w	r6,16
80005f14:	fe 99 ff dd 	brgt	80005ece <_vfprintf_r+0x1d5a>
80005f18:	0c 09       	add	r9,r6
80005f1a:	87 0a       	st.w	r3[0x0],r10
80005f1c:	fb 49 06 90 	st.w	sp[1680],r9
80005f20:	2f f8       	sub	r8,-1
80005f22:	87 16       	st.w	r3[0x4],r6
80005f24:	fb 48 06 8c 	st.w	sp[1676],r8
80005f28:	c0 e8       	rjmp	80005f44 <_vfprintf_r+0x1dd0>
80005f2a:	fa f8 06 90 	ld.w	r8,sp[1680]
80005f2e:	2f f8       	sub	r8,-1
80005f30:	30 19       	mov	r9,1
80005f32:	fb 48 06 90 	st.w	sp[1680],r8
80005f36:	87 06       	st.w	r3[0x0],r6
80005f38:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005f3c:	87 19       	st.w	r3[0x4],r9
80005f3e:	2f f8       	sub	r8,-1
80005f40:	fb 48 06 8c 	st.w	sp[1676],r8
80005f44:	58 78       	cp.w	r8,7
80005f46:	e0 89 00 04 	brgt	80005f4e <_vfprintf_r+0x1dda>
80005f4a:	2f 83       	sub	r3,-8
80005f4c:	c0 b8       	rjmp	80005f62 <_vfprintf_r+0x1dee>
80005f4e:	fa ca f9 78 	sub	r10,sp,-1672
80005f52:	02 9b       	mov	r11,r1
80005f54:	08 9c       	mov	r12,r4
80005f56:	fe b0 f1 01 	rcall	80004158 <__sprint_r>
80005f5a:	e0 81 00 8c 	brne	80006072 <_vfprintf_r+0x1efe>
80005f5e:	fa c3 f9 e0 	sub	r3,sp,-1568
80005f62:	40 ea       	lddsp	r10,sp[0x38]
80005f64:	fa f8 06 90 	ld.w	r8,sp[1680]
80005f68:	14 08       	add	r8,r10
80005f6a:	fa c9 f9 64 	sub	r9,sp,-1692
80005f6e:	fb 48 06 90 	st.w	sp[1680],r8
80005f72:	87 1a       	st.w	r3[0x4],r10
80005f74:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005f78:	87 09       	st.w	r3[0x0],r9
80005f7a:	2f f8       	sub	r8,-1
80005f7c:	fb 48 06 8c 	st.w	sp[1676],r8
80005f80:	58 78       	cp.w	r8,7
80005f82:	e0 89 00 04 	brgt	80005f8a <_vfprintf_r+0x1e16>
80005f86:	2f 83       	sub	r3,-8
80005f88:	c0 a8       	rjmp	80005f9c <_vfprintf_r+0x1e28>
80005f8a:	fa ca f9 78 	sub	r10,sp,-1672
80005f8e:	02 9b       	mov	r11,r1
80005f90:	08 9c       	mov	r12,r4
80005f92:	fe b0 f0 e3 	rcall	80004158 <__sprint_r>
80005f96:	c6 e1       	brne	80006072 <_vfprintf_r+0x1efe>
80005f98:	fa c3 f9 e0 	sub	r3,sp,-1568
80005f9c:	e2 15 00 04 	andl	r5,0x4,COH
80005fa0:	c3 f0       	breq	8000601e <_vfprintf_r+0x1eaa>
80005fa2:	40 86       	lddsp	r6,sp[0x20]
80005fa4:	40 39       	lddsp	r9,sp[0xc]
80005fa6:	12 16       	sub	r6,r9
80005fa8:	58 06       	cp.w	r6,0
80005faa:	e0 89 00 1a 	brgt	80005fde <_vfprintf_r+0x1e6a>
80005fae:	c3 88       	rjmp	8000601e <_vfprintf_r+0x1eaa>
80005fb0:	2f 09       	sub	r9,-16
80005fb2:	2f f8       	sub	r8,-1
80005fb4:	fb 49 06 90 	st.w	sp[1680],r9
80005fb8:	87 05       	st.w	r3[0x0],r5
80005fba:	87 12       	st.w	r3[0x4],r2
80005fbc:	fb 48 06 8c 	st.w	sp[1676],r8
80005fc0:	58 78       	cp.w	r8,7
80005fc2:	e0 89 00 04 	brgt	80005fca <_vfprintf_r+0x1e56>
80005fc6:	2f 83       	sub	r3,-8
80005fc8:	c0 98       	rjmp	80005fda <_vfprintf_r+0x1e66>
80005fca:	00 9a       	mov	r10,r0
80005fcc:	02 9b       	mov	r11,r1
80005fce:	08 9c       	mov	r12,r4
80005fd0:	fe b0 f0 c4 	rcall	80004158 <__sprint_r>
80005fd4:	c4 f1       	brne	80006072 <_vfprintf_r+0x1efe>
80005fd6:	fa c3 f9 e0 	sub	r3,sp,-1568
80005fda:	21 06       	sub	r6,16
80005fdc:	c0 68       	rjmp	80005fe8 <_vfprintf_r+0x1e74>
80005fde:	fe c5 c5 2a 	sub	r5,pc,-15062
80005fe2:	31 02       	mov	r2,16
80005fe4:	fa c0 f9 78 	sub	r0,sp,-1672
80005fe8:	fa f9 06 90 	ld.w	r9,sp[1680]
80005fec:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005ff0:	fe ca c5 3c 	sub	r10,pc,-15044
80005ff4:	59 06       	cp.w	r6,16
80005ff6:	fe 99 ff dd 	brgt	80005fb0 <_vfprintf_r+0x1e3c>
80005ffa:	0c 09       	add	r9,r6
80005ffc:	2f f8       	sub	r8,-1
80005ffe:	87 0a       	st.w	r3[0x0],r10
80006000:	87 16       	st.w	r3[0x4],r6
80006002:	fb 49 06 90 	st.w	sp[1680],r9
80006006:	fb 48 06 8c 	st.w	sp[1676],r8
8000600a:	58 78       	cp.w	r8,7
8000600c:	e0 8a 00 09 	brle	8000601e <_vfprintf_r+0x1eaa>
80006010:	fa ca f9 78 	sub	r10,sp,-1672
80006014:	02 9b       	mov	r11,r1
80006016:	08 9c       	mov	r12,r4
80006018:	fe b0 f0 a0 	rcall	80004158 <__sprint_r>
8000601c:	c2 b1       	brne	80006072 <_vfprintf_r+0x1efe>
8000601e:	40 bc       	lddsp	r12,sp[0x2c]
80006020:	40 36       	lddsp	r6,sp[0xc]
80006022:	40 8e       	lddsp	lr,sp[0x20]
80006024:	ec 0e 0c 48 	max	r8,r6,lr
80006028:	10 0c       	add	r12,r8
8000602a:	50 bc       	stdsp	sp[0x2c],r12
8000602c:	fa f8 06 90 	ld.w	r8,sp[1680]
80006030:	58 08       	cp.w	r8,0
80006032:	c0 80       	breq	80006042 <_vfprintf_r+0x1ece>
80006034:	fa ca f9 78 	sub	r10,sp,-1672
80006038:	02 9b       	mov	r11,r1
8000603a:	08 9c       	mov	r12,r4
8000603c:	fe b0 f0 8e 	rcall	80004158 <__sprint_r>
80006040:	c1 91       	brne	80006072 <_vfprintf_r+0x1efe>
80006042:	30 0b       	mov	r11,0
80006044:	fa c3 f9 e0 	sub	r3,sp,-1568
80006048:	fb 4b 06 8c 	st.w	sp[1676],r11
8000604c:	fe 9f f1 22 	bral	80004290 <_vfprintf_r+0x11c>
80006050:	08 95       	mov	r5,r4
80006052:	fa f8 06 90 	ld.w	r8,sp[1680]
80006056:	58 08       	cp.w	r8,0
80006058:	c0 80       	breq	80006068 <_vfprintf_r+0x1ef4>
8000605a:	08 9c       	mov	r12,r4
8000605c:	fa ca f9 78 	sub	r10,sp,-1672
80006060:	02 9b       	mov	r11,r1
80006062:	fe b0 f0 7b 	rcall	80004158 <__sprint_r>
80006066:	c0 61       	brne	80006072 <_vfprintf_r+0x1efe>
80006068:	30 08       	mov	r8,0
8000606a:	fb 48 06 8c 	st.w	sp[1676],r8
8000606e:	c0 28       	rjmp	80006072 <_vfprintf_r+0x1efe>
80006070:	40 41       	lddsp	r1,sp[0x10]
80006072:	82 68       	ld.sh	r8,r1[0xc]
80006074:	ed b8 00 06 	bld	r8,0x6
80006078:	c0 31       	brne	8000607e <_vfprintf_r+0x1f0a>
8000607a:	3f fa       	mov	r10,-1
8000607c:	50 ba       	stdsp	sp[0x2c],r10
8000607e:	40 bc       	lddsp	r12,sp[0x2c]
80006080:	fe 3d f9 44 	sub	sp,-1724
80006084:	d8 32       	popm	r0-r7,pc
80006086:	d7 03       	nop

80006088 <__swsetup_r>:
80006088:	d4 21       	pushm	r4-r7,lr
8000608a:	e0 68 01 18 	mov	r8,280
8000608e:	18 96       	mov	r6,r12
80006090:	16 97       	mov	r7,r11
80006092:	70 0c       	ld.w	r12,r8[0x0]
80006094:	58 0c       	cp.w	r12,0
80006096:	c0 60       	breq	800060a2 <__swsetup_r+0x1a>
80006098:	78 68       	ld.w	r8,r12[0x18]
8000609a:	58 08       	cp.w	r8,0
8000609c:	c0 31       	brne	800060a2 <__swsetup_r+0x1a>
8000609e:	e0 a0 07 b9 	rcall	80007010 <__sinit>
800060a2:	fe c8 c4 be 	sub	r8,pc,-15170
800060a6:	10 37       	cp.w	r7,r8
800060a8:	c0 61       	brne	800060b4 <__swsetup_r+0x2c>
800060aa:	e0 68 01 18 	mov	r8,280
800060ae:	70 08       	ld.w	r8,r8[0x0]
800060b0:	70 07       	ld.w	r7,r8[0x0]
800060b2:	c1 28       	rjmp	800060d6 <__swsetup_r+0x4e>
800060b4:	fe c8 c4 b0 	sub	r8,pc,-15184
800060b8:	10 37       	cp.w	r7,r8
800060ba:	c0 61       	brne	800060c6 <__swsetup_r+0x3e>
800060bc:	e0 68 01 18 	mov	r8,280
800060c0:	70 08       	ld.w	r8,r8[0x0]
800060c2:	70 17       	ld.w	r7,r8[0x4]
800060c4:	c0 98       	rjmp	800060d6 <__swsetup_r+0x4e>
800060c6:	fe c8 c4 a2 	sub	r8,pc,-15198
800060ca:	10 37       	cp.w	r7,r8
800060cc:	c0 51       	brne	800060d6 <__swsetup_r+0x4e>
800060ce:	e0 68 01 18 	mov	r8,280
800060d2:	70 08       	ld.w	r8,r8[0x0]
800060d4:	70 27       	ld.w	r7,r8[0x8]
800060d6:	8e 68       	ld.sh	r8,r7[0xc]
800060d8:	ed b8 00 03 	bld	r8,0x3
800060dc:	c1 e0       	breq	80006118 <__swsetup_r+0x90>
800060de:	ed b8 00 04 	bld	r8,0x4
800060e2:	c3 e1       	brne	8000615e <__swsetup_r+0xd6>
800060e4:	ed b8 00 02 	bld	r8,0x2
800060e8:	c1 51       	brne	80006112 <__swsetup_r+0x8a>
800060ea:	6e db       	ld.w	r11,r7[0x34]
800060ec:	58 0b       	cp.w	r11,0
800060ee:	c0 a0       	breq	80006102 <__swsetup_r+0x7a>
800060f0:	ee c8 ff bc 	sub	r8,r7,-68
800060f4:	10 3b       	cp.w	r11,r8
800060f6:	c0 40       	breq	800060fe <__swsetup_r+0x76>
800060f8:	0c 9c       	mov	r12,r6
800060fa:	e0 a0 08 25 	rcall	80007144 <_free_r>
800060fe:	30 08       	mov	r8,0
80006100:	8f d8       	st.w	r7[0x34],r8
80006102:	8e 68       	ld.sh	r8,r7[0xc]
80006104:	e0 18 ff db 	andl	r8,0xffdb
80006108:	ae 68       	st.h	r7[0xc],r8
8000610a:	30 08       	mov	r8,0
8000610c:	8f 18       	st.w	r7[0x4],r8
8000610e:	6e 48       	ld.w	r8,r7[0x10]
80006110:	8f 08       	st.w	r7[0x0],r8
80006112:	8e 68       	ld.sh	r8,r7[0xc]
80006114:	a3 b8       	sbr	r8,0x3
80006116:	ae 68       	st.h	r7[0xc],r8
80006118:	6e 48       	ld.w	r8,r7[0x10]
8000611a:	58 08       	cp.w	r8,0
8000611c:	c0 b1       	brne	80006132 <__swsetup_r+0xaa>
8000611e:	8e 68       	ld.sh	r8,r7[0xc]
80006120:	e2 18 02 80 	andl	r8,0x280,COH
80006124:	e0 48 02 00 	cp.w	r8,512
80006128:	c0 50       	breq	80006132 <__swsetup_r+0xaa>
8000612a:	0c 9c       	mov	r12,r6
8000612c:	0e 9b       	mov	r11,r7
8000612e:	e0 a0 0a 4b 	rcall	800075c4 <__smakebuf_r>
80006132:	8e 69       	ld.sh	r9,r7[0xc]
80006134:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80006138:	c0 70       	breq	80006146 <__swsetup_r+0xbe>
8000613a:	30 08       	mov	r8,0
8000613c:	8f 28       	st.w	r7[0x8],r8
8000613e:	6e 58       	ld.w	r8,r7[0x14]
80006140:	5c 38       	neg	r8
80006142:	8f 68       	st.w	r7[0x18],r8
80006144:	c0 68       	rjmp	80006150 <__swsetup_r+0xc8>
80006146:	ed b9 00 01 	bld	r9,0x1
8000614a:	ef f8 10 05 	ld.wne	r8,r7[0x14]
8000614e:	8f 28       	st.w	r7[0x8],r8
80006150:	6e 48       	ld.w	r8,r7[0x10]
80006152:	58 08       	cp.w	r8,0
80006154:	c0 61       	brne	80006160 <__swsetup_r+0xd8>
80006156:	8e 68       	ld.sh	r8,r7[0xc]
80006158:	ed b8 00 07 	bld	r8,0x7
8000615c:	c0 21       	brne	80006160 <__swsetup_r+0xd8>
8000615e:	dc 2a       	popm	r4-r7,pc,r12=-1
80006160:	d8 2a       	popm	r4-r7,pc,r12=0
80006162:	d7 03       	nop

80006164 <quorem>:
80006164:	d4 31       	pushm	r0-r7,lr
80006166:	20 2d       	sub	sp,8
80006168:	18 97       	mov	r7,r12
8000616a:	78 48       	ld.w	r8,r12[0x10]
8000616c:	76 46       	ld.w	r6,r11[0x10]
8000616e:	0c 38       	cp.w	r8,r6
80006170:	c0 34       	brge	80006176 <quorem+0x12>
80006172:	30 0c       	mov	r12,0
80006174:	c8 58       	rjmp	8000627e <quorem+0x11a>
80006176:	ec c2 ff fc 	sub	r2,r6,-4
8000617a:	f6 c3 ff ec 	sub	r3,r11,-20
8000617e:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
80006182:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
80006186:	2f f9       	sub	r9,-1
80006188:	20 16       	sub	r6,1
8000618a:	f8 09 0d 08 	divu	r8,r12,r9
8000618e:	f6 02 00 22 	add	r2,r11,r2<<0x2
80006192:	ee c4 ff ec 	sub	r4,r7,-20
80006196:	10 95       	mov	r5,r8
80006198:	58 08       	cp.w	r8,0
8000619a:	c4 10       	breq	8000621c <quorem+0xb8>
8000619c:	30 09       	mov	r9,0
8000619e:	06 9a       	mov	r10,r3
800061a0:	08 98       	mov	r8,r4
800061a2:	12 91       	mov	r1,r9
800061a4:	50 0b       	stdsp	sp[0x0],r11
800061a6:	70 0e       	ld.w	lr,r8[0x0]
800061a8:	b1 8e       	lsr	lr,0x10
800061aa:	50 1e       	stdsp	sp[0x4],lr
800061ac:	15 0e       	ld.w	lr,r10++
800061ae:	fc 00 16 10 	lsr	r0,lr,0x10
800061b2:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
800061b6:	ea 0e 03 41 	mac	r1,r5,lr
800061ba:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
800061be:	b1 81       	lsr	r1,0x10
800061c0:	40 1b       	lddsp	r11,sp[0x4]
800061c2:	ea 00 02 40 	mul	r0,r5,r0
800061c6:	e2 00 00 00 	add	r0,r1,r0
800061ca:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
800061ce:	02 1b       	sub	r11,r1
800061d0:	50 1b       	stdsp	sp[0x4],r11
800061d2:	70 0b       	ld.w	r11,r8[0x0]
800061d4:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
800061d8:	02 09       	add	r9,r1
800061da:	f2 0e 01 0e 	sub	lr,r9,lr
800061de:	b0 1e       	st.h	r8[0x2],lr
800061e0:	fc 09 14 10 	asr	r9,lr,0x10
800061e4:	40 1e       	lddsp	lr,sp[0x4]
800061e6:	fc 09 00 09 	add	r9,lr,r9
800061ea:	b0 09       	st.h	r8[0x0],r9
800061ec:	e0 01 16 10 	lsr	r1,r0,0x10
800061f0:	2f c8       	sub	r8,-4
800061f2:	b1 49       	asr	r9,0x10
800061f4:	04 3a       	cp.w	r10,r2
800061f6:	fe 98 ff d8 	brls	800061a6 <quorem+0x42>
800061fa:	40 0b       	lddsp	r11,sp[0x0]
800061fc:	58 0c       	cp.w	r12,0
800061fe:	c0 f1       	brne	8000621c <quorem+0xb8>
80006200:	ec c8 ff fb 	sub	r8,r6,-5
80006204:	ee 08 00 28 	add	r8,r7,r8<<0x2
80006208:	c0 28       	rjmp	8000620c <quorem+0xa8>
8000620a:	20 16       	sub	r6,1
8000620c:	20 48       	sub	r8,4
8000620e:	08 38       	cp.w	r8,r4
80006210:	e0 88 00 05 	brls	8000621a <quorem+0xb6>
80006214:	70 09       	ld.w	r9,r8[0x0]
80006216:	58 09       	cp.w	r9,0
80006218:	cf 90       	breq	8000620a <quorem+0xa6>
8000621a:	8f 46       	st.w	r7[0x10],r6
8000621c:	0e 9c       	mov	r12,r7
8000621e:	e0 a0 0c fb 	rcall	80007c14 <__mcmp>
80006222:	c2 d5       	brlt	8000627c <quorem+0x118>
80006224:	2f f5       	sub	r5,-1
80006226:	08 98       	mov	r8,r4
80006228:	30 09       	mov	r9,0
8000622a:	07 0b       	ld.w	r11,r3++
8000622c:	f6 0a 16 10 	lsr	r10,r11,0x10
80006230:	70 0c       	ld.w	r12,r8[0x0]
80006232:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80006236:	f8 0e 16 10 	lsr	lr,r12,0x10
8000623a:	14 1e       	sub	lr,r10
8000623c:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80006240:	16 1a       	sub	r10,r11
80006242:	12 0a       	add	r10,r9
80006244:	b0 1a       	st.h	r8[0x2],r10
80006246:	b1 4a       	asr	r10,0x10
80006248:	fc 0a 00 09 	add	r9,lr,r10
8000624c:	b0 09       	st.h	r8[0x0],r9
8000624e:	2f c8       	sub	r8,-4
80006250:	b1 49       	asr	r9,0x10
80006252:	04 33       	cp.w	r3,r2
80006254:	fe 98 ff eb 	brls	8000622a <quorem+0xc6>
80006258:	ec c8 ff fb 	sub	r8,r6,-5
8000625c:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
80006260:	58 09       	cp.w	r9,0
80006262:	c0 d1       	brne	8000627c <quorem+0x118>
80006264:	ee 08 00 28 	add	r8,r7,r8<<0x2
80006268:	c0 28       	rjmp	8000626c <quorem+0x108>
8000626a:	20 16       	sub	r6,1
8000626c:	20 48       	sub	r8,4
8000626e:	08 38       	cp.w	r8,r4
80006270:	e0 88 00 05 	brls	8000627a <quorem+0x116>
80006274:	70 09       	ld.w	r9,r8[0x0]
80006276:	58 09       	cp.w	r9,0
80006278:	cf 90       	breq	8000626a <quorem+0x106>
8000627a:	8f 46       	st.w	r7[0x10],r6
8000627c:	0a 9c       	mov	r12,r5
8000627e:	2f ed       	sub	sp,-8
80006280:	d8 32       	popm	r0-r7,pc
80006282:	d7 03       	nop

80006284 <_dtoa_r>:
80006284:	d4 31       	pushm	r0-r7,lr
80006286:	21 ad       	sub	sp,104
80006288:	fa c4 ff 74 	sub	r4,sp,-140
8000628c:	18 97       	mov	r7,r12
8000628e:	16 95       	mov	r5,r11
80006290:	68 2c       	ld.w	r12,r4[0x8]
80006292:	50 c9       	stdsp	sp[0x30],r9
80006294:	68 16       	ld.w	r6,r4[0x4]
80006296:	68 09       	ld.w	r9,r4[0x0]
80006298:	50 e8       	stdsp	sp[0x38],r8
8000629a:	14 94       	mov	r4,r10
8000629c:	51 2c       	stdsp	sp[0x48],r12
8000629e:	fa e5 00 08 	st.d	sp[8],r4
800062a2:	51 59       	stdsp	sp[0x54],r9
800062a4:	6e 95       	ld.w	r5,r7[0x24]
800062a6:	58 05       	cp.w	r5,0
800062a8:	c0 91       	brne	800062ba <_dtoa_r+0x36>
800062aa:	31 0c       	mov	r12,16
800062ac:	e0 a0 09 ea 	rcall	80007680 <malloc>
800062b0:	99 35       	st.w	r12[0xc],r5
800062b2:	8f 9c       	st.w	r7[0x24],r12
800062b4:	99 15       	st.w	r12[0x4],r5
800062b6:	99 25       	st.w	r12[0x8],r5
800062b8:	99 05       	st.w	r12[0x0],r5
800062ba:	6e 99       	ld.w	r9,r7[0x24]
800062bc:	72 08       	ld.w	r8,r9[0x0]
800062be:	58 08       	cp.w	r8,0
800062c0:	c0 f0       	breq	800062de <_dtoa_r+0x5a>
800062c2:	72 1a       	ld.w	r10,r9[0x4]
800062c4:	91 1a       	st.w	r8[0x4],r10
800062c6:	30 1a       	mov	r10,1
800062c8:	72 19       	ld.w	r9,r9[0x4]
800062ca:	f4 09 09 49 	lsl	r9,r10,r9
800062ce:	10 9b       	mov	r11,r8
800062d0:	91 29       	st.w	r8[0x8],r9
800062d2:	0e 9c       	mov	r12,r7
800062d4:	e0 a0 0c ba 	rcall	80007c48 <_Bfree>
800062d8:	6e 98       	ld.w	r8,r7[0x24]
800062da:	30 09       	mov	r9,0
800062dc:	91 09       	st.w	r8[0x0],r9
800062de:	40 28       	lddsp	r8,sp[0x8]
800062e0:	10 94       	mov	r4,r8
800062e2:	58 08       	cp.w	r8,0
800062e4:	c0 64       	brge	800062f0 <_dtoa_r+0x6c>
800062e6:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
800062ea:	50 28       	stdsp	sp[0x8],r8
800062ec:	30 18       	mov	r8,1
800062ee:	c0 28       	rjmp	800062f2 <_dtoa_r+0x6e>
800062f0:	30 08       	mov	r8,0
800062f2:	8d 08       	st.w	r6[0x0],r8
800062f4:	fc 1c 7f f0 	movh	r12,0x7ff0
800062f8:	40 26       	lddsp	r6,sp[0x8]
800062fa:	0c 98       	mov	r8,r6
800062fc:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80006300:	18 38       	cp.w	r8,r12
80006302:	c2 01       	brne	80006342 <_dtoa_r+0xbe>
80006304:	e0 68 27 0f 	mov	r8,9999
80006308:	41 5b       	lddsp	r11,sp[0x54]
8000630a:	97 08       	st.w	r11[0x0],r8
8000630c:	40 3a       	lddsp	r10,sp[0xc]
8000630e:	58 0a       	cp.w	r10,0
80006310:	c0 71       	brne	8000631e <_dtoa_r+0x9a>
80006312:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
80006316:	c0 41       	brne	8000631e <_dtoa_r+0x9a>
80006318:	fe cc c7 44 	sub	r12,pc,-14524
8000631c:	c0 38       	rjmp	80006322 <_dtoa_r+0x9e>
8000631e:	fe cc c7 3e 	sub	r12,pc,-14530
80006322:	41 29       	lddsp	r9,sp[0x48]
80006324:	58 09       	cp.w	r9,0
80006326:	e0 80 05 9a 	breq	80006e5a <_dtoa_r+0xbd6>
8000632a:	f8 c8 ff fd 	sub	r8,r12,-3
8000632e:	f8 c9 ff f8 	sub	r9,r12,-8
80006332:	11 8b       	ld.ub	r11,r8[0x0]
80006334:	30 0a       	mov	r10,0
80006336:	41 25       	lddsp	r5,sp[0x48]
80006338:	f4 0b 18 00 	cp.b	r11,r10
8000633c:	f2 08 17 10 	movne	r8,r9
80006340:	c1 68       	rjmp	8000636c <_dtoa_r+0xe8>
80006342:	fa ea 00 08 	ld.d	r10,sp[8]
80006346:	30 08       	mov	r8,0
80006348:	fa eb 00 3c 	st.d	sp[60],r10
8000634c:	30 09       	mov	r9,0
8000634e:	e0 a0 13 88 	rcall	80008a5e <__avr32_f64_cmp_eq>
80006352:	c1 00       	breq	80006372 <_dtoa_r+0xee>
80006354:	30 18       	mov	r8,1
80006356:	41 5a       	lddsp	r10,sp[0x54]
80006358:	95 08       	st.w	r10[0x0],r8
8000635a:	fe cc c8 aa 	sub	r12,pc,-14166
8000635e:	41 29       	lddsp	r9,sp[0x48]
80006360:	f8 08 00 08 	add	r8,r12,r8
80006364:	58 09       	cp.w	r9,0
80006366:	e0 80 05 7a 	breq	80006e5a <_dtoa_r+0xbd6>
8000636a:	12 95       	mov	r5,r9
8000636c:	8b 08       	st.w	r5[0x0],r8
8000636e:	e0 8f 05 76 	bral	80006e5a <_dtoa_r+0xbd6>
80006372:	fa c8 ff 9c 	sub	r8,sp,-100
80006376:	fa c9 ff a0 	sub	r9,sp,-96
8000637a:	fa ea 00 3c 	ld.d	r10,sp[60]
8000637e:	0e 9c       	mov	r12,r7
80006380:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
80006384:	e0 a0 0c b4 	rcall	80007cec <__d2b>
80006388:	18 93       	mov	r3,r12
8000638a:	58 05       	cp.w	r5,0
8000638c:	c0 d0       	breq	800063a6 <_dtoa_r+0x122>
8000638e:	fa ea 00 3c 	ld.d	r10,sp[60]
80006392:	30 04       	mov	r4,0
80006394:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
80006398:	ea c5 03 ff 	sub	r5,r5,1023
8000639c:	10 9b       	mov	r11,r8
8000639e:	51 74       	stdsp	sp[0x5c],r4
800063a0:	ea 1b 3f f0 	orh	r11,0x3ff0
800063a4:	c2 58       	rjmp	800063ee <_dtoa_r+0x16a>
800063a6:	41 88       	lddsp	r8,sp[0x60]
800063a8:	41 9c       	lddsp	r12,sp[0x64]
800063aa:	10 0c       	add	r12,r8
800063ac:	f8 c5 fb ce 	sub	r5,r12,-1074
800063b0:	e0 45 00 20 	cp.w	r5,32
800063b4:	e0 8a 00 0e 	brle	800063d0 <_dtoa_r+0x14c>
800063b8:	f8 cc fb ee 	sub	r12,r12,-1042
800063bc:	40 3b       	lddsp	r11,sp[0xc]
800063be:	ea 08 11 40 	rsub	r8,r5,64
800063c2:	f6 0c 0a 4c 	lsr	r12,r11,r12
800063c6:	ec 08 09 46 	lsl	r6,r6,r8
800063ca:	0c 4c       	or	r12,r6
800063cc:	c0 78       	rjmp	800063da <_dtoa_r+0x156>
800063ce:	d7 03       	nop
800063d0:	ea 0c 11 20 	rsub	r12,r5,32
800063d4:	40 3a       	lddsp	r10,sp[0xc]
800063d6:	f4 0c 09 4c 	lsl	r12,r10,r12
800063da:	fe b0 ea 59 	rcall	8000388c <__avr32_u32_to_f64>
800063de:	fc 18 fe 10 	movh	r8,0xfe10
800063e2:	30 19       	mov	r9,1
800063e4:	ea c5 04 33 	sub	r5,r5,1075
800063e8:	f0 0b 00 0b 	add	r11,r8,r11
800063ec:	51 79       	stdsp	sp[0x5c],r9
800063ee:	30 08       	mov	r8,0
800063f0:	fc 19 3f f8 	movh	r9,0x3ff8
800063f4:	e0 a0 11 ca 	rcall	80008788 <__avr32_f64_sub>
800063f8:	e0 68 43 61 	mov	r8,17249
800063fc:	ea 18 63 6f 	orh	r8,0x636f
80006400:	e0 69 87 a7 	mov	r9,34727
80006404:	ea 19 3f d2 	orh	r9,0x3fd2
80006408:	fe b0 e9 58 	rcall	800036b8 <__avr32_f64_mul>
8000640c:	e0 68 c8 b3 	mov	r8,51379
80006410:	ea 18 8b 60 	orh	r8,0x8b60
80006414:	e0 69 8a 28 	mov	r9,35368
80006418:	ea 19 3f c6 	orh	r9,0x3fc6
8000641c:	e0 a0 12 84 	rcall	80008924 <__avr32_f64_add>
80006420:	0a 9c       	mov	r12,r5
80006422:	14 90       	mov	r0,r10
80006424:	16 91       	mov	r1,r11
80006426:	fe b0 ea 37 	rcall	80003894 <__avr32_s32_to_f64>
8000642a:	e0 68 79 fb 	mov	r8,31227
8000642e:	ea 18 50 9f 	orh	r8,0x509f
80006432:	e0 69 44 13 	mov	r9,17427
80006436:	ea 19 3f d3 	orh	r9,0x3fd3
8000643a:	fe b0 e9 3f 	rcall	800036b8 <__avr32_f64_mul>
8000643e:	14 98       	mov	r8,r10
80006440:	16 99       	mov	r9,r11
80006442:	00 9a       	mov	r10,r0
80006444:	02 9b       	mov	r11,r1
80006446:	e0 a0 12 6f 	rcall	80008924 <__avr32_f64_add>
8000644a:	14 90       	mov	r0,r10
8000644c:	16 91       	mov	r1,r11
8000644e:	e0 a0 12 f5 	rcall	80008a38 <__avr32_f64_to_s32>
80006452:	30 08       	mov	r8,0
80006454:	18 96       	mov	r6,r12
80006456:	30 09       	mov	r9,0
80006458:	00 9a       	mov	r10,r0
8000645a:	02 9b       	mov	r11,r1
8000645c:	e0 a0 13 48 	rcall	80008aec <__avr32_f64_cmp_lt>
80006460:	c0 c0       	breq	80006478 <_dtoa_r+0x1f4>
80006462:	0c 9c       	mov	r12,r6
80006464:	fe b0 ea 18 	rcall	80003894 <__avr32_s32_to_f64>
80006468:	14 98       	mov	r8,r10
8000646a:	16 99       	mov	r9,r11
8000646c:	00 9a       	mov	r10,r0
8000646e:	02 9b       	mov	r11,r1
80006470:	e0 a0 12 f7 	rcall	80008a5e <__avr32_f64_cmp_eq>
80006474:	f7 b6 00 01 	subeq	r6,1
80006478:	59 66       	cp.w	r6,22
8000647a:	e0 88 00 05 	brls	80006484 <_dtoa_r+0x200>
8000647e:	30 18       	mov	r8,1
80006480:	51 48       	stdsp	sp[0x50],r8
80006482:	c1 38       	rjmp	800064a8 <_dtoa_r+0x224>
80006484:	fe c8 c7 ec 	sub	r8,pc,-14356
80006488:	fa ea 00 3c 	ld.d	r10,sp[60]
8000648c:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80006490:	e0 a0 13 2e 	rcall	80008aec <__avr32_f64_cmp_lt>
80006494:	f9 b4 00 00 	moveq	r4,0
80006498:	fb f4 0a 14 	st.weq	sp[0x50],r4
8000649c:	f7 b6 01 01 	subne	r6,1
800064a0:	f9 bc 01 00 	movne	r12,0
800064a4:	fb fc 1a 14 	st.wne	sp[0x50],r12
800064a8:	41 90       	lddsp	r0,sp[0x64]
800064aa:	20 10       	sub	r0,1
800064ac:	0a 10       	sub	r0,r5
800064ae:	c0 46       	brmi	800064b6 <_dtoa_r+0x232>
800064b0:	50 40       	stdsp	sp[0x10],r0
800064b2:	30 00       	mov	r0,0
800064b4:	c0 48       	rjmp	800064bc <_dtoa_r+0x238>
800064b6:	30 0b       	mov	r11,0
800064b8:	5c 30       	neg	r0
800064ba:	50 4b       	stdsp	sp[0x10],r11
800064bc:	ec 02 11 00 	rsub	r2,r6,0
800064c0:	58 06       	cp.w	r6,0
800064c2:	fb fa 40 04 	ld.wge	r10,sp[0x10]
800064c6:	f5 d6 e4 0a 	addge	r10,r10,r6
800064ca:	fb fa 4a 04 	st.wge	sp[0x10],r10
800064ce:	fb f6 4a 11 	st.wge	sp[0x44],r6
800064d2:	f9 b2 04 00 	movge	r2,0
800064d6:	e1 d6 e5 10 	sublt	r0,r0,r6
800064da:	f9 b9 05 00 	movlt	r9,0
800064de:	fb f9 5a 11 	st.wlt	sp[0x44],r9
800064e2:	40 c8       	lddsp	r8,sp[0x30]
800064e4:	58 98       	cp.w	r8,9
800064e6:	e0 8b 00 20 	brhi	80006526 <_dtoa_r+0x2a2>
800064ea:	58 58       	cp.w	r8,5
800064ec:	f9 b4 0a 01 	movle	r4,1
800064f0:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
800064f4:	f7 b5 09 04 	subgt	r5,4
800064f8:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
800064fc:	f9 b4 09 00 	movgt	r4,0
80006500:	40 cc       	lddsp	r12,sp[0x30]
80006502:	58 3c       	cp.w	r12,3
80006504:	c2 d0       	breq	8000655e <_dtoa_r+0x2da>
80006506:	e0 89 00 05 	brgt	80006510 <_dtoa_r+0x28c>
8000650a:	58 2c       	cp.w	r12,2
8000650c:	c1 01       	brne	8000652c <_dtoa_r+0x2a8>
8000650e:	c1 88       	rjmp	8000653e <_dtoa_r+0x2ba>
80006510:	40 cb       	lddsp	r11,sp[0x30]
80006512:	58 4b       	cp.w	r11,4
80006514:	c0 60       	breq	80006520 <_dtoa_r+0x29c>
80006516:	58 5b       	cp.w	r11,5
80006518:	c0 a1       	brne	8000652c <_dtoa_r+0x2a8>
8000651a:	30 1a       	mov	r10,1
8000651c:	50 da       	stdsp	sp[0x34],r10
8000651e:	c2 28       	rjmp	80006562 <_dtoa_r+0x2de>
80006520:	30 19       	mov	r9,1
80006522:	50 d9       	stdsp	sp[0x34],r9
80006524:	c0 f8       	rjmp	80006542 <_dtoa_r+0x2be>
80006526:	30 08       	mov	r8,0
80006528:	30 14       	mov	r4,1
8000652a:	50 c8       	stdsp	sp[0x30],r8
8000652c:	3f f5       	mov	r5,-1
8000652e:	30 1c       	mov	r12,1
80006530:	30 0b       	mov	r11,0
80006532:	50 95       	stdsp	sp[0x24],r5
80006534:	50 dc       	stdsp	sp[0x34],r12
80006536:	0a 91       	mov	r1,r5
80006538:	31 28       	mov	r8,18
8000653a:	50 eb       	stdsp	sp[0x38],r11
8000653c:	c2 08       	rjmp	8000657c <_dtoa_r+0x2f8>
8000653e:	30 0a       	mov	r10,0
80006540:	50 da       	stdsp	sp[0x34],r10
80006542:	40 e9       	lddsp	r9,sp[0x38]
80006544:	58 09       	cp.w	r9,0
80006546:	e0 89 00 07 	brgt	80006554 <_dtoa_r+0x2d0>
8000654a:	30 18       	mov	r8,1
8000654c:	50 98       	stdsp	sp[0x24],r8
8000654e:	10 91       	mov	r1,r8
80006550:	50 e8       	stdsp	sp[0x38],r8
80006552:	c1 58       	rjmp	8000657c <_dtoa_r+0x2f8>
80006554:	40 e5       	lddsp	r5,sp[0x38]
80006556:	50 95       	stdsp	sp[0x24],r5
80006558:	0a 91       	mov	r1,r5
8000655a:	0a 98       	mov	r8,r5
8000655c:	c1 08       	rjmp	8000657c <_dtoa_r+0x2f8>
8000655e:	30 0c       	mov	r12,0
80006560:	50 dc       	stdsp	sp[0x34],r12
80006562:	40 eb       	lddsp	r11,sp[0x38]
80006564:	ec 0b 00 0b 	add	r11,r6,r11
80006568:	50 9b       	stdsp	sp[0x24],r11
8000656a:	16 98       	mov	r8,r11
8000656c:	2f f8       	sub	r8,-1
8000656e:	58 08       	cp.w	r8,0
80006570:	e0 89 00 05 	brgt	8000657a <_dtoa_r+0x2f6>
80006574:	10 91       	mov	r1,r8
80006576:	30 18       	mov	r8,1
80006578:	c0 28       	rjmp	8000657c <_dtoa_r+0x2f8>
8000657a:	10 91       	mov	r1,r8
8000657c:	30 09       	mov	r9,0
8000657e:	6e 9a       	ld.w	r10,r7[0x24]
80006580:	95 19       	st.w	r10[0x4],r9
80006582:	30 49       	mov	r9,4
80006584:	c0 68       	rjmp	80006590 <_dtoa_r+0x30c>
80006586:	d7 03       	nop
80006588:	6a 1a       	ld.w	r10,r5[0x4]
8000658a:	a1 79       	lsl	r9,0x1
8000658c:	2f fa       	sub	r10,-1
8000658e:	8b 1a       	st.w	r5[0x4],r10
80006590:	6e 95       	ld.w	r5,r7[0x24]
80006592:	f2 ca ff ec 	sub	r10,r9,-20
80006596:	10 3a       	cp.w	r10,r8
80006598:	fe 98 ff f8 	brls	80006588 <_dtoa_r+0x304>
8000659c:	6a 1b       	ld.w	r11,r5[0x4]
8000659e:	0e 9c       	mov	r12,r7
800065a0:	e0 a0 0b 6e 	rcall	80007c7c <_Balloc>
800065a4:	58 e1       	cp.w	r1,14
800065a6:	5f 88       	srls	r8
800065a8:	8b 0c       	st.w	r5[0x0],r12
800065aa:	f1 e4 00 04 	and	r4,r8,r4
800065ae:	6e 98       	ld.w	r8,r7[0x24]
800065b0:	70 08       	ld.w	r8,r8[0x0]
800065b2:	50 88       	stdsp	sp[0x20],r8
800065b4:	e0 80 01 82 	breq	800068b8 <_dtoa_r+0x634>
800065b8:	58 06       	cp.w	r6,0
800065ba:	e0 8a 00 43 	brle	80006640 <_dtoa_r+0x3bc>
800065be:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
800065c2:	fe c8 c9 2a 	sub	r8,pc,-14038
800065c6:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
800065ca:	fa e5 00 18 	st.d	sp[24],r4
800065ce:	ec 04 14 04 	asr	r4,r6,0x4
800065d2:	ed b4 00 04 	bld	r4,0x4
800065d6:	c0 30       	breq	800065dc <_dtoa_r+0x358>
800065d8:	30 25       	mov	r5,2
800065da:	c1 08       	rjmp	800065fa <_dtoa_r+0x376>
800065dc:	fe c8 c8 7c 	sub	r8,pc,-14212
800065e0:	f0 e8 00 20 	ld.d	r8,r8[32]
800065e4:	fa ea 00 3c 	ld.d	r10,sp[60]
800065e8:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
800065ec:	e0 a0 12 b4 	rcall	80008b54 <__avr32_f64_div>
800065f0:	30 35       	mov	r5,3
800065f2:	14 98       	mov	r8,r10
800065f4:	16 99       	mov	r9,r11
800065f6:	fa e9 00 08 	st.d	sp[8],r8
800065fa:	fe cc c8 9a 	sub	r12,pc,-14182
800065fe:	50 a3       	stdsp	sp[0x28],r3
80006600:	0c 93       	mov	r3,r6
80006602:	18 96       	mov	r6,r12
80006604:	c0 f8       	rjmp	80006622 <_dtoa_r+0x39e>
80006606:	fa ea 00 18 	ld.d	r10,sp[24]
8000660a:	ed b4 00 00 	bld	r4,0x0
8000660e:	c0 81       	brne	8000661e <_dtoa_r+0x39a>
80006610:	ec e8 00 00 	ld.d	r8,r6[0]
80006614:	2f f5       	sub	r5,-1
80006616:	fe b0 e8 51 	rcall	800036b8 <__avr32_f64_mul>
8000661a:	fa eb 00 18 	st.d	sp[24],r10
8000661e:	a1 54       	asr	r4,0x1
80006620:	2f 86       	sub	r6,-8
80006622:	58 04       	cp.w	r4,0
80006624:	cf 11       	brne	80006606 <_dtoa_r+0x382>
80006626:	fa e8 00 18 	ld.d	r8,sp[24]
8000662a:	fa ea 00 08 	ld.d	r10,sp[8]
8000662e:	06 96       	mov	r6,r3
80006630:	e0 a0 12 92 	rcall	80008b54 <__avr32_f64_div>
80006634:	40 a3       	lddsp	r3,sp[0x28]
80006636:	14 98       	mov	r8,r10
80006638:	16 99       	mov	r9,r11
8000663a:	fa e9 00 08 	st.d	sp[8],r8
8000663e:	c2 f8       	rjmp	8000669c <_dtoa_r+0x418>
80006640:	ec 08 11 00 	rsub	r8,r6,0
80006644:	c0 31       	brne	8000664a <_dtoa_r+0x3c6>
80006646:	30 25       	mov	r5,2
80006648:	c2 a8       	rjmp	8000669c <_dtoa_r+0x418>
8000664a:	fe cc c8 ea 	sub	r12,pc,-14102
8000664e:	f0 04 14 04 	asr	r4,r8,0x4
80006652:	50 1c       	stdsp	sp[0x4],r12
80006654:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80006658:	fe c9 c9 c0 	sub	r9,pc,-13888
8000665c:	fa ea 00 3c 	ld.d	r10,sp[60]
80006660:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80006664:	fe b0 e8 2a 	rcall	800036b8 <__avr32_f64_mul>
80006668:	40 1c       	lddsp	r12,sp[0x4]
8000666a:	50 63       	stdsp	sp[0x18],r3
8000666c:	30 25       	mov	r5,2
8000666e:	0c 93       	mov	r3,r6
80006670:	fa eb 00 08 	st.d	sp[8],r10
80006674:	18 96       	mov	r6,r12
80006676:	c0 f8       	rjmp	80006694 <_dtoa_r+0x410>
80006678:	fa ea 00 08 	ld.d	r10,sp[8]
8000667c:	ed b4 00 00 	bld	r4,0x0
80006680:	c0 81       	brne	80006690 <_dtoa_r+0x40c>
80006682:	ec e8 00 00 	ld.d	r8,r6[0]
80006686:	2f f5       	sub	r5,-1
80006688:	fe b0 e8 18 	rcall	800036b8 <__avr32_f64_mul>
8000668c:	fa eb 00 08 	st.d	sp[8],r10
80006690:	a1 54       	asr	r4,0x1
80006692:	2f 86       	sub	r6,-8
80006694:	58 04       	cp.w	r4,0
80006696:	cf 11       	brne	80006678 <_dtoa_r+0x3f4>
80006698:	06 96       	mov	r6,r3
8000669a:	40 63       	lddsp	r3,sp[0x18]
8000669c:	41 4a       	lddsp	r10,sp[0x50]
8000669e:	58 0a       	cp.w	r10,0
800066a0:	c2 a0       	breq	800066f4 <_dtoa_r+0x470>
800066a2:	fa e8 00 08 	ld.d	r8,sp[8]
800066a6:	58 01       	cp.w	r1,0
800066a8:	5f 94       	srgt	r4
800066aa:	fa e9 00 18 	st.d	sp[24],r8
800066ae:	30 08       	mov	r8,0
800066b0:	fc 19 3f f0 	movh	r9,0x3ff0
800066b4:	fa ea 00 18 	ld.d	r10,sp[24]
800066b8:	e0 a0 12 1a 	rcall	80008aec <__avr32_f64_cmp_lt>
800066bc:	f9 bc 00 00 	moveq	r12,0
800066c0:	f9 bc 01 01 	movne	r12,1
800066c4:	e9 ec 00 0c 	and	r12,r4,r12
800066c8:	c1 60       	breq	800066f4 <_dtoa_r+0x470>
800066ca:	40 98       	lddsp	r8,sp[0x24]
800066cc:	58 08       	cp.w	r8,0
800066ce:	e0 8a 00 f1 	brle	800068b0 <_dtoa_r+0x62c>
800066d2:	30 08       	mov	r8,0
800066d4:	fc 19 40 24 	movh	r9,0x4024
800066d8:	ec c4 00 01 	sub	r4,r6,1
800066dc:	fa ea 00 18 	ld.d	r10,sp[24]
800066e0:	2f f5       	sub	r5,-1
800066e2:	50 64       	stdsp	sp[0x18],r4
800066e4:	fe b0 e7 ea 	rcall	800036b8 <__avr32_f64_mul>
800066e8:	40 94       	lddsp	r4,sp[0x24]
800066ea:	14 98       	mov	r8,r10
800066ec:	16 99       	mov	r9,r11
800066ee:	fa e9 00 08 	st.d	sp[8],r8
800066f2:	c0 38       	rjmp	800066f8 <_dtoa_r+0x474>
800066f4:	50 66       	stdsp	sp[0x18],r6
800066f6:	02 94       	mov	r4,r1
800066f8:	0a 9c       	mov	r12,r5
800066fa:	fe b0 e8 cd 	rcall	80003894 <__avr32_s32_to_f64>
800066fe:	fa e8 00 08 	ld.d	r8,sp[8]
80006702:	fe b0 e7 db 	rcall	800036b8 <__avr32_f64_mul>
80006706:	30 08       	mov	r8,0
80006708:	fc 19 40 1c 	movh	r9,0x401c
8000670c:	e0 a0 11 0c 	rcall	80008924 <__avr32_f64_add>
80006710:	14 98       	mov	r8,r10
80006712:	16 99       	mov	r9,r11
80006714:	fa e9 00 28 	st.d	sp[40],r8
80006718:	fc 18 fc c0 	movh	r8,0xfcc0
8000671c:	40 a5       	lddsp	r5,sp[0x28]
8000671e:	10 05       	add	r5,r8
80006720:	50 a5       	stdsp	sp[0x28],r5
80006722:	58 04       	cp.w	r4,0
80006724:	c2 11       	brne	80006766 <_dtoa_r+0x4e2>
80006726:	fa ea 00 08 	ld.d	r10,sp[8]
8000672a:	30 08       	mov	r8,0
8000672c:	fc 19 40 14 	movh	r9,0x4014
80006730:	e0 a0 10 2c 	rcall	80008788 <__avr32_f64_sub>
80006734:	40 bc       	lddsp	r12,sp[0x2c]
80006736:	fa eb 00 08 	st.d	sp[8],r10
8000673a:	14 98       	mov	r8,r10
8000673c:	16 99       	mov	r9,r11
8000673e:	18 9a       	mov	r10,r12
80006740:	0a 9b       	mov	r11,r5
80006742:	e0 a0 11 d5 	rcall	80008aec <__avr32_f64_cmp_lt>
80006746:	e0 81 02 54 	brne	80006bee <_dtoa_r+0x96a>
8000674a:	0a 98       	mov	r8,r5
8000674c:	40 b9       	lddsp	r9,sp[0x2c]
8000674e:	ee 18 80 00 	eorh	r8,0x8000
80006752:	fa ea 00 08 	ld.d	r10,sp[8]
80006756:	10 95       	mov	r5,r8
80006758:	12 98       	mov	r8,r9
8000675a:	0a 99       	mov	r9,r5
8000675c:	e0 a0 11 c8 	rcall	80008aec <__avr32_f64_cmp_lt>
80006760:	e0 81 02 3e 	brne	80006bdc <_dtoa_r+0x958>
80006764:	ca 68       	rjmp	800068b0 <_dtoa_r+0x62c>
80006766:	fe c9 ca ce 	sub	r9,pc,-13618
8000676a:	e8 c8 00 01 	sub	r8,r4,1
8000676e:	40 d5       	lddsp	r5,sp[0x34]
80006770:	58 05       	cp.w	r5,0
80006772:	c4 f0       	breq	80006810 <_dtoa_r+0x58c>
80006774:	30 0c       	mov	r12,0
80006776:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000677a:	51 3c       	stdsp	sp[0x4c],r12
8000677c:	30 0a       	mov	r10,0
8000677e:	fc 1b 3f e0 	movh	r11,0x3fe0
80006782:	e0 a0 11 e9 	rcall	80008b54 <__avr32_f64_div>
80006786:	fa e8 00 28 	ld.d	r8,sp[40]
8000678a:	40 85       	lddsp	r5,sp[0x20]
8000678c:	e0 a0 0f fe 	rcall	80008788 <__avr32_f64_sub>
80006790:	fa eb 00 28 	st.d	sp[40],r10
80006794:	fa ea 00 08 	ld.d	r10,sp[8]
80006798:	e0 a0 11 50 	rcall	80008a38 <__avr32_f64_to_s32>
8000679c:	51 6c       	stdsp	sp[0x58],r12
8000679e:	fe b0 e8 7b 	rcall	80003894 <__avr32_s32_to_f64>
800067a2:	14 98       	mov	r8,r10
800067a4:	16 99       	mov	r9,r11
800067a6:	fa ea 00 08 	ld.d	r10,sp[8]
800067aa:	e0 a0 0f ef 	rcall	80008788 <__avr32_f64_sub>
800067ae:	fa eb 00 08 	st.d	sp[8],r10
800067b2:	41 68       	lddsp	r8,sp[0x58]
800067b4:	2d 08       	sub	r8,-48
800067b6:	0a c8       	st.b	r5++,r8
800067b8:	41 39       	lddsp	r9,sp[0x4c]
800067ba:	2f f9       	sub	r9,-1
800067bc:	51 39       	stdsp	sp[0x4c],r9
800067be:	fa e8 00 28 	ld.d	r8,sp[40]
800067c2:	e0 a0 11 95 	rcall	80008aec <__avr32_f64_cmp_lt>
800067c6:	e0 81 03 39 	brne	80006e38 <_dtoa_r+0xbb4>
800067ca:	fa e8 00 08 	ld.d	r8,sp[8]
800067ce:	30 0a       	mov	r10,0
800067d0:	fc 1b 3f f0 	movh	r11,0x3ff0
800067d4:	e0 a0 0f da 	rcall	80008788 <__avr32_f64_sub>
800067d8:	fa e8 00 28 	ld.d	r8,sp[40]
800067dc:	e0 a0 11 88 	rcall	80008aec <__avr32_f64_cmp_lt>
800067e0:	fa ea 00 28 	ld.d	r10,sp[40]
800067e4:	30 08       	mov	r8,0
800067e6:	fc 19 40 24 	movh	r9,0x4024
800067ea:	e0 81 00 da 	brne	8000699e <_dtoa_r+0x71a>
800067ee:	41 3c       	lddsp	r12,sp[0x4c]
800067f0:	08 3c       	cp.w	r12,r4
800067f2:	c5 f4       	brge	800068b0 <_dtoa_r+0x62c>
800067f4:	fe b0 e7 62 	rcall	800036b8 <__avr32_f64_mul>
800067f8:	30 08       	mov	r8,0
800067fa:	fa eb 00 28 	st.d	sp[40],r10
800067fe:	fc 19 40 24 	movh	r9,0x4024
80006802:	fa ea 00 08 	ld.d	r10,sp[8]
80006806:	fe b0 e7 59 	rcall	800036b8 <__avr32_f64_mul>
8000680a:	fa eb 00 08 	st.d	sp[8],r10
8000680e:	cc 3b       	rjmp	80006794 <_dtoa_r+0x510>
80006810:	40 85       	lddsp	r5,sp[0x20]
80006812:	08 05       	add	r5,r4
80006814:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
80006818:	51 35       	stdsp	sp[0x4c],r5
8000681a:	fa e8 00 28 	ld.d	r8,sp[40]
8000681e:	40 85       	lddsp	r5,sp[0x20]
80006820:	fe b0 e7 4c 	rcall	800036b8 <__avr32_f64_mul>
80006824:	fa eb 00 28 	st.d	sp[40],r10
80006828:	fa ea 00 08 	ld.d	r10,sp[8]
8000682c:	e0 a0 11 06 	rcall	80008a38 <__avr32_f64_to_s32>
80006830:	51 6c       	stdsp	sp[0x58],r12
80006832:	fe b0 e8 31 	rcall	80003894 <__avr32_s32_to_f64>
80006836:	14 98       	mov	r8,r10
80006838:	16 99       	mov	r9,r11
8000683a:	fa ea 00 08 	ld.d	r10,sp[8]
8000683e:	e0 a0 0f a5 	rcall	80008788 <__avr32_f64_sub>
80006842:	fa eb 00 08 	st.d	sp[8],r10
80006846:	41 68       	lddsp	r8,sp[0x58]
80006848:	2d 08       	sub	r8,-48
8000684a:	0a c8       	st.b	r5++,r8
8000684c:	41 3c       	lddsp	r12,sp[0x4c]
8000684e:	18 35       	cp.w	r5,r12
80006850:	c2 81       	brne	800068a0 <_dtoa_r+0x61c>
80006852:	30 08       	mov	r8,0
80006854:	fc 19 3f e0 	movh	r9,0x3fe0
80006858:	fa ea 00 28 	ld.d	r10,sp[40]
8000685c:	e0 a0 10 64 	rcall	80008924 <__avr32_f64_add>
80006860:	40 85       	lddsp	r5,sp[0x20]
80006862:	fa e8 00 08 	ld.d	r8,sp[8]
80006866:	08 05       	add	r5,r4
80006868:	e0 a0 11 42 	rcall	80008aec <__avr32_f64_cmp_lt>
8000686c:	e0 81 00 99 	brne	8000699e <_dtoa_r+0x71a>
80006870:	fa e8 00 28 	ld.d	r8,sp[40]
80006874:	30 0a       	mov	r10,0
80006876:	fc 1b 3f e0 	movh	r11,0x3fe0
8000687a:	e0 a0 0f 87 	rcall	80008788 <__avr32_f64_sub>
8000687e:	14 98       	mov	r8,r10
80006880:	16 99       	mov	r9,r11
80006882:	fa ea 00 08 	ld.d	r10,sp[8]
80006886:	e0 a0 11 33 	rcall	80008aec <__avr32_f64_cmp_lt>
8000688a:	c1 30       	breq	800068b0 <_dtoa_r+0x62c>
8000688c:	33 09       	mov	r9,48
8000688e:	0a 98       	mov	r8,r5
80006890:	11 7a       	ld.ub	r10,--r8
80006892:	f2 0a 18 00 	cp.b	r10,r9
80006896:	e0 81 02 d1 	brne	80006e38 <_dtoa_r+0xbb4>
8000689a:	10 95       	mov	r5,r8
8000689c:	cf 9b       	rjmp	8000688e <_dtoa_r+0x60a>
8000689e:	d7 03       	nop
800068a0:	30 08       	mov	r8,0
800068a2:	fc 19 40 24 	movh	r9,0x4024
800068a6:	fe b0 e7 09 	rcall	800036b8 <__avr32_f64_mul>
800068aa:	fa eb 00 08 	st.d	sp[8],r10
800068ae:	cb db       	rjmp	80006828 <_dtoa_r+0x5a4>
800068b0:	fa ea 00 3c 	ld.d	r10,sp[60]
800068b4:	fa eb 00 08 	st.d	sp[8],r10
800068b8:	58 e6       	cp.w	r6,14
800068ba:	5f ab       	srle	r11
800068bc:	41 8a       	lddsp	r10,sp[0x60]
800068be:	30 08       	mov	r8,0
800068c0:	f4 09 11 ff 	rsub	r9,r10,-1
800068c4:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
800068c8:	f0 09 18 00 	cp.b	r9,r8
800068cc:	e0 80 00 82 	breq	800069d0 <_dtoa_r+0x74c>
800068d0:	40 ea       	lddsp	r10,sp[0x38]
800068d2:	58 01       	cp.w	r1,0
800068d4:	5f a9       	srle	r9
800068d6:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
800068da:	fe ca cc 42 	sub	r10,pc,-13246
800068de:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
800068e2:	fa e5 00 10 	st.d	sp[16],r4
800068e6:	f0 09 18 00 	cp.b	r9,r8
800068ea:	c1 40       	breq	80006912 <_dtoa_r+0x68e>
800068ec:	58 01       	cp.w	r1,0
800068ee:	e0 81 01 77 	brne	80006bdc <_dtoa_r+0x958>
800068f2:	30 08       	mov	r8,0
800068f4:	fc 19 40 14 	movh	r9,0x4014
800068f8:	08 9a       	mov	r10,r4
800068fa:	0a 9b       	mov	r11,r5
800068fc:	fe b0 e6 de 	rcall	800036b8 <__avr32_f64_mul>
80006900:	fa e8 00 08 	ld.d	r8,sp[8]
80006904:	e0 a0 10 c0 	rcall	80008a84 <__avr32_f64_cmp_ge>
80006908:	e0 81 01 6a 	brne	80006bdc <_dtoa_r+0x958>
8000690c:	02 92       	mov	r2,r1
8000690e:	e0 8f 01 72 	bral	80006bf2 <_dtoa_r+0x96e>
80006912:	40 85       	lddsp	r5,sp[0x20]
80006914:	30 14       	mov	r4,1
80006916:	fa e8 00 10 	ld.d	r8,sp[16]
8000691a:	fa ea 00 08 	ld.d	r10,sp[8]
8000691e:	e0 a0 11 1b 	rcall	80008b54 <__avr32_f64_div>
80006922:	e0 a0 10 8b 	rcall	80008a38 <__avr32_f64_to_s32>
80006926:	18 92       	mov	r2,r12
80006928:	fe b0 e7 b6 	rcall	80003894 <__avr32_s32_to_f64>
8000692c:	fa e8 00 10 	ld.d	r8,sp[16]
80006930:	fe b0 e6 c4 	rcall	800036b8 <__avr32_f64_mul>
80006934:	14 98       	mov	r8,r10
80006936:	16 99       	mov	r9,r11
80006938:	fa ea 00 08 	ld.d	r10,sp[8]
8000693c:	e0 a0 0f 26 	rcall	80008788 <__avr32_f64_sub>
80006940:	fa eb 00 08 	st.d	sp[8],r10
80006944:	e4 c8 ff d0 	sub	r8,r2,-48
80006948:	0a c8       	st.b	r5++,r8
8000694a:	fc 19 40 24 	movh	r9,0x4024
8000694e:	30 08       	mov	r8,0
80006950:	02 34       	cp.w	r4,r1
80006952:	c3 31       	brne	800069b8 <_dtoa_r+0x734>
80006954:	fa e8 00 08 	ld.d	r8,sp[8]
80006958:	e0 a0 0f e6 	rcall	80008924 <__avr32_f64_add>
8000695c:	16 91       	mov	r1,r11
8000695e:	14 90       	mov	r0,r10
80006960:	14 98       	mov	r8,r10
80006962:	02 99       	mov	r9,r1
80006964:	fa ea 00 10 	ld.d	r10,sp[16]
80006968:	e0 a0 10 c2 	rcall	80008aec <__avr32_f64_cmp_lt>
8000696c:	c1 a1       	brne	800069a0 <_dtoa_r+0x71c>
8000696e:	fa e8 00 10 	ld.d	r8,sp[16]
80006972:	00 9a       	mov	r10,r0
80006974:	02 9b       	mov	r11,r1
80006976:	e0 a0 10 74 	rcall	80008a5e <__avr32_f64_cmp_eq>
8000697a:	e0 80 02 5e 	breq	80006e36 <_dtoa_r+0xbb2>
8000697e:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
80006982:	c0 f1       	brne	800069a0 <_dtoa_r+0x71c>
80006984:	e0 8f 02 59 	bral	80006e36 <_dtoa_r+0xbb2>
80006988:	40 8a       	lddsp	r10,sp[0x20]
8000698a:	14 38       	cp.w	r8,r10
8000698c:	c0 30       	breq	80006992 <_dtoa_r+0x70e>
8000698e:	10 95       	mov	r5,r8
80006990:	c0 98       	rjmp	800069a2 <_dtoa_r+0x71e>
80006992:	33 08       	mov	r8,48
80006994:	40 89       	lddsp	r9,sp[0x20]
80006996:	2f f6       	sub	r6,-1
80006998:	b2 88       	st.b	r9[0x0],r8
8000699a:	40 88       	lddsp	r8,sp[0x20]
8000699c:	c0 88       	rjmp	800069ac <_dtoa_r+0x728>
8000699e:	40 66       	lddsp	r6,sp[0x18]
800069a0:	33 99       	mov	r9,57
800069a2:	0a 98       	mov	r8,r5
800069a4:	11 7a       	ld.ub	r10,--r8
800069a6:	f2 0a 18 00 	cp.b	r10,r9
800069aa:	ce f0       	breq	80006988 <_dtoa_r+0x704>
800069ac:	50 66       	stdsp	sp[0x18],r6
800069ae:	11 89       	ld.ub	r9,r8[0x0]
800069b0:	2f f9       	sub	r9,-1
800069b2:	b0 89       	st.b	r8[0x0],r9
800069b4:	e0 8f 02 42 	bral	80006e38 <_dtoa_r+0xbb4>
800069b8:	fe b0 e6 80 	rcall	800036b8 <__avr32_f64_mul>
800069bc:	2f f4       	sub	r4,-1
800069be:	fa eb 00 08 	st.d	sp[8],r10
800069c2:	30 08       	mov	r8,0
800069c4:	30 09       	mov	r9,0
800069c6:	e0 a0 10 4c 	rcall	80008a5e <__avr32_f64_cmp_eq>
800069ca:	ca 60       	breq	80006916 <_dtoa_r+0x692>
800069cc:	e0 8f 02 35 	bral	80006e36 <_dtoa_r+0xbb2>
800069d0:	40 d8       	lddsp	r8,sp[0x34]
800069d2:	58 08       	cp.w	r8,0
800069d4:	c0 51       	brne	800069de <_dtoa_r+0x75a>
800069d6:	04 98       	mov	r8,r2
800069d8:	00 95       	mov	r5,r0
800069da:	40 d4       	lddsp	r4,sp[0x34]
800069dc:	c3 78       	rjmp	80006a4a <_dtoa_r+0x7c6>
800069de:	40 c5       	lddsp	r5,sp[0x30]
800069e0:	58 15       	cp.w	r5,1
800069e2:	e0 89 00 0f 	brgt	80006a00 <_dtoa_r+0x77c>
800069e6:	41 74       	lddsp	r4,sp[0x5c]
800069e8:	58 04       	cp.w	r4,0
800069ea:	c0 40       	breq	800069f2 <_dtoa_r+0x76e>
800069ec:	f4 c9 fb cd 	sub	r9,r10,-1075
800069f0:	c0 48       	rjmp	800069f8 <_dtoa_r+0x774>
800069f2:	41 99       	lddsp	r9,sp[0x64]
800069f4:	f2 09 11 36 	rsub	r9,r9,54
800069f8:	04 98       	mov	r8,r2
800069fa:	00 95       	mov	r5,r0
800069fc:	c1 c8       	rjmp	80006a34 <_dtoa_r+0x7b0>
800069fe:	d7 03       	nop
80006a00:	e2 c8 00 01 	sub	r8,r1,1
80006a04:	58 01       	cp.w	r1,0
80006a06:	e0 05 17 40 	movge	r5,r0
80006a0a:	e2 09 17 40 	movge	r9,r1
80006a0e:	e1 d1 e5 15 	sublt	r5,r0,r1
80006a12:	f9 b9 05 00 	movlt	r9,0
80006a16:	10 32       	cp.w	r2,r8
80006a18:	e5 d8 e4 18 	subge	r8,r2,r8
80006a1c:	f1 d2 e5 18 	sublt	r8,r8,r2
80006a20:	e5 d8 e5 02 	addlt	r2,r2,r8
80006a24:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
80006a28:	f9 d8 e5 0c 	addlt	r12,r12,r8
80006a2c:	fb fc 5a 11 	st.wlt	sp[0x44],r12
80006a30:	f9 b8 05 00 	movlt	r8,0
80006a34:	40 4b       	lddsp	r11,sp[0x10]
80006a36:	12 0b       	add	r11,r9
80006a38:	50 08       	stdsp	sp[0x0],r8
80006a3a:	50 4b       	stdsp	sp[0x10],r11
80006a3c:	12 00       	add	r0,r9
80006a3e:	30 1b       	mov	r11,1
80006a40:	0e 9c       	mov	r12,r7
80006a42:	e0 a0 0a d1 	rcall	80007fe4 <__i2b>
80006a46:	40 08       	lddsp	r8,sp[0x0]
80006a48:	18 94       	mov	r4,r12
80006a4a:	40 4a       	lddsp	r10,sp[0x10]
80006a4c:	58 05       	cp.w	r5,0
80006a4e:	5f 99       	srgt	r9
80006a50:	58 0a       	cp.w	r10,0
80006a52:	5f 9a       	srgt	r10
80006a54:	f5 e9 00 09 	and	r9,r10,r9
80006a58:	c0 80       	breq	80006a68 <_dtoa_r+0x7e4>
80006a5a:	40 4c       	lddsp	r12,sp[0x10]
80006a5c:	f8 05 0d 49 	min	r9,r12,r5
80006a60:	12 1c       	sub	r12,r9
80006a62:	12 10       	sub	r0,r9
80006a64:	50 4c       	stdsp	sp[0x10],r12
80006a66:	12 15       	sub	r5,r9
80006a68:	58 02       	cp.w	r2,0
80006a6a:	e0 8a 00 27 	brle	80006ab8 <_dtoa_r+0x834>
80006a6e:	40 db       	lddsp	r11,sp[0x34]
80006a70:	58 0b       	cp.w	r11,0
80006a72:	c1 d0       	breq	80006aac <_dtoa_r+0x828>
80006a74:	58 08       	cp.w	r8,0
80006a76:	e0 8a 00 17 	brle	80006aa4 <_dtoa_r+0x820>
80006a7a:	10 9a       	mov	r10,r8
80006a7c:	50 08       	stdsp	sp[0x0],r8
80006a7e:	08 9b       	mov	r11,r4
80006a80:	0e 9c       	mov	r12,r7
80006a82:	e0 a0 0a f7 	rcall	80008070 <__pow5mult>
80006a86:	06 9a       	mov	r10,r3
80006a88:	18 9b       	mov	r11,r12
80006a8a:	18 94       	mov	r4,r12
80006a8c:	0e 9c       	mov	r12,r7
80006a8e:	e0 a0 0a 2b 	rcall	80007ee4 <__multiply>
80006a92:	18 99       	mov	r9,r12
80006a94:	06 9b       	mov	r11,r3
80006a96:	50 19       	stdsp	sp[0x4],r9
80006a98:	0e 9c       	mov	r12,r7
80006a9a:	e0 a0 08 d7 	rcall	80007c48 <_Bfree>
80006a9e:	40 19       	lddsp	r9,sp[0x4]
80006aa0:	40 08       	lddsp	r8,sp[0x0]
80006aa2:	12 93       	mov	r3,r9
80006aa4:	e4 08 01 0a 	sub	r10,r2,r8
80006aa8:	c0 80       	breq	80006ab8 <_dtoa_r+0x834>
80006aaa:	c0 28       	rjmp	80006aae <_dtoa_r+0x82a>
80006aac:	04 9a       	mov	r10,r2
80006aae:	06 9b       	mov	r11,r3
80006ab0:	0e 9c       	mov	r12,r7
80006ab2:	e0 a0 0a df 	rcall	80008070 <__pow5mult>
80006ab6:	18 93       	mov	r3,r12
80006ab8:	30 1b       	mov	r11,1
80006aba:	0e 9c       	mov	r12,r7
80006abc:	e0 a0 0a 94 	rcall	80007fe4 <__i2b>
80006ac0:	41 1a       	lddsp	r10,sp[0x44]
80006ac2:	18 92       	mov	r2,r12
80006ac4:	58 0a       	cp.w	r10,0
80006ac6:	e0 8a 00 07 	brle	80006ad4 <_dtoa_r+0x850>
80006aca:	18 9b       	mov	r11,r12
80006acc:	0e 9c       	mov	r12,r7
80006ace:	e0 a0 0a d1 	rcall	80008070 <__pow5mult>
80006ad2:	18 92       	mov	r2,r12
80006ad4:	40 c9       	lddsp	r9,sp[0x30]
80006ad6:	58 19       	cp.w	r9,1
80006ad8:	e0 89 00 14 	brgt	80006b00 <_dtoa_r+0x87c>
80006adc:	40 38       	lddsp	r8,sp[0xc]
80006ade:	58 08       	cp.w	r8,0
80006ae0:	c1 01       	brne	80006b00 <_dtoa_r+0x87c>
80006ae2:	40 29       	lddsp	r9,sp[0x8]
80006ae4:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
80006ae8:	c0 c1       	brne	80006b00 <_dtoa_r+0x87c>
80006aea:	12 98       	mov	r8,r9
80006aec:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80006af0:	c0 80       	breq	80006b00 <_dtoa_r+0x87c>
80006af2:	40 4c       	lddsp	r12,sp[0x10]
80006af4:	30 1b       	mov	r11,1
80006af6:	2f fc       	sub	r12,-1
80006af8:	2f f0       	sub	r0,-1
80006afa:	50 4c       	stdsp	sp[0x10],r12
80006afc:	50 6b       	stdsp	sp[0x18],r11
80006afe:	c0 38       	rjmp	80006b04 <_dtoa_r+0x880>
80006b00:	30 0a       	mov	r10,0
80006b02:	50 6a       	stdsp	sp[0x18],r10
80006b04:	41 19       	lddsp	r9,sp[0x44]
80006b06:	58 09       	cp.w	r9,0
80006b08:	c0 31       	brne	80006b0e <_dtoa_r+0x88a>
80006b0a:	30 1c       	mov	r12,1
80006b0c:	c0 98       	rjmp	80006b1e <_dtoa_r+0x89a>
80006b0e:	64 48       	ld.w	r8,r2[0x10]
80006b10:	2f c8       	sub	r8,-4
80006b12:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
80006b16:	e0 a0 08 08 	rcall	80007b26 <__hi0bits>
80006b1a:	f8 0c 11 20 	rsub	r12,r12,32
80006b1e:	40 4b       	lddsp	r11,sp[0x10]
80006b20:	f8 0b 00 08 	add	r8,r12,r11
80006b24:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80006b28:	c0 c0       	breq	80006b40 <_dtoa_r+0x8bc>
80006b2a:	f0 08 11 20 	rsub	r8,r8,32
80006b2e:	58 48       	cp.w	r8,4
80006b30:	e0 8a 00 06 	brle	80006b3c <_dtoa_r+0x8b8>
80006b34:	20 48       	sub	r8,4
80006b36:	10 0b       	add	r11,r8
80006b38:	50 4b       	stdsp	sp[0x10],r11
80006b3a:	c0 78       	rjmp	80006b48 <_dtoa_r+0x8c4>
80006b3c:	58 48       	cp.w	r8,4
80006b3e:	c0 70       	breq	80006b4c <_dtoa_r+0x8c8>
80006b40:	40 4a       	lddsp	r10,sp[0x10]
80006b42:	2e 48       	sub	r8,-28
80006b44:	10 0a       	add	r10,r8
80006b46:	50 4a       	stdsp	sp[0x10],r10
80006b48:	10 00       	add	r0,r8
80006b4a:	10 05       	add	r5,r8
80006b4c:	58 00       	cp.w	r0,0
80006b4e:	e0 8a 00 08 	brle	80006b5e <_dtoa_r+0x8da>
80006b52:	06 9b       	mov	r11,r3
80006b54:	00 9a       	mov	r10,r0
80006b56:	0e 9c       	mov	r12,r7
80006b58:	e0 a0 09 82 	rcall	80007e5c <__lshift>
80006b5c:	18 93       	mov	r3,r12
80006b5e:	40 49       	lddsp	r9,sp[0x10]
80006b60:	58 09       	cp.w	r9,0
80006b62:	e0 8a 00 08 	brle	80006b72 <_dtoa_r+0x8ee>
80006b66:	04 9b       	mov	r11,r2
80006b68:	12 9a       	mov	r10,r9
80006b6a:	0e 9c       	mov	r12,r7
80006b6c:	e0 a0 09 78 	rcall	80007e5c <__lshift>
80006b70:	18 92       	mov	r2,r12
80006b72:	41 48       	lddsp	r8,sp[0x50]
80006b74:	58 08       	cp.w	r8,0
80006b76:	c1 b0       	breq	80006bac <_dtoa_r+0x928>
80006b78:	04 9b       	mov	r11,r2
80006b7a:	06 9c       	mov	r12,r3
80006b7c:	e0 a0 08 4c 	rcall	80007c14 <__mcmp>
80006b80:	c1 64       	brge	80006bac <_dtoa_r+0x928>
80006b82:	06 9b       	mov	r11,r3
80006b84:	30 09       	mov	r9,0
80006b86:	30 aa       	mov	r10,10
80006b88:	0e 9c       	mov	r12,r7
80006b8a:	e0 a0 0a 35 	rcall	80007ff4 <__multadd>
80006b8e:	20 16       	sub	r6,1
80006b90:	18 93       	mov	r3,r12
80006b92:	40 dc       	lddsp	r12,sp[0x34]
80006b94:	58 0c       	cp.w	r12,0
80006b96:	c0 31       	brne	80006b9c <_dtoa_r+0x918>
80006b98:	40 91       	lddsp	r1,sp[0x24]
80006b9a:	c0 98       	rjmp	80006bac <_dtoa_r+0x928>
80006b9c:	08 9b       	mov	r11,r4
80006b9e:	40 91       	lddsp	r1,sp[0x24]
80006ba0:	30 09       	mov	r9,0
80006ba2:	30 aa       	mov	r10,10
80006ba4:	0e 9c       	mov	r12,r7
80006ba6:	e0 a0 0a 27 	rcall	80007ff4 <__multadd>
80006baa:	18 94       	mov	r4,r12
80006bac:	58 01       	cp.w	r1,0
80006bae:	5f a9       	srle	r9
80006bb0:	40 cb       	lddsp	r11,sp[0x30]
80006bb2:	58 2b       	cp.w	r11,2
80006bb4:	5f 98       	srgt	r8
80006bb6:	f3 e8 00 08 	and	r8,r9,r8
80006bba:	c2 50       	breq	80006c04 <_dtoa_r+0x980>
80006bbc:	58 01       	cp.w	r1,0
80006bbe:	c1 11       	brne	80006be0 <_dtoa_r+0x95c>
80006bc0:	04 9b       	mov	r11,r2
80006bc2:	02 99       	mov	r9,r1
80006bc4:	30 5a       	mov	r10,5
80006bc6:	0e 9c       	mov	r12,r7
80006bc8:	e0 a0 0a 16 	rcall	80007ff4 <__multadd>
80006bcc:	18 92       	mov	r2,r12
80006bce:	18 9b       	mov	r11,r12
80006bd0:	06 9c       	mov	r12,r3
80006bd2:	e0 a0 08 21 	rcall	80007c14 <__mcmp>
80006bd6:	e0 89 00 0f 	brgt	80006bf4 <_dtoa_r+0x970>
80006bda:	c0 38       	rjmp	80006be0 <_dtoa_r+0x95c>
80006bdc:	30 02       	mov	r2,0
80006bde:	04 94       	mov	r4,r2
80006be0:	40 ea       	lddsp	r10,sp[0x38]
80006be2:	30 09       	mov	r9,0
80006be4:	5c da       	com	r10
80006be6:	40 85       	lddsp	r5,sp[0x20]
80006be8:	50 6a       	stdsp	sp[0x18],r10
80006bea:	50 49       	stdsp	sp[0x10],r9
80006bec:	c0 f9       	rjmp	80006e0a <_dtoa_r+0xb86>
80006bee:	08 92       	mov	r2,r4
80006bf0:	40 66       	lddsp	r6,sp[0x18]
80006bf2:	04 94       	mov	r4,r2
80006bf4:	2f f6       	sub	r6,-1
80006bf6:	50 66       	stdsp	sp[0x18],r6
80006bf8:	33 18       	mov	r8,49
80006bfa:	40 85       	lddsp	r5,sp[0x20]
80006bfc:	0a c8       	st.b	r5++,r8
80006bfe:	30 08       	mov	r8,0
80006c00:	50 48       	stdsp	sp[0x10],r8
80006c02:	c0 49       	rjmp	80006e0a <_dtoa_r+0xb86>
80006c04:	40 dc       	lddsp	r12,sp[0x34]
80006c06:	58 0c       	cp.w	r12,0
80006c08:	e0 80 00 b5 	breq	80006d72 <_dtoa_r+0xaee>
80006c0c:	58 05       	cp.w	r5,0
80006c0e:	e0 8a 00 08 	brle	80006c1e <_dtoa_r+0x99a>
80006c12:	08 9b       	mov	r11,r4
80006c14:	0a 9a       	mov	r10,r5
80006c16:	0e 9c       	mov	r12,r7
80006c18:	e0 a0 09 22 	rcall	80007e5c <__lshift>
80006c1c:	18 94       	mov	r4,r12
80006c1e:	40 6b       	lddsp	r11,sp[0x18]
80006c20:	58 0b       	cp.w	r11,0
80006c22:	c0 31       	brne	80006c28 <_dtoa_r+0x9a4>
80006c24:	08 9c       	mov	r12,r4
80006c26:	c1 38       	rjmp	80006c4c <_dtoa_r+0x9c8>
80006c28:	68 1b       	ld.w	r11,r4[0x4]
80006c2a:	0e 9c       	mov	r12,r7
80006c2c:	e0 a0 08 28 	rcall	80007c7c <_Balloc>
80006c30:	68 4a       	ld.w	r10,r4[0x10]
80006c32:	18 95       	mov	r5,r12
80006c34:	e8 cb ff f4 	sub	r11,r4,-12
80006c38:	2f ea       	sub	r10,-2
80006c3a:	2f 4c       	sub	r12,-12
80006c3c:	a3 6a       	lsl	r10,0x2
80006c3e:	fe b0 e8 42 	rcall	80003cc2 <memcpy>
80006c42:	0a 9b       	mov	r11,r5
80006c44:	30 1a       	mov	r10,1
80006c46:	0e 9c       	mov	r12,r7
80006c48:	e0 a0 09 0a 	rcall	80007e5c <__lshift>
80006c4c:	50 44       	stdsp	sp[0x10],r4
80006c4e:	40 3a       	lddsp	r10,sp[0xc]
80006c50:	30 19       	mov	r9,1
80006c52:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
80006c56:	18 94       	mov	r4,r12
80006c58:	50 da       	stdsp	sp[0x34],r10
80006c5a:	40 85       	lddsp	r5,sp[0x20]
80006c5c:	50 99       	stdsp	sp[0x24],r9
80006c5e:	50 26       	stdsp	sp[0x8],r6
80006c60:	50 e1       	stdsp	sp[0x38],r1
80006c62:	04 9b       	mov	r11,r2
80006c64:	06 9c       	mov	r12,r3
80006c66:	fe b0 fa 7f 	rcall	80006164 <quorem>
80006c6a:	40 4b       	lddsp	r11,sp[0x10]
80006c6c:	f8 c0 ff d0 	sub	r0,r12,-48
80006c70:	06 9c       	mov	r12,r3
80006c72:	e0 a0 07 d1 	rcall	80007c14 <__mcmp>
80006c76:	08 9a       	mov	r10,r4
80006c78:	50 6c       	stdsp	sp[0x18],r12
80006c7a:	04 9b       	mov	r11,r2
80006c7c:	0e 9c       	mov	r12,r7
80006c7e:	e0 a0 08 87 	rcall	80007d8c <__mdiff>
80006c82:	18 91       	mov	r1,r12
80006c84:	78 38       	ld.w	r8,r12[0xc]
80006c86:	58 08       	cp.w	r8,0
80006c88:	c0 30       	breq	80006c8e <_dtoa_r+0xa0a>
80006c8a:	30 16       	mov	r6,1
80006c8c:	c0 68       	rjmp	80006c98 <_dtoa_r+0xa14>
80006c8e:	18 9b       	mov	r11,r12
80006c90:	06 9c       	mov	r12,r3
80006c92:	e0 a0 07 c1 	rcall	80007c14 <__mcmp>
80006c96:	18 96       	mov	r6,r12
80006c98:	0e 9c       	mov	r12,r7
80006c9a:	02 9b       	mov	r11,r1
80006c9c:	e0 a0 07 d6 	rcall	80007c48 <_Bfree>
80006ca0:	40 cc       	lddsp	r12,sp[0x30]
80006ca2:	ed ec 10 08 	or	r8,r6,r12
80006ca6:	c0 d1       	brne	80006cc0 <_dtoa_r+0xa3c>
80006ca8:	40 db       	lddsp	r11,sp[0x34]
80006caa:	58 0b       	cp.w	r11,0
80006cac:	c0 a1       	brne	80006cc0 <_dtoa_r+0xa3c>
80006cae:	40 26       	lddsp	r6,sp[0x8]
80006cb0:	e0 40 00 39 	cp.w	r0,57
80006cb4:	c3 00       	breq	80006d14 <_dtoa_r+0xa90>
80006cb6:	40 6a       	lddsp	r10,sp[0x18]
80006cb8:	58 0a       	cp.w	r10,0
80006cba:	e0 89 00 24 	brgt	80006d02 <_dtoa_r+0xa7e>
80006cbe:	c2 f8       	rjmp	80006d1c <_dtoa_r+0xa98>
80006cc0:	40 69       	lddsp	r9,sp[0x18]
80006cc2:	58 09       	cp.w	r9,0
80006cc4:	c0 85       	brlt	80006cd4 <_dtoa_r+0xa50>
80006cc6:	12 98       	mov	r8,r9
80006cc8:	40 cc       	lddsp	r12,sp[0x30]
80006cca:	18 48       	or	r8,r12
80006ccc:	c1 d1       	brne	80006d06 <_dtoa_r+0xa82>
80006cce:	40 db       	lddsp	r11,sp[0x34]
80006cd0:	58 0b       	cp.w	r11,0
80006cd2:	c1 a1       	brne	80006d06 <_dtoa_r+0xa82>
80006cd4:	0c 99       	mov	r9,r6
80006cd6:	40 26       	lddsp	r6,sp[0x8]
80006cd8:	58 09       	cp.w	r9,0
80006cda:	e0 8a 00 21 	brle	80006d1c <_dtoa_r+0xa98>
80006cde:	06 9b       	mov	r11,r3
80006ce0:	30 1a       	mov	r10,1
80006ce2:	0e 9c       	mov	r12,r7
80006ce4:	e0 a0 08 bc 	rcall	80007e5c <__lshift>
80006ce8:	04 9b       	mov	r11,r2
80006cea:	18 93       	mov	r3,r12
80006cec:	e0 a0 07 94 	rcall	80007c14 <__mcmp>
80006cf0:	e0 89 00 06 	brgt	80006cfc <_dtoa_r+0xa78>
80006cf4:	c1 41       	brne	80006d1c <_dtoa_r+0xa98>
80006cf6:	ed b0 00 00 	bld	r0,0x0
80006cfa:	c1 11       	brne	80006d1c <_dtoa_r+0xa98>
80006cfc:	e0 40 00 39 	cp.w	r0,57
80006d00:	c0 a0       	breq	80006d14 <_dtoa_r+0xa90>
80006d02:	2f f0       	sub	r0,-1
80006d04:	c0 c8       	rjmp	80006d1c <_dtoa_r+0xa98>
80006d06:	58 06       	cp.w	r6,0
80006d08:	e0 8a 00 0c 	brle	80006d20 <_dtoa_r+0xa9c>
80006d0c:	40 26       	lddsp	r6,sp[0x8]
80006d0e:	e0 40 00 39 	cp.w	r0,57
80006d12:	c0 41       	brne	80006d1a <_dtoa_r+0xa96>
80006d14:	33 98       	mov	r8,57
80006d16:	0a c8       	st.b	r5++,r8
80006d18:	c6 78       	rjmp	80006de6 <_dtoa_r+0xb62>
80006d1a:	2f f0       	sub	r0,-1
80006d1c:	0a c0       	st.b	r5++,r0
80006d1e:	c7 58       	rjmp	80006e08 <_dtoa_r+0xb84>
80006d20:	0a c0       	st.b	r5++,r0
80006d22:	40 9a       	lddsp	r10,sp[0x24]
80006d24:	40 e9       	lddsp	r9,sp[0x38]
80006d26:	12 3a       	cp.w	r10,r9
80006d28:	c4 30       	breq	80006dae <_dtoa_r+0xb2a>
80006d2a:	06 9b       	mov	r11,r3
80006d2c:	30 09       	mov	r9,0
80006d2e:	30 aa       	mov	r10,10
80006d30:	0e 9c       	mov	r12,r7
80006d32:	e0 a0 09 61 	rcall	80007ff4 <__multadd>
80006d36:	40 48       	lddsp	r8,sp[0x10]
80006d38:	18 93       	mov	r3,r12
80006d3a:	08 38       	cp.w	r8,r4
80006d3c:	c0 91       	brne	80006d4e <_dtoa_r+0xaca>
80006d3e:	10 9b       	mov	r11,r8
80006d40:	30 09       	mov	r9,0
80006d42:	30 aa       	mov	r10,10
80006d44:	0e 9c       	mov	r12,r7
80006d46:	e0 a0 09 57 	rcall	80007ff4 <__multadd>
80006d4a:	50 4c       	stdsp	sp[0x10],r12
80006d4c:	c0 e8       	rjmp	80006d68 <_dtoa_r+0xae4>
80006d4e:	40 4b       	lddsp	r11,sp[0x10]
80006d50:	30 09       	mov	r9,0
80006d52:	30 aa       	mov	r10,10
80006d54:	0e 9c       	mov	r12,r7
80006d56:	e0 a0 09 4f 	rcall	80007ff4 <__multadd>
80006d5a:	08 9b       	mov	r11,r4
80006d5c:	50 4c       	stdsp	sp[0x10],r12
80006d5e:	30 09       	mov	r9,0
80006d60:	30 aa       	mov	r10,10
80006d62:	0e 9c       	mov	r12,r7
80006d64:	e0 a0 09 48 	rcall	80007ff4 <__multadd>
80006d68:	18 94       	mov	r4,r12
80006d6a:	40 9c       	lddsp	r12,sp[0x24]
80006d6c:	2f fc       	sub	r12,-1
80006d6e:	50 9c       	stdsp	sp[0x24],r12
80006d70:	c7 9b       	rjmp	80006c62 <_dtoa_r+0x9de>
80006d72:	30 18       	mov	r8,1
80006d74:	06 90       	mov	r0,r3
80006d76:	40 85       	lddsp	r5,sp[0x20]
80006d78:	08 93       	mov	r3,r4
80006d7a:	0c 94       	mov	r4,r6
80006d7c:	10 96       	mov	r6,r8
80006d7e:	04 9b       	mov	r11,r2
80006d80:	00 9c       	mov	r12,r0
80006d82:	fe b0 f9 f1 	rcall	80006164 <quorem>
80006d86:	2d 0c       	sub	r12,-48
80006d88:	0a cc       	st.b	r5++,r12
80006d8a:	02 36       	cp.w	r6,r1
80006d8c:	c0 a4       	brge	80006da0 <_dtoa_r+0xb1c>
80006d8e:	00 9b       	mov	r11,r0
80006d90:	30 09       	mov	r9,0
80006d92:	30 aa       	mov	r10,10
80006d94:	0e 9c       	mov	r12,r7
80006d96:	2f f6       	sub	r6,-1
80006d98:	e0 a0 09 2e 	rcall	80007ff4 <__multadd>
80006d9c:	18 90       	mov	r0,r12
80006d9e:	cf 0b       	rjmp	80006d7e <_dtoa_r+0xafa>
80006da0:	08 96       	mov	r6,r4
80006da2:	30 0b       	mov	r11,0
80006da4:	06 94       	mov	r4,r3
80006da6:	50 4b       	stdsp	sp[0x10],r11
80006da8:	00 93       	mov	r3,r0
80006daa:	18 90       	mov	r0,r12
80006dac:	c0 28       	rjmp	80006db0 <_dtoa_r+0xb2c>
80006dae:	40 26       	lddsp	r6,sp[0x8]
80006db0:	06 9b       	mov	r11,r3
80006db2:	30 1a       	mov	r10,1
80006db4:	0e 9c       	mov	r12,r7
80006db6:	e0 a0 08 53 	rcall	80007e5c <__lshift>
80006dba:	04 9b       	mov	r11,r2
80006dbc:	18 93       	mov	r3,r12
80006dbe:	e0 a0 07 2b 	rcall	80007c14 <__mcmp>
80006dc2:	e0 89 00 12 	brgt	80006de6 <_dtoa_r+0xb62>
80006dc6:	c1 b1       	brne	80006dfc <_dtoa_r+0xb78>
80006dc8:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
80006dcc:	c0 d1       	brne	80006de6 <_dtoa_r+0xb62>
80006dce:	c1 78       	rjmp	80006dfc <_dtoa_r+0xb78>
80006dd0:	40 89       	lddsp	r9,sp[0x20]
80006dd2:	12 38       	cp.w	r8,r9
80006dd4:	c0 30       	breq	80006dda <_dtoa_r+0xb56>
80006dd6:	10 95       	mov	r5,r8
80006dd8:	c0 88       	rjmp	80006de8 <_dtoa_r+0xb64>
80006dda:	2f f6       	sub	r6,-1
80006ddc:	50 66       	stdsp	sp[0x18],r6
80006dde:	33 18       	mov	r8,49
80006de0:	40 8c       	lddsp	r12,sp[0x20]
80006de2:	b8 88       	st.b	r12[0x0],r8
80006de4:	c1 38       	rjmp	80006e0a <_dtoa_r+0xb86>
80006de6:	33 9a       	mov	r10,57
80006de8:	0a 98       	mov	r8,r5
80006dea:	11 79       	ld.ub	r9,--r8
80006dec:	f4 09 18 00 	cp.b	r9,r10
80006df0:	cf 00       	breq	80006dd0 <_dtoa_r+0xb4c>
80006df2:	2f f9       	sub	r9,-1
80006df4:	b0 89       	st.b	r8[0x0],r9
80006df6:	c0 98       	rjmp	80006e08 <_dtoa_r+0xb84>
80006df8:	10 95       	mov	r5,r8
80006dfa:	c0 28       	rjmp	80006dfe <_dtoa_r+0xb7a>
80006dfc:	33 09       	mov	r9,48
80006dfe:	0a 98       	mov	r8,r5
80006e00:	11 7a       	ld.ub	r10,--r8
80006e02:	f2 0a 18 00 	cp.b	r10,r9
80006e06:	cf 90       	breq	80006df8 <_dtoa_r+0xb74>
80006e08:	50 66       	stdsp	sp[0x18],r6
80006e0a:	04 9b       	mov	r11,r2
80006e0c:	0e 9c       	mov	r12,r7
80006e0e:	e0 a0 07 1d 	rcall	80007c48 <_Bfree>
80006e12:	58 04       	cp.w	r4,0
80006e14:	c1 20       	breq	80006e38 <_dtoa_r+0xbb4>
80006e16:	40 4b       	lddsp	r11,sp[0x10]
80006e18:	08 3b       	cp.w	r11,r4
80006e1a:	5f 19       	srne	r9
80006e1c:	58 0b       	cp.w	r11,0
80006e1e:	5f 18       	srne	r8
80006e20:	f3 e8 00 08 	and	r8,r9,r8
80006e24:	c0 40       	breq	80006e2c <_dtoa_r+0xba8>
80006e26:	0e 9c       	mov	r12,r7
80006e28:	e0 a0 07 10 	rcall	80007c48 <_Bfree>
80006e2c:	08 9b       	mov	r11,r4
80006e2e:	0e 9c       	mov	r12,r7
80006e30:	e0 a0 07 0c 	rcall	80007c48 <_Bfree>
80006e34:	c0 28       	rjmp	80006e38 <_dtoa_r+0xbb4>
80006e36:	50 66       	stdsp	sp[0x18],r6
80006e38:	0e 9c       	mov	r12,r7
80006e3a:	06 9b       	mov	r11,r3
80006e3c:	e0 a0 07 06 	rcall	80007c48 <_Bfree>
80006e40:	30 08       	mov	r8,0
80006e42:	aa 88       	st.b	r5[0x0],r8
80006e44:	40 68       	lddsp	r8,sp[0x18]
80006e46:	41 5a       	lddsp	r10,sp[0x54]
80006e48:	2f f8       	sub	r8,-1
80006e4a:	41 29       	lddsp	r9,sp[0x48]
80006e4c:	95 08       	st.w	r10[0x0],r8
80006e4e:	40 8c       	lddsp	r12,sp[0x20]
80006e50:	58 09       	cp.w	r9,0
80006e52:	fb f8 10 12 	ld.wne	r8,sp[0x48]
80006e56:	f1 f5 1a 00 	st.wne	r8[0x0],r5
80006e5a:	2e 6d       	sub	sp,-104
80006e5c:	d8 32       	popm	r0-r7,pc
80006e5e:	d7 03       	nop

80006e60 <_fflush_r>:
80006e60:	d4 21       	pushm	r4-r7,lr
80006e62:	16 97       	mov	r7,r11
80006e64:	18 96       	mov	r6,r12
80006e66:	76 48       	ld.w	r8,r11[0x10]
80006e68:	58 08       	cp.w	r8,0
80006e6a:	c7 f0       	breq	80006f68 <_fflush_r+0x108>
80006e6c:	58 0c       	cp.w	r12,0
80006e6e:	c0 50       	breq	80006e78 <_fflush_r+0x18>
80006e70:	78 68       	ld.w	r8,r12[0x18]
80006e72:	58 08       	cp.w	r8,0
80006e74:	c0 21       	brne	80006e78 <_fflush_r+0x18>
80006e76:	cc dc       	rcall	80007010 <__sinit>
80006e78:	fe c8 d2 94 	sub	r8,pc,-11628
80006e7c:	10 37       	cp.w	r7,r8
80006e7e:	c0 31       	brne	80006e84 <_fflush_r+0x24>
80006e80:	6c 07       	ld.w	r7,r6[0x0]
80006e82:	c0 c8       	rjmp	80006e9a <_fflush_r+0x3a>
80006e84:	fe c8 d2 80 	sub	r8,pc,-11648
80006e88:	10 37       	cp.w	r7,r8
80006e8a:	c0 31       	brne	80006e90 <_fflush_r+0x30>
80006e8c:	6c 17       	ld.w	r7,r6[0x4]
80006e8e:	c0 68       	rjmp	80006e9a <_fflush_r+0x3a>
80006e90:	fe c8 d2 6c 	sub	r8,pc,-11668
80006e94:	10 37       	cp.w	r7,r8
80006e96:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80006e9a:	8e 6a       	ld.sh	r10,r7[0xc]
80006e9c:	14 98       	mov	r8,r10
80006e9e:	ed ba 00 03 	bld	r10,0x3
80006ea2:	c4 20       	breq	80006f26 <_fflush_r+0xc6>
80006ea4:	ab ba       	sbr	r10,0xb
80006ea6:	ae 6a       	st.h	r7[0xc],r10
80006ea8:	6e 18       	ld.w	r8,r7[0x4]
80006eaa:	58 08       	cp.w	r8,0
80006eac:	e0 89 00 06 	brgt	80006eb8 <_fflush_r+0x58>
80006eb0:	6f 08       	ld.w	r8,r7[0x40]
80006eb2:	58 08       	cp.w	r8,0
80006eb4:	e0 8a 00 5a 	brle	80006f68 <_fflush_r+0x108>
80006eb8:	6e b8       	ld.w	r8,r7[0x2c]
80006eba:	58 08       	cp.w	r8,0
80006ebc:	c5 60       	breq	80006f68 <_fflush_r+0x108>
80006ebe:	e2 1a 10 00 	andl	r10,0x1000,COH
80006ec2:	c0 30       	breq	80006ec8 <_fflush_r+0x68>
80006ec4:	6f 55       	ld.w	r5,r7[0x54]
80006ec6:	c0 f8       	rjmp	80006ee4 <_fflush_r+0x84>
80006ec8:	30 19       	mov	r9,1
80006eca:	6e 8b       	ld.w	r11,r7[0x20]
80006ecc:	0c 9c       	mov	r12,r6
80006ece:	5d 18       	icall	r8
80006ed0:	18 95       	mov	r5,r12
80006ed2:	5b fc       	cp.w	r12,-1
80006ed4:	c0 81       	brne	80006ee4 <_fflush_r+0x84>
80006ed6:	6c 38       	ld.w	r8,r6[0xc]
80006ed8:	59 d8       	cp.w	r8,29
80006eda:	c4 70       	breq	80006f68 <_fflush_r+0x108>
80006edc:	8e 68       	ld.sh	r8,r7[0xc]
80006ede:	a7 a8       	sbr	r8,0x6
80006ee0:	ae 68       	st.h	r7[0xc],r8
80006ee2:	d8 22       	popm	r4-r7,pc
80006ee4:	8e 68       	ld.sh	r8,r7[0xc]
80006ee6:	ed b8 00 02 	bld	r8,0x2
80006eea:	c0 91       	brne	80006efc <_fflush_r+0x9c>
80006eec:	6e 18       	ld.w	r8,r7[0x4]
80006eee:	10 15       	sub	r5,r8
80006ef0:	6e d8       	ld.w	r8,r7[0x34]
80006ef2:	58 08       	cp.w	r8,0
80006ef4:	ef f8 10 10 	ld.wne	r8,r7[0x40]
80006ef8:	eb d8 e1 15 	subne	r5,r5,r8
80006efc:	6e b8       	ld.w	r8,r7[0x2c]
80006efe:	0c 9c       	mov	r12,r6
80006f00:	30 09       	mov	r9,0
80006f02:	0a 9a       	mov	r10,r5
80006f04:	6e 8b       	ld.w	r11,r7[0x20]
80006f06:	5d 18       	icall	r8
80006f08:	8e 68       	ld.sh	r8,r7[0xc]
80006f0a:	0a 3c       	cp.w	r12,r5
80006f0c:	c2 61       	brne	80006f58 <_fflush_r+0xf8>
80006f0e:	ab d8       	cbr	r8,0xb
80006f10:	30 0c       	mov	r12,0
80006f12:	6e 49       	ld.w	r9,r7[0x10]
80006f14:	ae 68       	st.h	r7[0xc],r8
80006f16:	8f 1c       	st.w	r7[0x4],r12
80006f18:	8f 09       	st.w	r7[0x0],r9
80006f1a:	ed b8 00 0c 	bld	r8,0xc
80006f1e:	c2 51       	brne	80006f68 <_fflush_r+0x108>
80006f20:	ef 45 00 54 	st.w	r7[84],r5
80006f24:	d8 22       	popm	r4-r7,pc
80006f26:	6e 45       	ld.w	r5,r7[0x10]
80006f28:	58 05       	cp.w	r5,0
80006f2a:	c1 f0       	breq	80006f68 <_fflush_r+0x108>
80006f2c:	6e 04       	ld.w	r4,r7[0x0]
80006f2e:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
80006f32:	8f 05       	st.w	r7[0x0],r5
80006f34:	f9 b8 01 00 	movne	r8,0
80006f38:	ef f8 00 05 	ld.weq	r8,r7[0x14]
80006f3c:	0a 14       	sub	r4,r5
80006f3e:	8f 28       	st.w	r7[0x8],r8
80006f40:	c1 18       	rjmp	80006f62 <_fflush_r+0x102>
80006f42:	08 99       	mov	r9,r4
80006f44:	0a 9a       	mov	r10,r5
80006f46:	6e a8       	ld.w	r8,r7[0x28]
80006f48:	6e 8b       	ld.w	r11,r7[0x20]
80006f4a:	0c 9c       	mov	r12,r6
80006f4c:	5d 18       	icall	r8
80006f4e:	18 14       	sub	r4,r12
80006f50:	58 0c       	cp.w	r12,0
80006f52:	e0 89 00 07 	brgt	80006f60 <_fflush_r+0x100>
80006f56:	8e 68       	ld.sh	r8,r7[0xc]
80006f58:	a7 a8       	sbr	r8,0x6
80006f5a:	3f fc       	mov	r12,-1
80006f5c:	ae 68       	st.h	r7[0xc],r8
80006f5e:	d8 22       	popm	r4-r7,pc
80006f60:	18 05       	add	r5,r12
80006f62:	58 04       	cp.w	r4,0
80006f64:	fe 99 ff ef 	brgt	80006f42 <_fflush_r+0xe2>
80006f68:	d8 2a       	popm	r4-r7,pc,r12=0
80006f6a:	d7 03       	nop

80006f6c <__sfp_lock_acquire>:
80006f6c:	5e fc       	retal	r12

80006f6e <__sfp_lock_release>:
80006f6e:	5e fc       	retal	r12

80006f70 <_cleanup_r>:
80006f70:	d4 01       	pushm	lr
80006f72:	fe cb e8 6a 	sub	r11,pc,-6038
80006f76:	e0 a0 02 fd 	rcall	80007570 <_fwalk>
80006f7a:	d8 02       	popm	pc

80006f7c <__sfmoreglue>:
80006f7c:	d4 21       	pushm	r4-r7,lr
80006f7e:	16 95       	mov	r5,r11
80006f80:	f6 06 10 5c 	mul	r6,r11,92
80006f84:	ec cb ff f4 	sub	r11,r6,-12
80006f88:	e0 a0 03 84 	rcall	80007690 <_malloc_r>
80006f8c:	18 97       	mov	r7,r12
80006f8e:	c0 90       	breq	80006fa0 <__sfmoreglue+0x24>
80006f90:	99 15       	st.w	r12[0x4],r5
80006f92:	30 0b       	mov	r11,0
80006f94:	2f 4c       	sub	r12,-12
80006f96:	0c 9a       	mov	r10,r6
80006f98:	8f 2c       	st.w	r7[0x8],r12
80006f9a:	8f 0b       	st.w	r7[0x0],r11
80006f9c:	e0 a0 05 bc 	rcall	80007b14 <memset>
80006fa0:	0e 9c       	mov	r12,r7
80006fa2:	d8 22       	popm	r4-r7,pc

80006fa4 <__sfp>:
80006fa4:	d4 21       	pushm	r4-r7,lr
80006fa6:	fe c8 d3 5e 	sub	r8,pc,-11426
80006faa:	18 96       	mov	r6,r12
80006fac:	70 07       	ld.w	r7,r8[0x0]
80006fae:	6e 68       	ld.w	r8,r7[0x18]
80006fb0:	58 08       	cp.w	r8,0
80006fb2:	c0 31       	brne	80006fb8 <__sfp+0x14>
80006fb4:	0e 9c       	mov	r12,r7
80006fb6:	c2 dc       	rcall	80007010 <__sinit>
80006fb8:	ee c7 ff 28 	sub	r7,r7,-216
80006fbc:	30 05       	mov	r5,0
80006fbe:	6e 2c       	ld.w	r12,r7[0x8]
80006fc0:	6e 18       	ld.w	r8,r7[0x4]
80006fc2:	c0 68       	rjmp	80006fce <__sfp+0x2a>
80006fc4:	98 69       	ld.sh	r9,r12[0xc]
80006fc6:	ea 09 19 00 	cp.h	r9,r5
80006fca:	c1 10       	breq	80006fec <__sfp+0x48>
80006fcc:	2a 4c       	sub	r12,-92
80006fce:	20 18       	sub	r8,1
80006fd0:	cf a7       	brpl	80006fc4 <__sfp+0x20>
80006fd2:	6e 08       	ld.w	r8,r7[0x0]
80006fd4:	58 08       	cp.w	r8,0
80006fd6:	c0 61       	brne	80006fe2 <__sfp+0x3e>
80006fd8:	30 4b       	mov	r11,4
80006fda:	0c 9c       	mov	r12,r6
80006fdc:	cd 0f       	rcall	80006f7c <__sfmoreglue>
80006fde:	8f 0c       	st.w	r7[0x0],r12
80006fe0:	c0 30       	breq	80006fe6 <__sfp+0x42>
80006fe2:	6e 07       	ld.w	r7,r7[0x0]
80006fe4:	ce db       	rjmp	80006fbe <__sfp+0x1a>
80006fe6:	30 c8       	mov	r8,12
80006fe8:	8d 38       	st.w	r6[0xc],r8
80006fea:	d8 22       	popm	r4-r7,pc
80006fec:	30 08       	mov	r8,0
80006fee:	f9 48 00 4c 	st.w	r12[76],r8
80006ff2:	99 08       	st.w	r12[0x0],r8
80006ff4:	99 28       	st.w	r12[0x8],r8
80006ff6:	99 18       	st.w	r12[0x4],r8
80006ff8:	99 48       	st.w	r12[0x10],r8
80006ffa:	99 58       	st.w	r12[0x14],r8
80006ffc:	99 68       	st.w	r12[0x18],r8
80006ffe:	99 d8       	st.w	r12[0x34],r8
80007000:	99 e8       	st.w	r12[0x38],r8
80007002:	f9 48 00 48 	st.w	r12[72],r8
80007006:	3f f8       	mov	r8,-1
80007008:	b8 78       	st.h	r12[0xe],r8
8000700a:	30 18       	mov	r8,1
8000700c:	b8 68       	st.h	r12[0xc],r8
8000700e:	d8 22       	popm	r4-r7,pc

80007010 <__sinit>:
80007010:	d4 21       	pushm	r4-r7,lr
80007012:	18 96       	mov	r6,r12
80007014:	78 67       	ld.w	r7,r12[0x18]
80007016:	58 07       	cp.w	r7,0
80007018:	c4 91       	brne	800070aa <__sinit+0x9a>
8000701a:	fe c8 00 aa 	sub	r8,pc,170
8000701e:	30 15       	mov	r5,1
80007020:	99 a8       	st.w	r12[0x28],r8
80007022:	f9 47 00 d8 	st.w	r12[216],r7
80007026:	f9 47 00 dc 	st.w	r12[220],r7
8000702a:	f9 47 00 e0 	st.w	r12[224],r7
8000702e:	99 65       	st.w	r12[0x18],r5
80007030:	cb af       	rcall	80006fa4 <__sfp>
80007032:	8d 0c       	st.w	r6[0x0],r12
80007034:	0c 9c       	mov	r12,r6
80007036:	cb 7f       	rcall	80006fa4 <__sfp>
80007038:	8d 1c       	st.w	r6[0x4],r12
8000703a:	0c 9c       	mov	r12,r6
8000703c:	cb 4f       	rcall	80006fa4 <__sfp>
8000703e:	6c 09       	ld.w	r9,r6[0x0]
80007040:	30 48       	mov	r8,4
80007042:	93 07       	st.w	r9[0x0],r7
80007044:	b2 68       	st.h	r9[0xc],r8
80007046:	93 17       	st.w	r9[0x4],r7
80007048:	93 27       	st.w	r9[0x8],r7
8000704a:	6c 18       	ld.w	r8,r6[0x4]
8000704c:	b2 77       	st.h	r9[0xe],r7
8000704e:	93 47       	st.w	r9[0x10],r7
80007050:	93 57       	st.w	r9[0x14],r7
80007052:	93 67       	st.w	r9[0x18],r7
80007054:	93 89       	st.w	r9[0x20],r9
80007056:	91 07       	st.w	r8[0x0],r7
80007058:	91 17       	st.w	r8[0x4],r7
8000705a:	91 27       	st.w	r8[0x8],r7
8000705c:	fe ce eb e4 	sub	lr,pc,-5148
80007060:	fe cb ec 14 	sub	r11,pc,-5100
80007064:	93 9e       	st.w	r9[0x24],lr
80007066:	93 ab       	st.w	r9[0x28],r11
80007068:	fe ca ec 3c 	sub	r10,pc,-5060
8000706c:	fe c4 ec 48 	sub	r4,pc,-5048
80007070:	93 ba       	st.w	r9[0x2c],r10
80007072:	93 c4       	st.w	r9[0x30],r4
80007074:	30 99       	mov	r9,9
80007076:	b0 69       	st.h	r8[0xc],r9
80007078:	b0 75       	st.h	r8[0xe],r5
8000707a:	91 c4       	st.w	r8[0x30],r4
8000707c:	91 47       	st.w	r8[0x10],r7
8000707e:	91 57       	st.w	r8[0x14],r7
80007080:	91 67       	st.w	r8[0x18],r7
80007082:	91 88       	st.w	r8[0x20],r8
80007084:	91 9e       	st.w	r8[0x24],lr
80007086:	91 ab       	st.w	r8[0x28],r11
80007088:	91 ba       	st.w	r8[0x2c],r10
8000708a:	8d 2c       	st.w	r6[0x8],r12
8000708c:	31 28       	mov	r8,18
8000708e:	99 07       	st.w	r12[0x0],r7
80007090:	b8 68       	st.h	r12[0xc],r8
80007092:	99 17       	st.w	r12[0x4],r7
80007094:	99 27       	st.w	r12[0x8],r7
80007096:	30 28       	mov	r8,2
80007098:	b8 78       	st.h	r12[0xe],r8
8000709a:	99 c4       	st.w	r12[0x30],r4
8000709c:	99 67       	st.w	r12[0x18],r7
8000709e:	99 9e       	st.w	r12[0x24],lr
800070a0:	99 ab       	st.w	r12[0x28],r11
800070a2:	99 ba       	st.w	r12[0x2c],r10
800070a4:	99 47       	st.w	r12[0x10],r7
800070a6:	99 57       	st.w	r12[0x14],r7
800070a8:	99 8c       	st.w	r12[0x20],r12
800070aa:	d8 22       	popm	r4-r7,pc

800070ac <_malloc_trim_r>:
800070ac:	d4 21       	pushm	r4-r7,lr
800070ae:	16 95       	mov	r5,r11
800070b0:	18 97       	mov	r7,r12
800070b2:	e0 a0 05 38 	rcall	80007b22 <__malloc_lock>
800070b6:	e0 64 01 1c 	mov	r4,284
800070ba:	68 28       	ld.w	r8,r4[0x8]
800070bc:	70 16       	ld.w	r6,r8[0x4]
800070be:	e0 16 ff fc 	andl	r6,0xfffc
800070c2:	ec c8 ff 91 	sub	r8,r6,-111
800070c6:	f0 05 01 05 	sub	r5,r8,r5
800070ca:	e0 15 ff 80 	andl	r5,0xff80
800070ce:	ea c5 00 80 	sub	r5,r5,128
800070d2:	e0 45 00 7f 	cp.w	r5,127
800070d6:	e0 8a 00 25 	brle	80007120 <_malloc_trim_r+0x74>
800070da:	30 0b       	mov	r11,0
800070dc:	0e 9c       	mov	r12,r7
800070de:	e0 a0 09 93 	rcall	80008404 <_sbrk_r>
800070e2:	68 28       	ld.w	r8,r4[0x8]
800070e4:	0c 08       	add	r8,r6
800070e6:	10 3c       	cp.w	r12,r8
800070e8:	c1 c1       	brne	80007120 <_malloc_trim_r+0x74>
800070ea:	ea 0b 11 00 	rsub	r11,r5,0
800070ee:	0e 9c       	mov	r12,r7
800070f0:	e0 a0 09 8a 	rcall	80008404 <_sbrk_r>
800070f4:	5b fc       	cp.w	r12,-1
800070f6:	c1 91       	brne	80007128 <_malloc_trim_r+0x7c>
800070f8:	30 0b       	mov	r11,0
800070fa:	0e 9c       	mov	r12,r7
800070fc:	e0 a0 09 84 	rcall	80008404 <_sbrk_r>
80007100:	68 28       	ld.w	r8,r4[0x8]
80007102:	f8 08 01 09 	sub	r9,r12,r8
80007106:	58 f9       	cp.w	r9,15
80007108:	e0 8a 00 0c 	brle	80007120 <_malloc_trim_r+0x74>
8000710c:	a1 a9       	sbr	r9,0x0
8000710e:	91 19       	st.w	r8[0x4],r9
80007110:	e0 68 05 28 	mov	r8,1320
80007114:	70 09       	ld.w	r9,r8[0x0]
80007116:	e0 68 06 54 	mov	r8,1620
8000711a:	f8 09 01 09 	sub	r9,r12,r9
8000711e:	91 09       	st.w	r8[0x0],r9
80007120:	0e 9c       	mov	r12,r7
80007122:	e0 a0 05 01 	rcall	80007b24 <__malloc_unlock>
80007126:	d8 2a       	popm	r4-r7,pc,r12=0
80007128:	68 28       	ld.w	r8,r4[0x8]
8000712a:	0a 16       	sub	r6,r5
8000712c:	a1 a6       	sbr	r6,0x0
8000712e:	91 16       	st.w	r8[0x4],r6
80007130:	e0 68 06 54 	mov	r8,1620
80007134:	70 09       	ld.w	r9,r8[0x0]
80007136:	0a 19       	sub	r9,r5
80007138:	0e 9c       	mov	r12,r7
8000713a:	91 09       	st.w	r8[0x0],r9
8000713c:	e0 a0 04 f4 	rcall	80007b24 <__malloc_unlock>
80007140:	da 2a       	popm	r4-r7,pc,r12=1
80007142:	d7 03       	nop

80007144 <_free_r>:
80007144:	d4 21       	pushm	r4-r7,lr
80007146:	16 96       	mov	r6,r11
80007148:	18 97       	mov	r7,r12
8000714a:	58 0b       	cp.w	r11,0
8000714c:	e0 80 00 c0 	breq	800072cc <_free_r+0x188>
80007150:	e0 a0 04 e9 	rcall	80007b22 <__malloc_lock>
80007154:	20 86       	sub	r6,8
80007156:	e0 6a 01 1c 	mov	r10,284
8000715a:	6c 18       	ld.w	r8,r6[0x4]
8000715c:	74 2e       	ld.w	lr,r10[0x8]
8000715e:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
80007162:	a1 c8       	cbr	r8,0x0
80007164:	ec 08 00 09 	add	r9,r6,r8
80007168:	72 1b       	ld.w	r11,r9[0x4]
8000716a:	e0 1b ff fc 	andl	r11,0xfffc
8000716e:	1c 39       	cp.w	r9,lr
80007170:	c1 e1       	brne	800071ac <_free_r+0x68>
80007172:	f6 08 00 08 	add	r8,r11,r8
80007176:	58 0c       	cp.w	r12,0
80007178:	c0 81       	brne	80007188 <_free_r+0x44>
8000717a:	6c 09       	ld.w	r9,r6[0x0]
8000717c:	12 16       	sub	r6,r9
8000717e:	12 08       	add	r8,r9
80007180:	6c 3b       	ld.w	r11,r6[0xc]
80007182:	6c 29       	ld.w	r9,r6[0x8]
80007184:	97 29       	st.w	r11[0x8],r9
80007186:	93 3b       	st.w	r9[0xc],r11
80007188:	10 99       	mov	r9,r8
8000718a:	95 26       	st.w	r10[0x8],r6
8000718c:	a1 a9       	sbr	r9,0x0
8000718e:	8d 19       	st.w	r6[0x4],r9
80007190:	e0 69 05 24 	mov	r9,1316
80007194:	72 09       	ld.w	r9,r9[0x0]
80007196:	12 38       	cp.w	r8,r9
80007198:	c0 63       	brcs	800071a4 <_free_r+0x60>
8000719a:	e0 68 06 50 	mov	r8,1616
8000719e:	0e 9c       	mov	r12,r7
800071a0:	70 0b       	ld.w	r11,r8[0x0]
800071a2:	c8 5f       	rcall	800070ac <_malloc_trim_r>
800071a4:	0e 9c       	mov	r12,r7
800071a6:	e0 a0 04 bf 	rcall	80007b24 <__malloc_unlock>
800071aa:	d8 22       	popm	r4-r7,pc
800071ac:	93 1b       	st.w	r9[0x4],r11
800071ae:	58 0c       	cp.w	r12,0
800071b0:	c0 30       	breq	800071b6 <_free_r+0x72>
800071b2:	30 0c       	mov	r12,0
800071b4:	c1 08       	rjmp	800071d4 <_free_r+0x90>
800071b6:	6c 0e       	ld.w	lr,r6[0x0]
800071b8:	f4 c5 ff f8 	sub	r5,r10,-8
800071bc:	1c 16       	sub	r6,lr
800071be:	1c 08       	add	r8,lr
800071c0:	6c 2e       	ld.w	lr,r6[0x8]
800071c2:	0a 3e       	cp.w	lr,r5
800071c4:	f9 bc 00 01 	moveq	r12,1
800071c8:	ed f5 10 03 	ld.wne	r5,r6[0xc]
800071cc:	eb fe 1a 02 	st.wne	r5[0x8],lr
800071d0:	fd f5 1a 03 	st.wne	lr[0xc],r5
800071d4:	f2 0b 00 0e 	add	lr,r9,r11
800071d8:	7c 1e       	ld.w	lr,lr[0x4]
800071da:	ed be 00 00 	bld	lr,0x0
800071de:	c1 40       	breq	80007206 <_free_r+0xc2>
800071e0:	16 08       	add	r8,r11
800071e2:	58 0c       	cp.w	r12,0
800071e4:	c0 d1       	brne	800071fe <_free_r+0xba>
800071e6:	e0 6e 01 1c 	mov	lr,284
800071ea:	72 2b       	ld.w	r11,r9[0x8]
800071ec:	2f 8e       	sub	lr,-8
800071ee:	1c 3b       	cp.w	r11,lr
800071f0:	c0 71       	brne	800071fe <_free_r+0xba>
800071f2:	97 36       	st.w	r11[0xc],r6
800071f4:	97 26       	st.w	r11[0x8],r6
800071f6:	8d 2b       	st.w	r6[0x8],r11
800071f8:	8d 3b       	st.w	r6[0xc],r11
800071fa:	30 1c       	mov	r12,1
800071fc:	c0 58       	rjmp	80007206 <_free_r+0xc2>
800071fe:	72 2b       	ld.w	r11,r9[0x8]
80007200:	72 39       	ld.w	r9,r9[0xc]
80007202:	93 2b       	st.w	r9[0x8],r11
80007204:	97 39       	st.w	r11[0xc],r9
80007206:	10 99       	mov	r9,r8
80007208:	ec 08 09 08 	st.w	r6[r8],r8
8000720c:	a1 a9       	sbr	r9,0x0
8000720e:	8d 19       	st.w	r6[0x4],r9
80007210:	58 0c       	cp.w	r12,0
80007212:	c5 a1       	brne	800072c6 <_free_r+0x182>
80007214:	e0 48 01 ff 	cp.w	r8,511
80007218:	e0 8b 00 13 	brhi	8000723e <_free_r+0xfa>
8000721c:	a3 98       	lsr	r8,0x3
8000721e:	f4 08 00 39 	add	r9,r10,r8<<0x3
80007222:	72 2b       	ld.w	r11,r9[0x8]
80007224:	8d 39       	st.w	r6[0xc],r9
80007226:	8d 2b       	st.w	r6[0x8],r11
80007228:	97 36       	st.w	r11[0xc],r6
8000722a:	93 26       	st.w	r9[0x8],r6
8000722c:	a3 48       	asr	r8,0x2
8000722e:	74 19       	ld.w	r9,r10[0x4]
80007230:	30 1b       	mov	r11,1
80007232:	f6 08 09 48 	lsl	r8,r11,r8
80007236:	f3 e8 10 08 	or	r8,r9,r8
8000723a:	95 18       	st.w	r10[0x4],r8
8000723c:	c4 58       	rjmp	800072c6 <_free_r+0x182>
8000723e:	f0 0b 16 09 	lsr	r11,r8,0x9
80007242:	58 4b       	cp.w	r11,4
80007244:	e0 8b 00 06 	brhi	80007250 <_free_r+0x10c>
80007248:	f0 0b 16 06 	lsr	r11,r8,0x6
8000724c:	2c 8b       	sub	r11,-56
8000724e:	c2 08       	rjmp	8000728e <_free_r+0x14a>
80007250:	59 4b       	cp.w	r11,20
80007252:	e0 8b 00 04 	brhi	8000725a <_free_r+0x116>
80007256:	2a 5b       	sub	r11,-91
80007258:	c1 b8       	rjmp	8000728e <_free_r+0x14a>
8000725a:	e0 4b 00 54 	cp.w	r11,84
8000725e:	e0 8b 00 06 	brhi	8000726a <_free_r+0x126>
80007262:	f0 0b 16 0c 	lsr	r11,r8,0xc
80007266:	29 2b       	sub	r11,-110
80007268:	c1 38       	rjmp	8000728e <_free_r+0x14a>
8000726a:	e0 4b 01 54 	cp.w	r11,340
8000726e:	e0 8b 00 06 	brhi	8000727a <_free_r+0x136>
80007272:	f0 0b 16 0f 	lsr	r11,r8,0xf
80007276:	28 9b       	sub	r11,-119
80007278:	c0 b8       	rjmp	8000728e <_free_r+0x14a>
8000727a:	e0 4b 05 54 	cp.w	r11,1364
8000727e:	e0 88 00 05 	brls	80007288 <_free_r+0x144>
80007282:	37 eb       	mov	r11,126
80007284:	c0 58       	rjmp	8000728e <_free_r+0x14a>
80007286:	d7 03       	nop
80007288:	f0 0b 16 12 	lsr	r11,r8,0x12
8000728c:	28 4b       	sub	r11,-124
8000728e:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
80007292:	78 29       	ld.w	r9,r12[0x8]
80007294:	18 39       	cp.w	r9,r12
80007296:	c0 e1       	brne	800072b2 <_free_r+0x16e>
80007298:	74 18       	ld.w	r8,r10[0x4]
8000729a:	a3 4b       	asr	r11,0x2
8000729c:	30 1c       	mov	r12,1
8000729e:	f8 0b 09 4b 	lsl	r11,r12,r11
800072a2:	f1 eb 10 0b 	or	r11,r8,r11
800072a6:	12 98       	mov	r8,r9
800072a8:	95 1b       	st.w	r10[0x4],r11
800072aa:	c0 a8       	rjmp	800072be <_free_r+0x17a>
800072ac:	72 29       	ld.w	r9,r9[0x8]
800072ae:	18 39       	cp.w	r9,r12
800072b0:	c0 60       	breq	800072bc <_free_r+0x178>
800072b2:	72 1a       	ld.w	r10,r9[0x4]
800072b4:	e0 1a ff fc 	andl	r10,0xfffc
800072b8:	14 38       	cp.w	r8,r10
800072ba:	cf 93       	brcs	800072ac <_free_r+0x168>
800072bc:	72 38       	ld.w	r8,r9[0xc]
800072be:	8d 38       	st.w	r6[0xc],r8
800072c0:	8d 29       	st.w	r6[0x8],r9
800072c2:	93 36       	st.w	r9[0xc],r6
800072c4:	91 26       	st.w	r8[0x8],r6
800072c6:	0e 9c       	mov	r12,r7
800072c8:	e0 a0 04 2e 	rcall	80007b24 <__malloc_unlock>
800072cc:	d8 22       	popm	r4-r7,pc
800072ce:	d7 03       	nop

800072d0 <__sfvwrite_r>:
800072d0:	d4 31       	pushm	r0-r7,lr
800072d2:	20 3d       	sub	sp,12
800072d4:	14 94       	mov	r4,r10
800072d6:	18 95       	mov	r5,r12
800072d8:	16 97       	mov	r7,r11
800072da:	74 28       	ld.w	r8,r10[0x8]
800072dc:	58 08       	cp.w	r8,0
800072de:	e0 80 01 45 	breq	80007568 <__sfvwrite_r+0x298>
800072e2:	96 68       	ld.sh	r8,r11[0xc]
800072e4:	ed b8 00 03 	bld	r8,0x3
800072e8:	c0 41       	brne	800072f0 <__sfvwrite_r+0x20>
800072ea:	76 48       	ld.w	r8,r11[0x10]
800072ec:	58 08       	cp.w	r8,0
800072ee:	c0 c1       	brne	80007306 <__sfvwrite_r+0x36>
800072f0:	0e 9b       	mov	r11,r7
800072f2:	0a 9c       	mov	r12,r5
800072f4:	fe b0 f6 ca 	rcall	80006088 <__swsetup_r>
800072f8:	c0 70       	breq	80007306 <__sfvwrite_r+0x36>
800072fa:	8e 68       	ld.sh	r8,r7[0xc]
800072fc:	a7 a8       	sbr	r8,0x6
800072fe:	ae 68       	st.h	r7[0xc],r8
80007300:	30 98       	mov	r8,9
80007302:	8b 38       	st.w	r5[0xc],r8
80007304:	c3 09       	rjmp	80007564 <__sfvwrite_r+0x294>
80007306:	8e 63       	ld.sh	r3,r7[0xc]
80007308:	68 00       	ld.w	r0,r4[0x0]
8000730a:	06 96       	mov	r6,r3
8000730c:	e2 16 00 02 	andl	r6,0x2,COH
80007310:	c2 10       	breq	80007352 <__sfvwrite_r+0x82>
80007312:	30 03       	mov	r3,0
80007314:	e0 62 04 00 	mov	r2,1024
80007318:	06 96       	mov	r6,r3
8000731a:	c0 48       	rjmp	80007322 <__sfvwrite_r+0x52>
8000731c:	60 03       	ld.w	r3,r0[0x0]
8000731e:	60 16       	ld.w	r6,r0[0x4]
80007320:	2f 80       	sub	r0,-8
80007322:	58 06       	cp.w	r6,0
80007324:	cf c0       	breq	8000731c <__sfvwrite_r+0x4c>
80007326:	e0 46 04 00 	cp.w	r6,1024
8000732a:	ec 09 17 80 	movls	r9,r6
8000732e:	e4 09 17 b0 	movhi	r9,r2
80007332:	06 9a       	mov	r10,r3
80007334:	6e a8       	ld.w	r8,r7[0x28]
80007336:	6e 8b       	ld.w	r11,r7[0x20]
80007338:	0a 9c       	mov	r12,r5
8000733a:	5d 18       	icall	r8
8000733c:	18 16       	sub	r6,r12
8000733e:	58 0c       	cp.w	r12,0
80007340:	e0 8a 01 0f 	brle	8000755e <__sfvwrite_r+0x28e>
80007344:	68 28       	ld.w	r8,r4[0x8]
80007346:	18 18       	sub	r8,r12
80007348:	89 28       	st.w	r4[0x8],r8
8000734a:	e0 80 01 0f 	breq	80007568 <__sfvwrite_r+0x298>
8000734e:	18 03       	add	r3,r12
80007350:	ce 9b       	rjmp	80007322 <__sfvwrite_r+0x52>
80007352:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
80007356:	c0 70       	breq	80007364 <__sfvwrite_r+0x94>
80007358:	50 06       	stdsp	sp[0x0],r6
8000735a:	0c 93       	mov	r3,r6
8000735c:	0c 91       	mov	r1,r6
8000735e:	50 15       	stdsp	sp[0x4],r5
80007360:	08 92       	mov	r2,r4
80007362:	c9 e8       	rjmp	8000749e <__sfvwrite_r+0x1ce>
80007364:	06 96       	mov	r6,r3
80007366:	08 91       	mov	r1,r4
80007368:	c0 48       	rjmp	80007370 <__sfvwrite_r+0xa0>
8000736a:	60 03       	ld.w	r3,r0[0x0]
8000736c:	60 16       	ld.w	r6,r0[0x4]
8000736e:	2f 80       	sub	r0,-8
80007370:	58 06       	cp.w	r6,0
80007372:	cf c0       	breq	8000736a <__sfvwrite_r+0x9a>
80007374:	8e 68       	ld.sh	r8,r7[0xc]
80007376:	6e 24       	ld.w	r4,r7[0x8]
80007378:	10 99       	mov	r9,r8
8000737a:	e2 19 02 00 	andl	r9,0x200,COH
8000737e:	c5 50       	breq	80007428 <__sfvwrite_r+0x158>
80007380:	08 36       	cp.w	r6,r4
80007382:	c4 33       	brcs	80007408 <__sfvwrite_r+0x138>
80007384:	10 99       	mov	r9,r8
80007386:	e2 19 04 80 	andl	r9,0x480,COH
8000738a:	c3 f0       	breq	80007408 <__sfvwrite_r+0x138>
8000738c:	6e 4b       	ld.w	r11,r7[0x10]
8000738e:	6e 09       	ld.w	r9,r7[0x0]
80007390:	16 19       	sub	r9,r11
80007392:	50 09       	stdsp	sp[0x0],r9
80007394:	6e 59       	ld.w	r9,r7[0x14]
80007396:	10 9c       	mov	r12,r8
80007398:	f2 09 00 1a 	add	r10,r9,r9<<0x1
8000739c:	30 28       	mov	r8,2
8000739e:	f4 08 0c 08 	divs	r8,r10,r8
800073a2:	fa e9 00 04 	st.d	sp[4],r8
800073a6:	10 94       	mov	r4,r8
800073a8:	40 09       	lddsp	r9,sp[0x0]
800073aa:	e2 1c 04 00 	andl	r12,0x400,COH
800073ae:	2f f9       	sub	r9,-1
800073b0:	0c 09       	add	r9,r6
800073b2:	12 38       	cp.w	r8,r9
800073b4:	f2 04 17 30 	movlo	r4,r9
800073b8:	58 0c       	cp.w	r12,0
800073ba:	c1 00       	breq	800073da <__sfvwrite_r+0x10a>
800073bc:	08 9b       	mov	r11,r4
800073be:	0a 9c       	mov	r12,r5
800073c0:	c6 8d       	rcall	80007690 <_malloc_r>
800073c2:	18 92       	mov	r2,r12
800073c4:	c1 40       	breq	800073ec <__sfvwrite_r+0x11c>
800073c6:	40 0a       	lddsp	r10,sp[0x0]
800073c8:	6e 4b       	ld.w	r11,r7[0x10]
800073ca:	fe b0 e4 7c 	rcall	80003cc2 <memcpy>
800073ce:	8e 68       	ld.sh	r8,r7[0xc]
800073d0:	e0 18 fb 7f 	andl	r8,0xfb7f
800073d4:	a7 b8       	sbr	r8,0x7
800073d6:	ae 68       	st.h	r7[0xc],r8
800073d8:	c0 d8       	rjmp	800073f2 <__sfvwrite_r+0x122>
800073da:	08 9a       	mov	r10,r4
800073dc:	0a 9c       	mov	r12,r5
800073de:	e0 a0 06 8f 	rcall	800080fc <_realloc_r>
800073e2:	18 92       	mov	r2,r12
800073e4:	c0 71       	brne	800073f2 <__sfvwrite_r+0x122>
800073e6:	6e 4b       	ld.w	r11,r7[0x10]
800073e8:	0a 9c       	mov	r12,r5
800073ea:	ca de       	rcall	80007144 <_free_r>
800073ec:	30 c8       	mov	r8,12
800073ee:	8b 38       	st.w	r5[0xc],r8
800073f0:	cb 78       	rjmp	8000755e <__sfvwrite_r+0x28e>
800073f2:	40 0a       	lddsp	r10,sp[0x0]
800073f4:	40 09       	lddsp	r9,sp[0x0]
800073f6:	e8 0a 01 0a 	sub	r10,r4,r10
800073fa:	e4 09 00 08 	add	r8,r2,r9
800073fe:	8f 54       	st.w	r7[0x14],r4
80007400:	8f 2a       	st.w	r7[0x8],r10
80007402:	8f 08       	st.w	r7[0x0],r8
80007404:	8f 42       	st.w	r7[0x10],r2
80007406:	0c 94       	mov	r4,r6
80007408:	08 36       	cp.w	r6,r4
8000740a:	ec 04 17 30 	movlo	r4,r6
8000740e:	06 9b       	mov	r11,r3
80007410:	08 9a       	mov	r10,r4
80007412:	6e 0c       	ld.w	r12,r7[0x0]
80007414:	e0 a0 03 61 	rcall	80007ad6 <memmove>
80007418:	6e 08       	ld.w	r8,r7[0x0]
8000741a:	08 08       	add	r8,r4
8000741c:	8f 08       	st.w	r7[0x0],r8
8000741e:	6e 28       	ld.w	r8,r7[0x8]
80007420:	08 18       	sub	r8,r4
80007422:	0c 94       	mov	r4,r6
80007424:	8f 28       	st.w	r7[0x8],r8
80007426:	c3 08       	rjmp	80007486 <__sfvwrite_r+0x1b6>
80007428:	08 36       	cp.w	r6,r4
8000742a:	5f ba       	srhi	r10
8000742c:	6e 0c       	ld.w	r12,r7[0x0]
8000742e:	6e 48       	ld.w	r8,r7[0x10]
80007430:	10 3c       	cp.w	r12,r8
80007432:	5f b8       	srhi	r8
80007434:	f5 e8 00 08 	and	r8,r10,r8
80007438:	f2 08 18 00 	cp.b	r8,r9
8000743c:	c0 e0       	breq	80007458 <__sfvwrite_r+0x188>
8000743e:	06 9b       	mov	r11,r3
80007440:	08 9a       	mov	r10,r4
80007442:	e0 a0 03 4a 	rcall	80007ad6 <memmove>
80007446:	6e 08       	ld.w	r8,r7[0x0]
80007448:	08 08       	add	r8,r4
8000744a:	0e 9b       	mov	r11,r7
8000744c:	8f 08       	st.w	r7[0x0],r8
8000744e:	0a 9c       	mov	r12,r5
80007450:	fe b0 fd 08 	rcall	80006e60 <_fflush_r>
80007454:	c1 90       	breq	80007486 <__sfvwrite_r+0x1b6>
80007456:	c8 48       	rjmp	8000755e <__sfvwrite_r+0x28e>
80007458:	6e 59       	ld.w	r9,r7[0x14]
8000745a:	12 36       	cp.w	r6,r9
8000745c:	c0 a3       	brcs	80007470 <__sfvwrite_r+0x1a0>
8000745e:	6e a8       	ld.w	r8,r7[0x28]
80007460:	06 9a       	mov	r10,r3
80007462:	6e 8b       	ld.w	r11,r7[0x20]
80007464:	0a 9c       	mov	r12,r5
80007466:	5d 18       	icall	r8
80007468:	18 94       	mov	r4,r12
8000746a:	e0 89 00 0e 	brgt	80007486 <__sfvwrite_r+0x1b6>
8000746e:	c7 88       	rjmp	8000755e <__sfvwrite_r+0x28e>
80007470:	0c 9a       	mov	r10,r6
80007472:	06 9b       	mov	r11,r3
80007474:	e0 a0 03 31 	rcall	80007ad6 <memmove>
80007478:	6e 08       	ld.w	r8,r7[0x0]
8000747a:	0c 08       	add	r8,r6
8000747c:	0c 94       	mov	r4,r6
8000747e:	8f 08       	st.w	r7[0x0],r8
80007480:	6e 28       	ld.w	r8,r7[0x8]
80007482:	0c 18       	sub	r8,r6
80007484:	8f 28       	st.w	r7[0x8],r8
80007486:	62 28       	ld.w	r8,r1[0x8]
80007488:	08 18       	sub	r8,r4
8000748a:	83 28       	st.w	r1[0x8],r8
8000748c:	c6 e0       	breq	80007568 <__sfvwrite_r+0x298>
8000748e:	08 16       	sub	r6,r4
80007490:	08 03       	add	r3,r4
80007492:	c6 fb       	rjmp	80007370 <__sfvwrite_r+0xa0>
80007494:	60 03       	ld.w	r3,r0[0x0]
80007496:	60 11       	ld.w	r1,r0[0x4]
80007498:	30 08       	mov	r8,0
8000749a:	2f 80       	sub	r0,-8
8000749c:	50 08       	stdsp	sp[0x0],r8
8000749e:	58 01       	cp.w	r1,0
800074a0:	cf a0       	breq	80007494 <__sfvwrite_r+0x1c4>
800074a2:	40 0a       	lddsp	r10,sp[0x0]
800074a4:	58 0a       	cp.w	r10,0
800074a6:	c1 51       	brne	800074d0 <__sfvwrite_r+0x200>
800074a8:	e2 c6 ff ff 	sub	r6,r1,-1
800074ac:	02 9a       	mov	r10,r1
800074ae:	30 ab       	mov	r11,10
800074b0:	06 9c       	mov	r12,r3
800074b2:	e0 a0 03 07 	rcall	80007ac0 <memchr>
800074b6:	f8 c8 ff ff 	sub	r8,r12,-1
800074ba:	58 0c       	cp.w	r12,0
800074bc:	f1 d3 e1 16 	subne	r6,r8,r3
800074c0:	f9 b9 01 01 	movne	r9,1
800074c4:	fb f9 1a 00 	st.wne	sp[0x0],r9
800074c8:	f9 b8 00 01 	moveq	r8,1
800074cc:	fb f8 0a 00 	st.weq	sp[0x0],r8
800074d0:	02 36       	cp.w	r6,r1
800074d2:	ec 04 17 80 	movls	r4,r6
800074d6:	e2 04 17 b0 	movhi	r4,r1
800074da:	6e 59       	ld.w	r9,r7[0x14]
800074dc:	6e 25       	ld.w	r5,r7[0x8]
800074de:	f2 05 00 05 	add	r5,r9,r5
800074e2:	0a 34       	cp.w	r4,r5
800074e4:	5f 9a       	srgt	r10
800074e6:	6e 0c       	ld.w	r12,r7[0x0]
800074e8:	6e 48       	ld.w	r8,r7[0x10]
800074ea:	10 3c       	cp.w	r12,r8
800074ec:	5f b8       	srhi	r8
800074ee:	f5 e8 00 08 	and	r8,r10,r8
800074f2:	30 0a       	mov	r10,0
800074f4:	f4 08 18 00 	cp.b	r8,r10
800074f8:	c0 e0       	breq	80007514 <__sfvwrite_r+0x244>
800074fa:	06 9b       	mov	r11,r3
800074fc:	0a 9a       	mov	r10,r5
800074fe:	e0 a0 02 ec 	rcall	80007ad6 <memmove>
80007502:	6e 08       	ld.w	r8,r7[0x0]
80007504:	0a 08       	add	r8,r5
80007506:	0e 9b       	mov	r11,r7
80007508:	8f 08       	st.w	r7[0x0],r8
8000750a:	40 1c       	lddsp	r12,sp[0x4]
8000750c:	fe b0 fc aa 	rcall	80006e60 <_fflush_r>
80007510:	c1 80       	breq	80007540 <__sfvwrite_r+0x270>
80007512:	c2 68       	rjmp	8000755e <__sfvwrite_r+0x28e>
80007514:	12 34       	cp.w	r4,r9
80007516:	c0 a5       	brlt	8000752a <__sfvwrite_r+0x25a>
80007518:	6e a8       	ld.w	r8,r7[0x28]
8000751a:	06 9a       	mov	r10,r3
8000751c:	6e 8b       	ld.w	r11,r7[0x20]
8000751e:	40 1c       	lddsp	r12,sp[0x4]
80007520:	5d 18       	icall	r8
80007522:	18 95       	mov	r5,r12
80007524:	e0 89 00 0e 	brgt	80007540 <__sfvwrite_r+0x270>
80007528:	c1 b8       	rjmp	8000755e <__sfvwrite_r+0x28e>
8000752a:	08 9a       	mov	r10,r4
8000752c:	06 9b       	mov	r11,r3
8000752e:	e0 a0 02 d4 	rcall	80007ad6 <memmove>
80007532:	6e 08       	ld.w	r8,r7[0x0]
80007534:	08 08       	add	r8,r4
80007536:	08 95       	mov	r5,r4
80007538:	8f 08       	st.w	r7[0x0],r8
8000753a:	6e 28       	ld.w	r8,r7[0x8]
8000753c:	08 18       	sub	r8,r4
8000753e:	8f 28       	st.w	r7[0x8],r8
80007540:	0a 16       	sub	r6,r5
80007542:	c0 71       	brne	80007550 <__sfvwrite_r+0x280>
80007544:	0e 9b       	mov	r11,r7
80007546:	40 1c       	lddsp	r12,sp[0x4]
80007548:	fe b0 fc 8c 	rcall	80006e60 <_fflush_r>
8000754c:	c0 91       	brne	8000755e <__sfvwrite_r+0x28e>
8000754e:	50 06       	stdsp	sp[0x0],r6
80007550:	64 28       	ld.w	r8,r2[0x8]
80007552:	0a 18       	sub	r8,r5
80007554:	85 28       	st.w	r2[0x8],r8
80007556:	c0 90       	breq	80007568 <__sfvwrite_r+0x298>
80007558:	0a 11       	sub	r1,r5
8000755a:	0a 03       	add	r3,r5
8000755c:	ca 1b       	rjmp	8000749e <__sfvwrite_r+0x1ce>
8000755e:	8e 68       	ld.sh	r8,r7[0xc]
80007560:	a7 a8       	sbr	r8,0x6
80007562:	ae 68       	st.h	r7[0xc],r8
80007564:	3f fc       	mov	r12,-1
80007566:	c0 28       	rjmp	8000756a <__sfvwrite_r+0x29a>
80007568:	30 0c       	mov	r12,0
8000756a:	2f dd       	sub	sp,-12
8000756c:	d8 32       	popm	r0-r7,pc
8000756e:	d7 03       	nop

80007570 <_fwalk>:
80007570:	d4 31       	pushm	r0-r7,lr
80007572:	30 05       	mov	r5,0
80007574:	16 91       	mov	r1,r11
80007576:	f8 c7 ff 28 	sub	r7,r12,-216
8000757a:	0a 92       	mov	r2,r5
8000757c:	fe b0 fc f8 	rcall	80006f6c <__sfp_lock_acquire>
80007580:	3f f3       	mov	r3,-1
80007582:	c1 68       	rjmp	800075ae <_fwalk+0x3e>
80007584:	6e 26       	ld.w	r6,r7[0x8]
80007586:	6e 14       	ld.w	r4,r7[0x4]
80007588:	2f 46       	sub	r6,-12
8000758a:	c0 c8       	rjmp	800075a2 <_fwalk+0x32>
8000758c:	8c 08       	ld.sh	r8,r6[0x0]
8000758e:	e4 08 19 00 	cp.h	r8,r2
80007592:	c0 70       	breq	800075a0 <_fwalk+0x30>
80007594:	8c 18       	ld.sh	r8,r6[0x2]
80007596:	e6 08 19 00 	cp.h	r8,r3
8000759a:	c0 30       	breq	800075a0 <_fwalk+0x30>
8000759c:	5d 11       	icall	r1
8000759e:	18 45       	or	r5,r12
800075a0:	2a 46       	sub	r6,-92
800075a2:	20 14       	sub	r4,1
800075a4:	ec cc 00 0c 	sub	r12,r6,12
800075a8:	58 04       	cp.w	r4,0
800075aa:	cf 14       	brge	8000758c <_fwalk+0x1c>
800075ac:	6e 07       	ld.w	r7,r7[0x0]
800075ae:	58 07       	cp.w	r7,0
800075b0:	ce a1       	brne	80007584 <_fwalk+0x14>
800075b2:	fe b0 fc de 	rcall	80006f6e <__sfp_lock_release>
800075b6:	0a 9c       	mov	r12,r5
800075b8:	d8 32       	popm	r0-r7,pc
800075ba:	d7 03       	nop

800075bc <_localeconv_r>:
800075bc:	fe cc d9 70 	sub	r12,pc,-9872
800075c0:	5e fc       	retal	r12
800075c2:	d7 03       	nop

800075c4 <__smakebuf_r>:
800075c4:	d4 21       	pushm	r4-r7,lr
800075c6:	20 fd       	sub	sp,60
800075c8:	96 68       	ld.sh	r8,r11[0xc]
800075ca:	16 97       	mov	r7,r11
800075cc:	18 96       	mov	r6,r12
800075ce:	e2 18 00 02 	andl	r8,0x2,COH
800075d2:	c3 c1       	brne	8000764a <__smakebuf_r+0x86>
800075d4:	96 7b       	ld.sh	r11,r11[0xe]
800075d6:	f0 0b 19 00 	cp.h	r11,r8
800075da:	c0 55       	brlt	800075e4 <__smakebuf_r+0x20>
800075dc:	1a 9a       	mov	r10,sp
800075de:	e0 a0 08 9d 	rcall	80008718 <_fstat_r>
800075e2:	c0 f4       	brge	80007600 <__smakebuf_r+0x3c>
800075e4:	8e 65       	ld.sh	r5,r7[0xc]
800075e6:	0a 98       	mov	r8,r5
800075e8:	ab b8       	sbr	r8,0xb
800075ea:	e2 15 00 80 	andl	r5,0x80,COH
800075ee:	ae 68       	st.h	r7[0xc],r8
800075f0:	30 04       	mov	r4,0
800075f2:	e0 68 04 00 	mov	r8,1024
800075f6:	f9 b5 01 40 	movne	r5,64
800075fa:	f0 05 17 00 	moveq	r5,r8
800075fe:	c1 c8       	rjmp	80007636 <__smakebuf_r+0x72>
80007600:	40 18       	lddsp	r8,sp[0x4]
80007602:	e2 18 f0 00 	andl	r8,0xf000,COH
80007606:	e0 48 20 00 	cp.w	r8,8192
8000760a:	5f 04       	sreq	r4
8000760c:	e0 48 80 00 	cp.w	r8,32768
80007610:	c0 e1       	brne	8000762c <__smakebuf_r+0x68>
80007612:	6e b9       	ld.w	r9,r7[0x2c]
80007614:	fe c8 f1 e8 	sub	r8,pc,-3608
80007618:	10 39       	cp.w	r9,r8
8000761a:	c0 91       	brne	8000762c <__smakebuf_r+0x68>
8000761c:	8e 68       	ld.sh	r8,r7[0xc]
8000761e:	e0 65 04 00 	mov	r5,1024
80007622:	ab a8       	sbr	r8,0xa
80007624:	ef 45 00 50 	st.w	r7[80],r5
80007628:	ae 68       	st.h	r7[0xc],r8
8000762a:	c0 68       	rjmp	80007636 <__smakebuf_r+0x72>
8000762c:	8e 68       	ld.sh	r8,r7[0xc]
8000762e:	e0 65 04 00 	mov	r5,1024
80007632:	ab b8       	sbr	r8,0xb
80007634:	ae 68       	st.h	r7[0xc],r8
80007636:	0a 9b       	mov	r11,r5
80007638:	0c 9c       	mov	r12,r6
8000763a:	c2 bc       	rcall	80007690 <_malloc_r>
8000763c:	8e 68       	ld.sh	r8,r7[0xc]
8000763e:	c0 d1       	brne	80007658 <__smakebuf_r+0x94>
80007640:	ed b8 00 09 	bld	r8,0x9
80007644:	c1 b0       	breq	8000767a <__smakebuf_r+0xb6>
80007646:	a1 b8       	sbr	r8,0x1
80007648:	ae 68       	st.h	r7[0xc],r8
8000764a:	ee c8 ff b9 	sub	r8,r7,-71
8000764e:	8f 48       	st.w	r7[0x10],r8
80007650:	8f 08       	st.w	r7[0x0],r8
80007652:	30 18       	mov	r8,1
80007654:	8f 58       	st.w	r7[0x14],r8
80007656:	c1 28       	rjmp	8000767a <__smakebuf_r+0xb6>
80007658:	a7 b8       	sbr	r8,0x7
8000765a:	8f 4c       	st.w	r7[0x10],r12
8000765c:	ae 68       	st.h	r7[0xc],r8
8000765e:	8f 55       	st.w	r7[0x14],r5
80007660:	fe c8 06 f0 	sub	r8,pc,1776
80007664:	8f 0c       	st.w	r7[0x0],r12
80007666:	8d a8       	st.w	r6[0x28],r8
80007668:	58 04       	cp.w	r4,0
8000766a:	c0 80       	breq	8000767a <__smakebuf_r+0xb6>
8000766c:	8e 7c       	ld.sh	r12,r7[0xe]
8000766e:	e0 a0 07 47 	rcall	800084fc <isatty>
80007672:	c0 40       	breq	8000767a <__smakebuf_r+0xb6>
80007674:	8e 68       	ld.sh	r8,r7[0xc]
80007676:	a1 a8       	sbr	r8,0x0
80007678:	ae 68       	st.h	r7[0xc],r8
8000767a:	2f 1d       	sub	sp,-60
8000767c:	d8 22       	popm	r4-r7,pc
8000767e:	d7 03       	nop

80007680 <malloc>:
80007680:	d4 01       	pushm	lr
80007682:	e0 68 01 18 	mov	r8,280
80007686:	18 9b       	mov	r11,r12
80007688:	70 0c       	ld.w	r12,r8[0x0]
8000768a:	c0 3c       	rcall	80007690 <_malloc_r>
8000768c:	d8 02       	popm	pc
8000768e:	d7 03       	nop

80007690 <_malloc_r>:
80007690:	d4 31       	pushm	r0-r7,lr
80007692:	f6 c8 ff f5 	sub	r8,r11,-11
80007696:	18 95       	mov	r5,r12
80007698:	10 97       	mov	r7,r8
8000769a:	e0 17 ff f8 	andl	r7,0xfff8
8000769e:	59 68       	cp.w	r8,22
800076a0:	f9 b7 08 10 	movls	r7,16
800076a4:	16 37       	cp.w	r7,r11
800076a6:	5f 38       	srlo	r8
800076a8:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
800076ac:	c0 50       	breq	800076b6 <_malloc_r+0x26>
800076ae:	30 c8       	mov	r8,12
800076b0:	99 38       	st.w	r12[0xc],r8
800076b2:	e0 8f 01 f7 	bral	80007aa0 <_malloc_r+0x410>
800076b6:	e0 a0 02 36 	rcall	80007b22 <__malloc_lock>
800076ba:	e0 47 01 f7 	cp.w	r7,503
800076be:	e0 8b 00 1d 	brhi	800076f8 <_malloc_r+0x68>
800076c2:	ee 03 16 03 	lsr	r3,r7,0x3
800076c6:	e0 68 01 1c 	mov	r8,284
800076ca:	f0 03 00 38 	add	r8,r8,r3<<0x3
800076ce:	70 36       	ld.w	r6,r8[0xc]
800076d0:	10 36       	cp.w	r6,r8
800076d2:	c0 61       	brne	800076de <_malloc_r+0x4e>
800076d4:	ec c8 ff f8 	sub	r8,r6,-8
800076d8:	70 36       	ld.w	r6,r8[0xc]
800076da:	10 36       	cp.w	r6,r8
800076dc:	c0 c0       	breq	800076f4 <_malloc_r+0x64>
800076de:	6c 18       	ld.w	r8,r6[0x4]
800076e0:	e0 18 ff fc 	andl	r8,0xfffc
800076e4:	6c 3a       	ld.w	r10,r6[0xc]
800076e6:	ec 08 00 09 	add	r9,r6,r8
800076ea:	0a 9c       	mov	r12,r5
800076ec:	6c 28       	ld.w	r8,r6[0x8]
800076ee:	95 28       	st.w	r10[0x8],r8
800076f0:	91 3a       	st.w	r8[0xc],r10
800076f2:	c4 78       	rjmp	80007780 <_malloc_r+0xf0>
800076f4:	2f e3       	sub	r3,-2
800076f6:	c4 d8       	rjmp	80007790 <_malloc_r+0x100>
800076f8:	ee 03 16 09 	lsr	r3,r7,0x9
800076fc:	c0 41       	brne	80007704 <_malloc_r+0x74>
800076fe:	ee 03 16 03 	lsr	r3,r7,0x3
80007702:	c2 68       	rjmp	8000774e <_malloc_r+0xbe>
80007704:	58 43       	cp.w	r3,4
80007706:	e0 8b 00 06 	brhi	80007712 <_malloc_r+0x82>
8000770a:	ee 03 16 06 	lsr	r3,r7,0x6
8000770e:	2c 83       	sub	r3,-56
80007710:	c1 f8       	rjmp	8000774e <_malloc_r+0xbe>
80007712:	59 43       	cp.w	r3,20
80007714:	e0 8b 00 04 	brhi	8000771c <_malloc_r+0x8c>
80007718:	2a 53       	sub	r3,-91
8000771a:	c1 a8       	rjmp	8000774e <_malloc_r+0xbe>
8000771c:	e0 43 00 54 	cp.w	r3,84
80007720:	e0 8b 00 06 	brhi	8000772c <_malloc_r+0x9c>
80007724:	ee 03 16 0c 	lsr	r3,r7,0xc
80007728:	29 23       	sub	r3,-110
8000772a:	c1 28       	rjmp	8000774e <_malloc_r+0xbe>
8000772c:	e0 43 01 54 	cp.w	r3,340
80007730:	e0 8b 00 06 	brhi	8000773c <_malloc_r+0xac>
80007734:	ee 03 16 0f 	lsr	r3,r7,0xf
80007738:	28 93       	sub	r3,-119
8000773a:	c0 a8       	rjmp	8000774e <_malloc_r+0xbe>
8000773c:	e0 43 05 54 	cp.w	r3,1364
80007740:	e0 88 00 04 	brls	80007748 <_malloc_r+0xb8>
80007744:	37 e3       	mov	r3,126
80007746:	c0 48       	rjmp	8000774e <_malloc_r+0xbe>
80007748:	ee 03 16 12 	lsr	r3,r7,0x12
8000774c:	28 43       	sub	r3,-124
8000774e:	e0 6a 01 1c 	mov	r10,284
80007752:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80007756:	74 36       	ld.w	r6,r10[0xc]
80007758:	c1 98       	rjmp	8000778a <_malloc_r+0xfa>
8000775a:	6c 19       	ld.w	r9,r6[0x4]
8000775c:	e0 19 ff fc 	andl	r9,0xfffc
80007760:	f2 07 01 0b 	sub	r11,r9,r7
80007764:	58 fb       	cp.w	r11,15
80007766:	e0 8a 00 04 	brle	8000776e <_malloc_r+0xde>
8000776a:	20 13       	sub	r3,1
8000776c:	c1 18       	rjmp	8000778e <_malloc_r+0xfe>
8000776e:	6c 38       	ld.w	r8,r6[0xc]
80007770:	58 0b       	cp.w	r11,0
80007772:	c0 b5       	brlt	80007788 <_malloc_r+0xf8>
80007774:	6c 2a       	ld.w	r10,r6[0x8]
80007776:	ec 09 00 09 	add	r9,r6,r9
8000777a:	0a 9c       	mov	r12,r5
8000777c:	91 2a       	st.w	r8[0x8],r10
8000777e:	95 38       	st.w	r10[0xc],r8
80007780:	72 18       	ld.w	r8,r9[0x4]
80007782:	a1 a8       	sbr	r8,0x0
80007784:	93 18       	st.w	r9[0x4],r8
80007786:	cb c8       	rjmp	800078fe <_malloc_r+0x26e>
80007788:	10 96       	mov	r6,r8
8000778a:	14 36       	cp.w	r6,r10
8000778c:	ce 71       	brne	8000775a <_malloc_r+0xca>
8000778e:	2f f3       	sub	r3,-1
80007790:	e0 6a 01 1c 	mov	r10,284
80007794:	f4 cc ff f8 	sub	r12,r10,-8
80007798:	78 26       	ld.w	r6,r12[0x8]
8000779a:	18 36       	cp.w	r6,r12
8000779c:	c6 c0       	breq	80007874 <_malloc_r+0x1e4>
8000779e:	6c 19       	ld.w	r9,r6[0x4]
800077a0:	e0 19 ff fc 	andl	r9,0xfffc
800077a4:	f2 07 01 08 	sub	r8,r9,r7
800077a8:	58 f8       	cp.w	r8,15
800077aa:	e0 89 00 8f 	brgt	800078c8 <_malloc_r+0x238>
800077ae:	99 3c       	st.w	r12[0xc],r12
800077b0:	99 2c       	st.w	r12[0x8],r12
800077b2:	58 08       	cp.w	r8,0
800077b4:	c0 55       	brlt	800077be <_malloc_r+0x12e>
800077b6:	ec 09 00 09 	add	r9,r6,r9
800077ba:	0a 9c       	mov	r12,r5
800077bc:	ce 2b       	rjmp	80007780 <_malloc_r+0xf0>
800077be:	e0 49 01 ff 	cp.w	r9,511
800077c2:	e0 8b 00 13 	brhi	800077e8 <_malloc_r+0x158>
800077c6:	a3 99       	lsr	r9,0x3
800077c8:	f4 09 00 38 	add	r8,r10,r9<<0x3
800077cc:	70 2b       	ld.w	r11,r8[0x8]
800077ce:	8d 38       	st.w	r6[0xc],r8
800077d0:	8d 2b       	st.w	r6[0x8],r11
800077d2:	97 36       	st.w	r11[0xc],r6
800077d4:	91 26       	st.w	r8[0x8],r6
800077d6:	a3 49       	asr	r9,0x2
800077d8:	74 18       	ld.w	r8,r10[0x4]
800077da:	30 1b       	mov	r11,1
800077dc:	f6 09 09 49 	lsl	r9,r11,r9
800077e0:	f1 e9 10 09 	or	r9,r8,r9
800077e4:	95 19       	st.w	r10[0x4],r9
800077e6:	c4 78       	rjmp	80007874 <_malloc_r+0x1e4>
800077e8:	f2 0a 16 09 	lsr	r10,r9,0x9
800077ec:	58 4a       	cp.w	r10,4
800077ee:	e0 8b 00 07 	brhi	800077fc <_malloc_r+0x16c>
800077f2:	f2 0a 16 06 	lsr	r10,r9,0x6
800077f6:	2c 8a       	sub	r10,-56
800077f8:	c2 08       	rjmp	80007838 <_malloc_r+0x1a8>
800077fa:	d7 03       	nop
800077fc:	59 4a       	cp.w	r10,20
800077fe:	e0 8b 00 04 	brhi	80007806 <_malloc_r+0x176>
80007802:	2a 5a       	sub	r10,-91
80007804:	c1 a8       	rjmp	80007838 <_malloc_r+0x1a8>
80007806:	e0 4a 00 54 	cp.w	r10,84
8000780a:	e0 8b 00 06 	brhi	80007816 <_malloc_r+0x186>
8000780e:	f2 0a 16 0c 	lsr	r10,r9,0xc
80007812:	29 2a       	sub	r10,-110
80007814:	c1 28       	rjmp	80007838 <_malloc_r+0x1a8>
80007816:	e0 4a 01 54 	cp.w	r10,340
8000781a:	e0 8b 00 06 	brhi	80007826 <_malloc_r+0x196>
8000781e:	f2 0a 16 0f 	lsr	r10,r9,0xf
80007822:	28 9a       	sub	r10,-119
80007824:	c0 a8       	rjmp	80007838 <_malloc_r+0x1a8>
80007826:	e0 4a 05 54 	cp.w	r10,1364
8000782a:	e0 88 00 04 	brls	80007832 <_malloc_r+0x1a2>
8000782e:	37 ea       	mov	r10,126
80007830:	c0 48       	rjmp	80007838 <_malloc_r+0x1a8>
80007832:	f2 0a 16 12 	lsr	r10,r9,0x12
80007836:	28 4a       	sub	r10,-124
80007838:	e0 6b 01 1c 	mov	r11,284
8000783c:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80007840:	68 28       	ld.w	r8,r4[0x8]
80007842:	08 38       	cp.w	r8,r4
80007844:	c0 e1       	brne	80007860 <_malloc_r+0x1d0>
80007846:	76 19       	ld.w	r9,r11[0x4]
80007848:	a3 4a       	asr	r10,0x2
8000784a:	30 1e       	mov	lr,1
8000784c:	fc 0a 09 4a 	lsl	r10,lr,r10
80007850:	f3 ea 10 0a 	or	r10,r9,r10
80007854:	10 99       	mov	r9,r8
80007856:	97 1a       	st.w	r11[0x4],r10
80007858:	c0 a8       	rjmp	8000786c <_malloc_r+0x1dc>
8000785a:	70 28       	ld.w	r8,r8[0x8]
8000785c:	08 38       	cp.w	r8,r4
8000785e:	c0 60       	breq	8000786a <_malloc_r+0x1da>
80007860:	70 1a       	ld.w	r10,r8[0x4]
80007862:	e0 1a ff fc 	andl	r10,0xfffc
80007866:	14 39       	cp.w	r9,r10
80007868:	cf 93       	brcs	8000785a <_malloc_r+0x1ca>
8000786a:	70 39       	ld.w	r9,r8[0xc]
8000786c:	8d 39       	st.w	r6[0xc],r9
8000786e:	8d 28       	st.w	r6[0x8],r8
80007870:	91 36       	st.w	r8[0xc],r6
80007872:	93 26       	st.w	r9[0x8],r6
80007874:	e6 08 14 02 	asr	r8,r3,0x2
80007878:	30 1b       	mov	r11,1
8000787a:	e0 64 01 1c 	mov	r4,284
8000787e:	f6 08 09 4b 	lsl	r11,r11,r8
80007882:	68 18       	ld.w	r8,r4[0x4]
80007884:	10 3b       	cp.w	r11,r8
80007886:	e0 8b 00 69 	brhi	80007958 <_malloc_r+0x2c8>
8000788a:	f7 e8 00 09 	and	r9,r11,r8
8000788e:	c0 b1       	brne	800078a4 <_malloc_r+0x214>
80007890:	e0 13 ff fc 	andl	r3,0xfffc
80007894:	a1 7b       	lsl	r11,0x1
80007896:	2f c3       	sub	r3,-4
80007898:	c0 38       	rjmp	8000789e <_malloc_r+0x20e>
8000789a:	2f c3       	sub	r3,-4
8000789c:	a1 7b       	lsl	r11,0x1
8000789e:	f7 e8 00 09 	and	r9,r11,r8
800078a2:	cf c0       	breq	8000789a <_malloc_r+0x20a>
800078a4:	e8 03 00 3e 	add	lr,r4,r3<<0x3
800078a8:	06 92       	mov	r2,r3
800078aa:	1c 91       	mov	r1,lr
800078ac:	62 36       	ld.w	r6,r1[0xc]
800078ae:	c2 d8       	rjmp	80007908 <_malloc_r+0x278>
800078b0:	6c 1a       	ld.w	r10,r6[0x4]
800078b2:	e0 1a ff fc 	andl	r10,0xfffc
800078b6:	f4 07 01 08 	sub	r8,r10,r7
800078ba:	58 f8       	cp.w	r8,15
800078bc:	e0 8a 00 15 	brle	800078e6 <_malloc_r+0x256>
800078c0:	6c 3a       	ld.w	r10,r6[0xc]
800078c2:	6c 29       	ld.w	r9,r6[0x8]
800078c4:	95 29       	st.w	r10[0x8],r9
800078c6:	93 3a       	st.w	r9[0xc],r10
800078c8:	0e 99       	mov	r9,r7
800078ca:	ec 07 00 07 	add	r7,r6,r7
800078ce:	a1 a9       	sbr	r9,0x0
800078d0:	99 37       	st.w	r12[0xc],r7
800078d2:	99 27       	st.w	r12[0x8],r7
800078d4:	8d 19       	st.w	r6[0x4],r9
800078d6:	ee 08 09 08 	st.w	r7[r8],r8
800078da:	8f 2c       	st.w	r7[0x8],r12
800078dc:	8f 3c       	st.w	r7[0xc],r12
800078de:	a1 a8       	sbr	r8,0x0
800078e0:	0a 9c       	mov	r12,r5
800078e2:	8f 18       	st.w	r7[0x4],r8
800078e4:	c0 d8       	rjmp	800078fe <_malloc_r+0x26e>
800078e6:	6c 39       	ld.w	r9,r6[0xc]
800078e8:	58 08       	cp.w	r8,0
800078ea:	c0 e5       	brlt	80007906 <_malloc_r+0x276>
800078ec:	ec 0a 00 0a 	add	r10,r6,r10
800078f0:	74 18       	ld.w	r8,r10[0x4]
800078f2:	a1 a8       	sbr	r8,0x0
800078f4:	0a 9c       	mov	r12,r5
800078f6:	95 18       	st.w	r10[0x4],r8
800078f8:	6c 28       	ld.w	r8,r6[0x8]
800078fa:	93 28       	st.w	r9[0x8],r8
800078fc:	91 39       	st.w	r8[0xc],r9
800078fe:	c1 3d       	rcall	80007b24 <__malloc_unlock>
80007900:	ec cc ff f8 	sub	r12,r6,-8
80007904:	d8 32       	popm	r0-r7,pc
80007906:	12 96       	mov	r6,r9
80007908:	02 36       	cp.w	r6,r1
8000790a:	cd 31       	brne	800078b0 <_malloc_r+0x220>
8000790c:	2f f2       	sub	r2,-1
8000790e:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
80007912:	c0 30       	breq	80007918 <_malloc_r+0x288>
80007914:	2f 81       	sub	r1,-8
80007916:	cc bb       	rjmp	800078ac <_malloc_r+0x21c>
80007918:	1c 98       	mov	r8,lr
8000791a:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
8000791e:	c0 81       	brne	8000792e <_malloc_r+0x29e>
80007920:	68 19       	ld.w	r9,r4[0x4]
80007922:	f6 08 11 ff 	rsub	r8,r11,-1
80007926:	f3 e8 00 08 	and	r8,r9,r8
8000792a:	89 18       	st.w	r4[0x4],r8
8000792c:	c0 78       	rjmp	8000793a <_malloc_r+0x2aa>
8000792e:	f0 c9 00 08 	sub	r9,r8,8
80007932:	20 13       	sub	r3,1
80007934:	70 08       	ld.w	r8,r8[0x0]
80007936:	12 38       	cp.w	r8,r9
80007938:	cf 10       	breq	8000791a <_malloc_r+0x28a>
8000793a:	a1 7b       	lsl	r11,0x1
8000793c:	68 18       	ld.w	r8,r4[0x4]
8000793e:	10 3b       	cp.w	r11,r8
80007940:	e0 8b 00 0c 	brhi	80007958 <_malloc_r+0x2c8>
80007944:	58 0b       	cp.w	r11,0
80007946:	c0 90       	breq	80007958 <_malloc_r+0x2c8>
80007948:	04 93       	mov	r3,r2
8000794a:	c0 38       	rjmp	80007950 <_malloc_r+0x2c0>
8000794c:	2f c3       	sub	r3,-4
8000794e:	a1 7b       	lsl	r11,0x1
80007950:	f7 e8 00 09 	and	r9,r11,r8
80007954:	ca 81       	brne	800078a4 <_malloc_r+0x214>
80007956:	cf bb       	rjmp	8000794c <_malloc_r+0x2bc>
80007958:	68 23       	ld.w	r3,r4[0x8]
8000795a:	66 12       	ld.w	r2,r3[0x4]
8000795c:	e0 12 ff fc 	andl	r2,0xfffc
80007960:	0e 32       	cp.w	r2,r7
80007962:	5f 39       	srlo	r9
80007964:	e4 07 01 08 	sub	r8,r2,r7
80007968:	58 f8       	cp.w	r8,15
8000796a:	5f aa       	srle	r10
8000796c:	f5 e9 10 09 	or	r9,r10,r9
80007970:	e0 80 00 9a 	breq	80007aa4 <_malloc_r+0x414>
80007974:	e0 68 06 50 	mov	r8,1616
80007978:	70 01       	ld.w	r1,r8[0x0]
8000797a:	e0 68 05 28 	mov	r8,1320
8000797e:	2f 01       	sub	r1,-16
80007980:	70 08       	ld.w	r8,r8[0x0]
80007982:	0e 01       	add	r1,r7
80007984:	5b f8       	cp.w	r8,-1
80007986:	c0 40       	breq	8000798e <_malloc_r+0x2fe>
80007988:	28 11       	sub	r1,-127
8000798a:	e0 11 ff 80 	andl	r1,0xff80
8000798e:	02 9b       	mov	r11,r1
80007990:	0a 9c       	mov	r12,r5
80007992:	e0 a0 05 39 	rcall	80008404 <_sbrk_r>
80007996:	18 96       	mov	r6,r12
80007998:	5b fc       	cp.w	r12,-1
8000799a:	c7 50       	breq	80007a84 <_malloc_r+0x3f4>
8000799c:	e6 02 00 08 	add	r8,r3,r2
800079a0:	10 3c       	cp.w	r12,r8
800079a2:	c0 32       	brcc	800079a8 <_malloc_r+0x318>
800079a4:	08 33       	cp.w	r3,r4
800079a6:	c6 f1       	brne	80007a84 <_malloc_r+0x3f4>
800079a8:	e0 6a 06 54 	mov	r10,1620
800079ac:	74 09       	ld.w	r9,r10[0x0]
800079ae:	e2 09 00 09 	add	r9,r1,r9
800079b2:	95 09       	st.w	r10[0x0],r9
800079b4:	10 36       	cp.w	r6,r8
800079b6:	c0 a1       	brne	800079ca <_malloc_r+0x33a>
800079b8:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
800079bc:	c0 71       	brne	800079ca <_malloc_r+0x33a>
800079be:	e2 02 00 02 	add	r2,r1,r2
800079c2:	68 28       	ld.w	r8,r4[0x8]
800079c4:	a1 a2       	sbr	r2,0x0
800079c6:	91 12       	st.w	r8[0x4],r2
800079c8:	c4 f8       	rjmp	80007a66 <_malloc_r+0x3d6>
800079ca:	e0 6a 05 28 	mov	r10,1320
800079ce:	74 0b       	ld.w	r11,r10[0x0]
800079d0:	5b fb       	cp.w	r11,-1
800079d2:	c0 31       	brne	800079d8 <_malloc_r+0x348>
800079d4:	95 06       	st.w	r10[0x0],r6
800079d6:	c0 78       	rjmp	800079e4 <_malloc_r+0x354>
800079d8:	ec 09 00 09 	add	r9,r6,r9
800079dc:	e0 6a 06 54 	mov	r10,1620
800079e0:	10 19       	sub	r9,r8
800079e2:	95 09       	st.w	r10[0x0],r9
800079e4:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
800079e8:	f0 09 11 08 	rsub	r9,r8,8
800079ec:	58 08       	cp.w	r8,0
800079ee:	f2 08 17 10 	movne	r8,r9
800079f2:	ed d8 e1 06 	addne	r6,r6,r8
800079f6:	28 08       	sub	r8,-128
800079f8:	ec 01 00 01 	add	r1,r6,r1
800079fc:	0a 9c       	mov	r12,r5
800079fe:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80007a02:	f0 01 01 01 	sub	r1,r8,r1
80007a06:	02 9b       	mov	r11,r1
80007a08:	e0 a0 04 fe 	rcall	80008404 <_sbrk_r>
80007a0c:	e0 68 06 54 	mov	r8,1620
80007a10:	5b fc       	cp.w	r12,-1
80007a12:	ec 0c 17 00 	moveq	r12,r6
80007a16:	f9 b1 00 00 	moveq	r1,0
80007a1a:	70 09       	ld.w	r9,r8[0x0]
80007a1c:	0c 1c       	sub	r12,r6
80007a1e:	89 26       	st.w	r4[0x8],r6
80007a20:	02 0c       	add	r12,r1
80007a22:	12 01       	add	r1,r9
80007a24:	a1 ac       	sbr	r12,0x0
80007a26:	91 01       	st.w	r8[0x0],r1
80007a28:	8d 1c       	st.w	r6[0x4],r12
80007a2a:	08 33       	cp.w	r3,r4
80007a2c:	c1 d0       	breq	80007a66 <_malloc_r+0x3d6>
80007a2e:	58 f2       	cp.w	r2,15
80007a30:	e0 8b 00 05 	brhi	80007a3a <_malloc_r+0x3aa>
80007a34:	30 18       	mov	r8,1
80007a36:	8d 18       	st.w	r6[0x4],r8
80007a38:	c2 68       	rjmp	80007a84 <_malloc_r+0x3f4>
80007a3a:	30 59       	mov	r9,5
80007a3c:	20 c2       	sub	r2,12
80007a3e:	e0 12 ff f8 	andl	r2,0xfff8
80007a42:	e6 02 00 08 	add	r8,r3,r2
80007a46:	91 29       	st.w	r8[0x8],r9
80007a48:	91 19       	st.w	r8[0x4],r9
80007a4a:	66 18       	ld.w	r8,r3[0x4]
80007a4c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80007a50:	e5 e8 10 08 	or	r8,r2,r8
80007a54:	87 18       	st.w	r3[0x4],r8
80007a56:	58 f2       	cp.w	r2,15
80007a58:	e0 88 00 07 	brls	80007a66 <_malloc_r+0x3d6>
80007a5c:	e6 cb ff f8 	sub	r11,r3,-8
80007a60:	0a 9c       	mov	r12,r5
80007a62:	fe b0 fb 71 	rcall	80007144 <_free_r>
80007a66:	e0 69 06 4c 	mov	r9,1612
80007a6a:	72 0a       	ld.w	r10,r9[0x0]
80007a6c:	e0 68 06 54 	mov	r8,1620
80007a70:	70 08       	ld.w	r8,r8[0x0]
80007a72:	14 38       	cp.w	r8,r10
80007a74:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80007a78:	e0 69 06 48 	mov	r9,1608
80007a7c:	72 0a       	ld.w	r10,r9[0x0]
80007a7e:	14 38       	cp.w	r8,r10
80007a80:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80007a84:	68 28       	ld.w	r8,r4[0x8]
80007a86:	70 18       	ld.w	r8,r8[0x4]
80007a88:	e0 18 ff fc 	andl	r8,0xfffc
80007a8c:	0e 38       	cp.w	r8,r7
80007a8e:	5f 39       	srlo	r9
80007a90:	0e 18       	sub	r8,r7
80007a92:	58 f8       	cp.w	r8,15
80007a94:	5f aa       	srle	r10
80007a96:	f5 e9 10 09 	or	r9,r10,r9
80007a9a:	c0 50       	breq	80007aa4 <_malloc_r+0x414>
80007a9c:	0a 9c       	mov	r12,r5
80007a9e:	c4 3c       	rcall	80007b24 <__malloc_unlock>
80007aa0:	d8 3a       	popm	r0-r7,pc,r12=0
80007aa2:	d7 03       	nop
80007aa4:	68 26       	ld.w	r6,r4[0x8]
80007aa6:	a1 a8       	sbr	r8,0x0
80007aa8:	0e 99       	mov	r9,r7
80007aaa:	a1 a9       	sbr	r9,0x0
80007aac:	8d 19       	st.w	r6[0x4],r9
80007aae:	ec 07 00 07 	add	r7,r6,r7
80007ab2:	0a 9c       	mov	r12,r5
80007ab4:	89 27       	st.w	r4[0x8],r7
80007ab6:	8f 18       	st.w	r7[0x4],r8
80007ab8:	c3 6c       	rcall	80007b24 <__malloc_unlock>
80007aba:	ec cc ff f8 	sub	r12,r6,-8
80007abe:	d8 32       	popm	r0-r7,pc

80007ac0 <memchr>:
80007ac0:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
80007ac4:	c0 68       	rjmp	80007ad0 <memchr+0x10>
80007ac6:	20 1a       	sub	r10,1
80007ac8:	19 88       	ld.ub	r8,r12[0x0]
80007aca:	16 38       	cp.w	r8,r11
80007acc:	5e 0c       	reteq	r12
80007ace:	2f fc       	sub	r12,-1
80007ad0:	58 0a       	cp.w	r10,0
80007ad2:	cf a1       	brne	80007ac6 <memchr+0x6>
80007ad4:	5e fa       	retal	r10

80007ad6 <memmove>:
80007ad6:	d4 01       	pushm	lr
80007ad8:	18 3b       	cp.w	r11,r12
80007ada:	c1 92       	brcc	80007b0c <memmove+0x36>
80007adc:	f6 0a 00 09 	add	r9,r11,r10
80007ae0:	12 3c       	cp.w	r12,r9
80007ae2:	c1 52       	brcc	80007b0c <memmove+0x36>
80007ae4:	f8 0a 00 0b 	add	r11,r12,r10
80007ae8:	30 08       	mov	r8,0
80007aea:	c0 68       	rjmp	80007af6 <memmove+0x20>
80007aec:	f2 08 07 0e 	ld.ub	lr,r9[r8]
80007af0:	20 1a       	sub	r10,1
80007af2:	f6 08 0b 0e 	st.b	r11[r8],lr
80007af6:	20 18       	sub	r8,1
80007af8:	58 0a       	cp.w	r10,0
80007afa:	cf 91       	brne	80007aec <memmove+0x16>
80007afc:	d8 02       	popm	pc
80007afe:	f6 08 07 09 	ld.ub	r9,r11[r8]
80007b02:	20 1a       	sub	r10,1
80007b04:	f8 08 0b 09 	st.b	r12[r8],r9
80007b08:	2f f8       	sub	r8,-1
80007b0a:	c0 28       	rjmp	80007b0e <memmove+0x38>
80007b0c:	30 08       	mov	r8,0
80007b0e:	58 0a       	cp.w	r10,0
80007b10:	cf 71       	brne	80007afe <memmove+0x28>
80007b12:	d8 02       	popm	pc

80007b14 <memset>:
80007b14:	18 98       	mov	r8,r12
80007b16:	c0 38       	rjmp	80007b1c <memset+0x8>
80007b18:	10 cb       	st.b	r8++,r11
80007b1a:	20 1a       	sub	r10,1
80007b1c:	58 0a       	cp.w	r10,0
80007b1e:	cf d1       	brne	80007b18 <memset+0x4>
80007b20:	5e fc       	retal	r12

80007b22 <__malloc_lock>:
80007b22:	5e fc       	retal	r12

80007b24 <__malloc_unlock>:
80007b24:	5e fc       	retal	r12

80007b26 <__hi0bits>:
80007b26:	18 98       	mov	r8,r12
80007b28:	e0 1c 00 00 	andl	r12,0x0
80007b2c:	f0 09 15 10 	lsl	r9,r8,0x10
80007b30:	58 0c       	cp.w	r12,0
80007b32:	f2 08 17 00 	moveq	r8,r9
80007b36:	f9 bc 00 10 	moveq	r12,16
80007b3a:	f9 bc 01 00 	movne	r12,0
80007b3e:	10 9a       	mov	r10,r8
80007b40:	f0 09 15 08 	lsl	r9,r8,0x8
80007b44:	e6 1a ff 00 	andh	r10,0xff00,COH
80007b48:	f7 bc 00 f8 	subeq	r12,-8
80007b4c:	f2 08 17 00 	moveq	r8,r9
80007b50:	10 9a       	mov	r10,r8
80007b52:	f0 09 15 04 	lsl	r9,r8,0x4
80007b56:	e6 1a f0 00 	andh	r10,0xf000,COH
80007b5a:	f7 bc 00 fc 	subeq	r12,-4
80007b5e:	f2 08 17 00 	moveq	r8,r9
80007b62:	10 9a       	mov	r10,r8
80007b64:	f0 09 15 02 	lsl	r9,r8,0x2
80007b68:	e6 1a c0 00 	andh	r10,0xc000,COH
80007b6c:	f7 bc 00 fe 	subeq	r12,-2
80007b70:	f2 08 17 00 	moveq	r8,r9
80007b74:	58 08       	cp.w	r8,0
80007b76:	5e 5c       	retlt	r12
80007b78:	ed b8 00 1e 	bld	r8,0x1e
80007b7c:	f9 bc 01 20 	movne	r12,32
80007b80:	f7 bc 00 ff 	subeq	r12,-1
80007b84:	5e fc       	retal	r12

80007b86 <__lo0bits>:
80007b86:	18 99       	mov	r9,r12
80007b88:	78 08       	ld.w	r8,r12[0x0]
80007b8a:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
80007b8e:	c1 50       	breq	80007bb8 <__lo0bits+0x32>
80007b90:	ed b8 00 00 	bld	r8,0x0
80007b94:	c0 21       	brne	80007b98 <__lo0bits+0x12>
80007b96:	5e fd       	retal	0
80007b98:	10 9b       	mov	r11,r8
80007b9a:	f0 0a 16 01 	lsr	r10,r8,0x1
80007b9e:	e2 1b 00 02 	andl	r11,0x2,COH
80007ba2:	a3 88       	lsr	r8,0x2
80007ba4:	58 0b       	cp.w	r11,0
80007ba6:	f3 fa 1a 00 	st.wne	r9[0x0],r10
80007baa:	f9 bc 01 01 	movne	r12,1
80007bae:	f3 f8 0a 00 	st.weq	r9[0x0],r8
80007bb2:	f9 bc 00 02 	moveq	r12,2
80007bb6:	5e fc       	retal	r12
80007bb8:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80007bbc:	f0 0b 16 10 	lsr	r11,r8,0x10
80007bc0:	58 0a       	cp.w	r10,0
80007bc2:	f6 08 17 00 	moveq	r8,r11
80007bc6:	f9 bc 00 10 	moveq	r12,16
80007bca:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
80007bce:	f0 0a 16 08 	lsr	r10,r8,0x8
80007bd2:	58 0b       	cp.w	r11,0
80007bd4:	f7 bc 00 f8 	subeq	r12,-8
80007bd8:	f4 08 17 00 	moveq	r8,r10
80007bdc:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
80007be0:	f0 0a 16 04 	lsr	r10,r8,0x4
80007be4:	58 0b       	cp.w	r11,0
80007be6:	f7 bc 00 fc 	subeq	r12,-4
80007bea:	f4 08 17 00 	moveq	r8,r10
80007bee:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
80007bf2:	f0 0a 16 02 	lsr	r10,r8,0x2
80007bf6:	58 0b       	cp.w	r11,0
80007bf8:	f7 bc 00 fe 	subeq	r12,-2
80007bfc:	f4 08 17 00 	moveq	r8,r10
80007c00:	ed b8 00 00 	bld	r8,0x0
80007c04:	c0 60       	breq	80007c10 <__lo0bits+0x8a>
80007c06:	a1 98       	lsr	r8,0x1
80007c08:	c0 31       	brne	80007c0e <__lo0bits+0x88>
80007c0a:	32 0c       	mov	r12,32
80007c0c:	5e fc       	retal	r12
80007c0e:	2f fc       	sub	r12,-1
80007c10:	93 08       	st.w	r9[0x0],r8
80007c12:	5e fc       	retal	r12

80007c14 <__mcmp>:
80007c14:	d4 01       	pushm	lr
80007c16:	18 98       	mov	r8,r12
80007c18:	76 49       	ld.w	r9,r11[0x10]
80007c1a:	78 4c       	ld.w	r12,r12[0x10]
80007c1c:	12 1c       	sub	r12,r9
80007c1e:	c1 31       	brne	80007c44 <__mcmp+0x30>
80007c20:	2f b9       	sub	r9,-5
80007c22:	a3 69       	lsl	r9,0x2
80007c24:	12 0b       	add	r11,r9
80007c26:	f0 09 00 09 	add	r9,r8,r9
80007c2a:	2e c8       	sub	r8,-20
80007c2c:	13 4e       	ld.w	lr,--r9
80007c2e:	17 4a       	ld.w	r10,--r11
80007c30:	14 3e       	cp.w	lr,r10
80007c32:	c0 60       	breq	80007c3e <__mcmp+0x2a>
80007c34:	f9 bc 03 ff 	movlo	r12,-1
80007c38:	f9 bc 02 01 	movhs	r12,1
80007c3c:	d8 02       	popm	pc
80007c3e:	10 39       	cp.w	r9,r8
80007c40:	fe 9b ff f6 	brhi	80007c2c <__mcmp+0x18>
80007c44:	d8 02       	popm	pc
80007c46:	d7 03       	nop

80007c48 <_Bfree>:
80007c48:	d4 21       	pushm	r4-r7,lr
80007c4a:	18 97       	mov	r7,r12
80007c4c:	16 95       	mov	r5,r11
80007c4e:	78 96       	ld.w	r6,r12[0x24]
80007c50:	58 06       	cp.w	r6,0
80007c52:	c0 91       	brne	80007c64 <_Bfree+0x1c>
80007c54:	31 0c       	mov	r12,16
80007c56:	fe b0 fd 15 	rcall	80007680 <malloc>
80007c5a:	99 36       	st.w	r12[0xc],r6
80007c5c:	8f 9c       	st.w	r7[0x24],r12
80007c5e:	99 16       	st.w	r12[0x4],r6
80007c60:	99 26       	st.w	r12[0x8],r6
80007c62:	99 06       	st.w	r12[0x0],r6
80007c64:	58 05       	cp.w	r5,0
80007c66:	c0 90       	breq	80007c78 <_Bfree+0x30>
80007c68:	6a 19       	ld.w	r9,r5[0x4]
80007c6a:	6e 98       	ld.w	r8,r7[0x24]
80007c6c:	70 38       	ld.w	r8,r8[0xc]
80007c6e:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
80007c72:	8b 0a       	st.w	r5[0x0],r10
80007c74:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
80007c78:	d8 22       	popm	r4-r7,pc
80007c7a:	d7 03       	nop

80007c7c <_Balloc>:
80007c7c:	d4 21       	pushm	r4-r7,lr
80007c7e:	18 97       	mov	r7,r12
80007c80:	16 96       	mov	r6,r11
80007c82:	78 95       	ld.w	r5,r12[0x24]
80007c84:	58 05       	cp.w	r5,0
80007c86:	c0 91       	brne	80007c98 <_Balloc+0x1c>
80007c88:	31 0c       	mov	r12,16
80007c8a:	fe b0 fc fb 	rcall	80007680 <malloc>
80007c8e:	99 35       	st.w	r12[0xc],r5
80007c90:	8f 9c       	st.w	r7[0x24],r12
80007c92:	99 15       	st.w	r12[0x4],r5
80007c94:	99 25       	st.w	r12[0x8],r5
80007c96:	99 05       	st.w	r12[0x0],r5
80007c98:	6e 95       	ld.w	r5,r7[0x24]
80007c9a:	6a 38       	ld.w	r8,r5[0xc]
80007c9c:	58 08       	cp.w	r8,0
80007c9e:	c0 b1       	brne	80007cb4 <_Balloc+0x38>
80007ca0:	31 0a       	mov	r10,16
80007ca2:	30 4b       	mov	r11,4
80007ca4:	0e 9c       	mov	r12,r7
80007ca6:	e0 a0 04 93 	rcall	800085cc <_calloc_r>
80007caa:	8b 3c       	st.w	r5[0xc],r12
80007cac:	6e 98       	ld.w	r8,r7[0x24]
80007cae:	70 3c       	ld.w	r12,r8[0xc]
80007cb0:	58 0c       	cp.w	r12,0
80007cb2:	c1 b0       	breq	80007ce8 <_Balloc+0x6c>
80007cb4:	6e 98       	ld.w	r8,r7[0x24]
80007cb6:	70 38       	ld.w	r8,r8[0xc]
80007cb8:	f0 06 00 28 	add	r8,r8,r6<<0x2
80007cbc:	70 0c       	ld.w	r12,r8[0x0]
80007cbe:	58 0c       	cp.w	r12,0
80007cc0:	c0 40       	breq	80007cc8 <_Balloc+0x4c>
80007cc2:	78 09       	ld.w	r9,r12[0x0]
80007cc4:	91 09       	st.w	r8[0x0],r9
80007cc6:	c0 e8       	rjmp	80007ce2 <_Balloc+0x66>
80007cc8:	0e 9c       	mov	r12,r7
80007cca:	30 17       	mov	r7,1
80007ccc:	0e 9b       	mov	r11,r7
80007cce:	ee 06 09 47 	lsl	r7,r7,r6
80007cd2:	ee ca ff fb 	sub	r10,r7,-5
80007cd6:	a3 6a       	lsl	r10,0x2
80007cd8:	e0 a0 04 7a 	rcall	800085cc <_calloc_r>
80007cdc:	c0 60       	breq	80007ce8 <_Balloc+0x6c>
80007cde:	99 16       	st.w	r12[0x4],r6
80007ce0:	99 27       	st.w	r12[0x8],r7
80007ce2:	30 08       	mov	r8,0
80007ce4:	99 38       	st.w	r12[0xc],r8
80007ce6:	99 48       	st.w	r12[0x10],r8
80007ce8:	d8 22       	popm	r4-r7,pc
80007cea:	d7 03       	nop

80007cec <__d2b>:
80007cec:	d4 31       	pushm	r0-r7,lr
80007cee:	20 2d       	sub	sp,8
80007cf0:	16 93       	mov	r3,r11
80007cf2:	12 96       	mov	r6,r9
80007cf4:	10 95       	mov	r5,r8
80007cf6:	14 92       	mov	r2,r10
80007cf8:	30 1b       	mov	r11,1
80007cfa:	cc 1f       	rcall	80007c7c <_Balloc>
80007cfc:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
80007d00:	50 09       	stdsp	sp[0x0],r9
80007d02:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
80007d06:	b5 a9       	sbr	r9,0x14
80007d08:	f0 01 16 14 	lsr	r1,r8,0x14
80007d0c:	fb f9 1a 00 	st.wne	sp[0x0],r9
80007d10:	18 94       	mov	r4,r12
80007d12:	58 02       	cp.w	r2,0
80007d14:	c1 d0       	breq	80007d4e <__d2b+0x62>
80007d16:	fa cc ff f8 	sub	r12,sp,-8
80007d1a:	18 d2       	st.w	--r12,r2
80007d1c:	c3 5f       	rcall	80007b86 <__lo0bits>
80007d1e:	40 18       	lddsp	r8,sp[0x4]
80007d20:	c0 d0       	breq	80007d3a <__d2b+0x4e>
80007d22:	40 09       	lddsp	r9,sp[0x0]
80007d24:	f8 0a 11 20 	rsub	r10,r12,32
80007d28:	f2 0a 09 4a 	lsl	r10,r9,r10
80007d2c:	f5 e8 10 08 	or	r8,r10,r8
80007d30:	89 58       	st.w	r4[0x14],r8
80007d32:	f2 0c 0a 49 	lsr	r9,r9,r12
80007d36:	50 09       	stdsp	sp[0x0],r9
80007d38:	c0 28       	rjmp	80007d3c <__d2b+0x50>
80007d3a:	89 58       	st.w	r4[0x14],r8
80007d3c:	40 08       	lddsp	r8,sp[0x0]
80007d3e:	58 08       	cp.w	r8,0
80007d40:	f9 b3 01 02 	movne	r3,2
80007d44:	f9 b3 00 01 	moveq	r3,1
80007d48:	89 68       	st.w	r4[0x18],r8
80007d4a:	89 43       	st.w	r4[0x10],r3
80007d4c:	c0 88       	rjmp	80007d5c <__d2b+0x70>
80007d4e:	1a 9c       	mov	r12,sp
80007d50:	c1 bf       	rcall	80007b86 <__lo0bits>
80007d52:	30 13       	mov	r3,1
80007d54:	40 08       	lddsp	r8,sp[0x0]
80007d56:	2e 0c       	sub	r12,-32
80007d58:	89 43       	st.w	r4[0x10],r3
80007d5a:	89 58       	st.w	r4[0x14],r8
80007d5c:	58 01       	cp.w	r1,0
80007d5e:	c0 90       	breq	80007d70 <__d2b+0x84>
80007d60:	e2 c1 04 33 	sub	r1,r1,1075
80007d64:	18 01       	add	r1,r12
80007d66:	8d 01       	st.w	r6[0x0],r1
80007d68:	f8 0c 11 35 	rsub	r12,r12,53
80007d6c:	8b 0c       	st.w	r5[0x0],r12
80007d6e:	c0 c8       	rjmp	80007d86 <__d2b+0x9a>
80007d70:	e6 c8 ff fc 	sub	r8,r3,-4
80007d74:	f8 cc 04 32 	sub	r12,r12,1074
80007d78:	a5 73       	lsl	r3,0x5
80007d7a:	8d 0c       	st.w	r6[0x0],r12
80007d7c:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
80007d80:	cd 3e       	rcall	80007b26 <__hi0bits>
80007d82:	18 13       	sub	r3,r12
80007d84:	8b 03       	st.w	r5[0x0],r3
80007d86:	08 9c       	mov	r12,r4
80007d88:	2f ed       	sub	sp,-8
80007d8a:	d8 32       	popm	r0-r7,pc

80007d8c <__mdiff>:
80007d8c:	d4 31       	pushm	r0-r7,lr
80007d8e:	74 48       	ld.w	r8,r10[0x10]
80007d90:	76 45       	ld.w	r5,r11[0x10]
80007d92:	16 97       	mov	r7,r11
80007d94:	14 96       	mov	r6,r10
80007d96:	10 15       	sub	r5,r8
80007d98:	c1 31       	brne	80007dbe <__mdiff+0x32>
80007d9a:	2f b8       	sub	r8,-5
80007d9c:	ee ce ff ec 	sub	lr,r7,-20
80007da0:	a3 68       	lsl	r8,0x2
80007da2:	f4 08 00 0b 	add	r11,r10,r8
80007da6:	ee 08 00 08 	add	r8,r7,r8
80007daa:	11 4a       	ld.w	r10,--r8
80007dac:	17 49       	ld.w	r9,--r11
80007dae:	12 3a       	cp.w	r10,r9
80007db0:	c0 30       	breq	80007db6 <__mdiff+0x2a>
80007db2:	c0 e2       	brcc	80007dce <__mdiff+0x42>
80007db4:	c0 78       	rjmp	80007dc2 <__mdiff+0x36>
80007db6:	1c 38       	cp.w	r8,lr
80007db8:	fe 9b ff f9 	brhi	80007daa <__mdiff+0x1e>
80007dbc:	c4 98       	rjmp	80007e4e <__mdiff+0xc2>
80007dbe:	58 05       	cp.w	r5,0
80007dc0:	c0 64       	brge	80007dcc <__mdiff+0x40>
80007dc2:	0e 98       	mov	r8,r7
80007dc4:	30 15       	mov	r5,1
80007dc6:	0c 97       	mov	r7,r6
80007dc8:	10 96       	mov	r6,r8
80007dca:	c0 28       	rjmp	80007dce <__mdiff+0x42>
80007dcc:	30 05       	mov	r5,0
80007dce:	6e 1b       	ld.w	r11,r7[0x4]
80007dd0:	c5 6f       	rcall	80007c7c <_Balloc>
80007dd2:	6e 49       	ld.w	r9,r7[0x10]
80007dd4:	6c 44       	ld.w	r4,r6[0x10]
80007dd6:	99 35       	st.w	r12[0xc],r5
80007dd8:	2f b4       	sub	r4,-5
80007dda:	f2 c5 ff fb 	sub	r5,r9,-5
80007dde:	ec 04 00 24 	add	r4,r6,r4<<0x2
80007de2:	ee 05 00 25 	add	r5,r7,r5<<0x2
80007de6:	2e c6       	sub	r6,-20
80007de8:	2e c7       	sub	r7,-20
80007dea:	f8 c8 ff ec 	sub	r8,r12,-20
80007dee:	30 0a       	mov	r10,0
80007df0:	0f 0e       	ld.w	lr,r7++
80007df2:	0d 0b       	ld.w	r11,r6++
80007df4:	fc 02 16 10 	lsr	r2,lr,0x10
80007df8:	f6 03 16 10 	lsr	r3,r11,0x10
80007dfc:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80007e00:	e4 03 01 03 	sub	r3,r2,r3
80007e04:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80007e08:	fc 0b 01 0b 	sub	r11,lr,r11
80007e0c:	f6 0a 00 0a 	add	r10,r11,r10
80007e10:	b0 1a       	st.h	r8[0x2],r10
80007e12:	b1 4a       	asr	r10,0x10
80007e14:	e6 0a 00 0a 	add	r10,r3,r10
80007e18:	b0 0a       	st.h	r8[0x0],r10
80007e1a:	2f c8       	sub	r8,-4
80007e1c:	b1 4a       	asr	r10,0x10
80007e1e:	08 36       	cp.w	r6,r4
80007e20:	ce 83       	brcs	80007df0 <__mdiff+0x64>
80007e22:	c0 d8       	rjmp	80007e3c <__mdiff+0xb0>
80007e24:	0f 0b       	ld.w	r11,r7++
80007e26:	f6 0e 16 10 	lsr	lr,r11,0x10
80007e2a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80007e2e:	16 0a       	add	r10,r11
80007e30:	b0 1a       	st.h	r8[0x2],r10
80007e32:	b1 4a       	asr	r10,0x10
80007e34:	1c 0a       	add	r10,lr
80007e36:	b0 0a       	st.h	r8[0x0],r10
80007e38:	2f c8       	sub	r8,-4
80007e3a:	b1 4a       	asr	r10,0x10
80007e3c:	0a 37       	cp.w	r7,r5
80007e3e:	cf 33       	brcs	80007e24 <__mdiff+0x98>
80007e40:	c0 28       	rjmp	80007e44 <__mdiff+0xb8>
80007e42:	20 19       	sub	r9,1
80007e44:	11 4a       	ld.w	r10,--r8
80007e46:	58 0a       	cp.w	r10,0
80007e48:	cf d0       	breq	80007e42 <__mdiff+0xb6>
80007e4a:	99 49       	st.w	r12[0x10],r9
80007e4c:	d8 32       	popm	r0-r7,pc
80007e4e:	30 0b       	mov	r11,0
80007e50:	c1 6f       	rcall	80007c7c <_Balloc>
80007e52:	30 18       	mov	r8,1
80007e54:	99 48       	st.w	r12[0x10],r8
80007e56:	30 08       	mov	r8,0
80007e58:	99 58       	st.w	r12[0x14],r8
80007e5a:	d8 32       	popm	r0-r7,pc

80007e5c <__lshift>:
80007e5c:	d4 31       	pushm	r0-r7,lr
80007e5e:	16 97       	mov	r7,r11
80007e60:	76 46       	ld.w	r6,r11[0x10]
80007e62:	f4 02 14 05 	asr	r2,r10,0x5
80007e66:	2f f6       	sub	r6,-1
80007e68:	14 93       	mov	r3,r10
80007e6a:	18 94       	mov	r4,r12
80007e6c:	04 06       	add	r6,r2
80007e6e:	76 1b       	ld.w	r11,r11[0x4]
80007e70:	6e 28       	ld.w	r8,r7[0x8]
80007e72:	c0 38       	rjmp	80007e78 <__lshift+0x1c>
80007e74:	2f fb       	sub	r11,-1
80007e76:	a1 78       	lsl	r8,0x1
80007e78:	10 36       	cp.w	r6,r8
80007e7a:	fe 99 ff fd 	brgt	80007e74 <__lshift+0x18>
80007e7e:	08 9c       	mov	r12,r4
80007e80:	cf ee       	rcall	80007c7c <_Balloc>
80007e82:	30 09       	mov	r9,0
80007e84:	18 95       	mov	r5,r12
80007e86:	f8 c8 ff ec 	sub	r8,r12,-20
80007e8a:	12 9a       	mov	r10,r9
80007e8c:	c0 38       	rjmp	80007e92 <__lshift+0x36>
80007e8e:	10 aa       	st.w	r8++,r10
80007e90:	2f f9       	sub	r9,-1
80007e92:	04 39       	cp.w	r9,r2
80007e94:	cf d5       	brlt	80007e8e <__lshift+0x32>
80007e96:	6e 4b       	ld.w	r11,r7[0x10]
80007e98:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
80007e9c:	2f bb       	sub	r11,-5
80007e9e:	ee c9 ff ec 	sub	r9,r7,-20
80007ea2:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
80007ea6:	58 03       	cp.w	r3,0
80007ea8:	c1 30       	breq	80007ece <__lshift+0x72>
80007eaa:	e6 0c 11 20 	rsub	r12,r3,32
80007eae:	30 0a       	mov	r10,0
80007eb0:	72 02       	ld.w	r2,r9[0x0]
80007eb2:	e4 03 09 42 	lsl	r2,r2,r3
80007eb6:	04 4a       	or	r10,r2
80007eb8:	10 aa       	st.w	r8++,r10
80007eba:	13 0a       	ld.w	r10,r9++
80007ebc:	f4 0c 0a 4a 	lsr	r10,r10,r12
80007ec0:	16 39       	cp.w	r9,r11
80007ec2:	cf 73       	brcs	80007eb0 <__lshift+0x54>
80007ec4:	91 0a       	st.w	r8[0x0],r10
80007ec6:	58 0a       	cp.w	r10,0
80007ec8:	c0 70       	breq	80007ed6 <__lshift+0x7a>
80007eca:	2f f6       	sub	r6,-1
80007ecc:	c0 58       	rjmp	80007ed6 <__lshift+0x7a>
80007ece:	13 0a       	ld.w	r10,r9++
80007ed0:	10 aa       	st.w	r8++,r10
80007ed2:	16 39       	cp.w	r9,r11
80007ed4:	cf d3       	brcs	80007ece <__lshift+0x72>
80007ed6:	08 9c       	mov	r12,r4
80007ed8:	20 16       	sub	r6,1
80007eda:	0e 9b       	mov	r11,r7
80007edc:	8b 46       	st.w	r5[0x10],r6
80007ede:	cb 5e       	rcall	80007c48 <_Bfree>
80007ee0:	0a 9c       	mov	r12,r5
80007ee2:	d8 32       	popm	r0-r7,pc

80007ee4 <__multiply>:
80007ee4:	d4 31       	pushm	r0-r7,lr
80007ee6:	20 2d       	sub	sp,8
80007ee8:	76 49       	ld.w	r9,r11[0x10]
80007eea:	74 48       	ld.w	r8,r10[0x10]
80007eec:	16 96       	mov	r6,r11
80007eee:	14 95       	mov	r5,r10
80007ef0:	10 39       	cp.w	r9,r8
80007ef2:	ec 08 17 50 	movlt	r8,r6
80007ef6:	ea 06 17 50 	movlt	r6,r5
80007efa:	f0 05 17 50 	movlt	r5,r8
80007efe:	6c 28       	ld.w	r8,r6[0x8]
80007f00:	76 43       	ld.w	r3,r11[0x10]
80007f02:	74 42       	ld.w	r2,r10[0x10]
80007f04:	76 1b       	ld.w	r11,r11[0x4]
80007f06:	e4 03 00 07 	add	r7,r2,r3
80007f0a:	10 37       	cp.w	r7,r8
80007f0c:	f7 bb 09 ff 	subgt	r11,-1
80007f10:	cb 6e       	rcall	80007c7c <_Balloc>
80007f12:	ee c4 ff fb 	sub	r4,r7,-5
80007f16:	f8 c9 ff ec 	sub	r9,r12,-20
80007f1a:	f8 04 00 24 	add	r4,r12,r4<<0x2
80007f1e:	30 0a       	mov	r10,0
80007f20:	12 98       	mov	r8,r9
80007f22:	c0 28       	rjmp	80007f26 <__multiply+0x42>
80007f24:	10 aa       	st.w	r8++,r10
80007f26:	08 38       	cp.w	r8,r4
80007f28:	cf e3       	brcs	80007f24 <__multiply+0x40>
80007f2a:	2f b3       	sub	r3,-5
80007f2c:	2f b2       	sub	r2,-5
80007f2e:	ec 03 00 23 	add	r3,r6,r3<<0x2
80007f32:	ea 02 00 22 	add	r2,r5,r2<<0x2
80007f36:	ec cb ff ec 	sub	r11,r6,-20
80007f3a:	50 12       	stdsp	sp[0x4],r2
80007f3c:	ea ca ff ec 	sub	r10,r5,-20
80007f40:	c4 48       	rjmp	80007fc8 <__multiply+0xe4>
80007f42:	94 95       	ld.uh	r5,r10[0x2]
80007f44:	58 05       	cp.w	r5,0
80007f46:	c2 00       	breq	80007f86 <__multiply+0xa2>
80007f48:	12 98       	mov	r8,r9
80007f4a:	16 96       	mov	r6,r11
80007f4c:	30 0e       	mov	lr,0
80007f4e:	50 09       	stdsp	sp[0x0],r9
80007f50:	0d 02       	ld.w	r2,r6++
80007f52:	e4 00 16 10 	lsr	r0,r2,0x10
80007f56:	70 01       	ld.w	r1,r8[0x0]
80007f58:	70 09       	ld.w	r9,r8[0x0]
80007f5a:	b1 81       	lsr	r1,0x10
80007f5c:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
80007f60:	e0 05 03 41 	mac	r1,r0,r5
80007f64:	ab 32       	mul	r2,r5
80007f66:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
80007f6a:	00 02       	add	r2,r0
80007f6c:	e4 0e 00 0e 	add	lr,r2,lr
80007f70:	b0 1e       	st.h	r8[0x2],lr
80007f72:	b1 8e       	lsr	lr,0x10
80007f74:	1c 01       	add	r1,lr
80007f76:	b0 01       	st.h	r8[0x0],r1
80007f78:	e2 0e 16 10 	lsr	lr,r1,0x10
80007f7c:	2f c8       	sub	r8,-4
80007f7e:	06 36       	cp.w	r6,r3
80007f80:	ce 83       	brcs	80007f50 <__multiply+0x6c>
80007f82:	40 09       	lddsp	r9,sp[0x0]
80007f84:	91 0e       	st.w	r8[0x0],lr
80007f86:	94 86       	ld.uh	r6,r10[0x0]
80007f88:	58 06       	cp.w	r6,0
80007f8a:	c1 d0       	breq	80007fc4 <__multiply+0xe0>
80007f8c:	72 02       	ld.w	r2,r9[0x0]
80007f8e:	12 98       	mov	r8,r9
80007f90:	16 9e       	mov	lr,r11
80007f92:	30 05       	mov	r5,0
80007f94:	b0 12       	st.h	r8[0x2],r2
80007f96:	1d 01       	ld.w	r1,lr++
80007f98:	90 82       	ld.uh	r2,r8[0x0]
80007f9a:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
80007f9e:	ad 30       	mul	r0,r6
80007fa0:	e0 02 00 02 	add	r2,r0,r2
80007fa4:	e4 05 00 05 	add	r5,r2,r5
80007fa8:	b0 05       	st.h	r8[0x0],r5
80007faa:	b1 85       	lsr	r5,0x10
80007fac:	b1 81       	lsr	r1,0x10
80007fae:	2f c8       	sub	r8,-4
80007fb0:	ad 31       	mul	r1,r6
80007fb2:	90 92       	ld.uh	r2,r8[0x2]
80007fb4:	e2 02 00 02 	add	r2,r1,r2
80007fb8:	0a 02       	add	r2,r5
80007fba:	e4 05 16 10 	lsr	r5,r2,0x10
80007fbe:	06 3e       	cp.w	lr,r3
80007fc0:	ce a3       	brcs	80007f94 <__multiply+0xb0>
80007fc2:	91 02       	st.w	r8[0x0],r2
80007fc4:	2f ca       	sub	r10,-4
80007fc6:	2f c9       	sub	r9,-4
80007fc8:	40 18       	lddsp	r8,sp[0x4]
80007fca:	10 3a       	cp.w	r10,r8
80007fcc:	cb b3       	brcs	80007f42 <__multiply+0x5e>
80007fce:	c0 28       	rjmp	80007fd2 <__multiply+0xee>
80007fd0:	20 17       	sub	r7,1
80007fd2:	58 07       	cp.w	r7,0
80007fd4:	e0 8a 00 05 	brle	80007fde <__multiply+0xfa>
80007fd8:	09 48       	ld.w	r8,--r4
80007fda:	58 08       	cp.w	r8,0
80007fdc:	cf a0       	breq	80007fd0 <__multiply+0xec>
80007fde:	99 47       	st.w	r12[0x10],r7
80007fe0:	2f ed       	sub	sp,-8
80007fe2:	d8 32       	popm	r0-r7,pc

80007fe4 <__i2b>:
80007fe4:	d4 21       	pushm	r4-r7,lr
80007fe6:	16 97       	mov	r7,r11
80007fe8:	30 1b       	mov	r11,1
80007fea:	c4 9e       	rcall	80007c7c <_Balloc>
80007fec:	30 19       	mov	r9,1
80007fee:	99 57       	st.w	r12[0x14],r7
80007ff0:	99 49       	st.w	r12[0x10],r9
80007ff2:	d8 22       	popm	r4-r7,pc

80007ff4 <__multadd>:
80007ff4:	d4 31       	pushm	r0-r7,lr
80007ff6:	30 08       	mov	r8,0
80007ff8:	12 95       	mov	r5,r9
80007ffa:	16 97       	mov	r7,r11
80007ffc:	18 96       	mov	r6,r12
80007ffe:	76 44       	ld.w	r4,r11[0x10]
80008000:	f6 c9 ff ec 	sub	r9,r11,-20
80008004:	72 0b       	ld.w	r11,r9[0x0]
80008006:	f6 0c 16 10 	lsr	r12,r11,0x10
8000800a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000800e:	f4 0c 02 4c 	mul	r12,r10,r12
80008012:	f4 0b 03 45 	mac	r5,r10,r11
80008016:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
8000801a:	b1 85       	lsr	r5,0x10
8000801c:	18 05       	add	r5,r12
8000801e:	ea 0c 15 10 	lsl	r12,r5,0x10
80008022:	f8 0b 00 0b 	add	r11,r12,r11
80008026:	12 ab       	st.w	r9++,r11
80008028:	2f f8       	sub	r8,-1
8000802a:	b1 85       	lsr	r5,0x10
8000802c:	08 38       	cp.w	r8,r4
8000802e:	ce b5       	brlt	80008004 <__multadd+0x10>
80008030:	58 05       	cp.w	r5,0
80008032:	c1 c0       	breq	8000806a <__multadd+0x76>
80008034:	6e 28       	ld.w	r8,r7[0x8]
80008036:	10 34       	cp.w	r4,r8
80008038:	c1 35       	brlt	8000805e <__multadd+0x6a>
8000803a:	6e 1b       	ld.w	r11,r7[0x4]
8000803c:	0c 9c       	mov	r12,r6
8000803e:	2f fb       	sub	r11,-1
80008040:	c1 ee       	rcall	80007c7c <_Balloc>
80008042:	6e 4a       	ld.w	r10,r7[0x10]
80008044:	ee cb ff f4 	sub	r11,r7,-12
80008048:	18 93       	mov	r3,r12
8000804a:	2f ea       	sub	r10,-2
8000804c:	2f 4c       	sub	r12,-12
8000804e:	a3 6a       	lsl	r10,0x2
80008050:	fe b0 de 39 	rcall	80003cc2 <memcpy>
80008054:	0e 9b       	mov	r11,r7
80008056:	0c 9c       	mov	r12,r6
80008058:	fe b0 fd f8 	rcall	80007c48 <_Bfree>
8000805c:	06 97       	mov	r7,r3
8000805e:	e8 c8 ff ff 	sub	r8,r4,-1
80008062:	2f b4       	sub	r4,-5
80008064:	8f 48       	st.w	r7[0x10],r8
80008066:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
8000806a:	0e 9c       	mov	r12,r7
8000806c:	d8 32       	popm	r0-r7,pc
8000806e:	d7 03       	nop

80008070 <__pow5mult>:
80008070:	d4 31       	pushm	r0-r7,lr
80008072:	14 96       	mov	r6,r10
80008074:	18 97       	mov	r7,r12
80008076:	16 94       	mov	r4,r11
80008078:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
8000807c:	c0 90       	breq	8000808e <__pow5mult+0x1e>
8000807e:	20 18       	sub	r8,1
80008080:	fe c9 e3 f4 	sub	r9,pc,-7180
80008084:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
80008088:	30 09       	mov	r9,0
8000808a:	cb 5f       	rcall	80007ff4 <__multadd>
8000808c:	18 94       	mov	r4,r12
8000808e:	a3 46       	asr	r6,0x2
80008090:	c3 40       	breq	800080f8 <__pow5mult+0x88>
80008092:	6e 95       	ld.w	r5,r7[0x24]
80008094:	58 05       	cp.w	r5,0
80008096:	c0 91       	brne	800080a8 <__pow5mult+0x38>
80008098:	31 0c       	mov	r12,16
8000809a:	fe b0 fa f3 	rcall	80007680 <malloc>
8000809e:	99 35       	st.w	r12[0xc],r5
800080a0:	8f 9c       	st.w	r7[0x24],r12
800080a2:	99 15       	st.w	r12[0x4],r5
800080a4:	99 25       	st.w	r12[0x8],r5
800080a6:	99 05       	st.w	r12[0x0],r5
800080a8:	6e 93       	ld.w	r3,r7[0x24]
800080aa:	66 25       	ld.w	r5,r3[0x8]
800080ac:	58 05       	cp.w	r5,0
800080ae:	c0 c1       	brne	800080c6 <__pow5mult+0x56>
800080b0:	e0 6b 02 71 	mov	r11,625
800080b4:	0e 9c       	mov	r12,r7
800080b6:	c9 7f       	rcall	80007fe4 <__i2b>
800080b8:	87 2c       	st.w	r3[0x8],r12
800080ba:	30 08       	mov	r8,0
800080bc:	18 95       	mov	r5,r12
800080be:	99 08       	st.w	r12[0x0],r8
800080c0:	c0 38       	rjmp	800080c6 <__pow5mult+0x56>
800080c2:	06 9c       	mov	r12,r3
800080c4:	18 95       	mov	r5,r12
800080c6:	ed b6 00 00 	bld	r6,0x0
800080ca:	c0 b1       	brne	800080e0 <__pow5mult+0x70>
800080cc:	08 9b       	mov	r11,r4
800080ce:	0a 9a       	mov	r10,r5
800080d0:	0e 9c       	mov	r12,r7
800080d2:	c0 9f       	rcall	80007ee4 <__multiply>
800080d4:	08 9b       	mov	r11,r4
800080d6:	18 93       	mov	r3,r12
800080d8:	0e 9c       	mov	r12,r7
800080da:	06 94       	mov	r4,r3
800080dc:	fe b0 fd b6 	rcall	80007c48 <_Bfree>
800080e0:	a1 56       	asr	r6,0x1
800080e2:	c0 b0       	breq	800080f8 <__pow5mult+0x88>
800080e4:	6a 03       	ld.w	r3,r5[0x0]
800080e6:	58 03       	cp.w	r3,0
800080e8:	ce d1       	brne	800080c2 <__pow5mult+0x52>
800080ea:	0a 9a       	mov	r10,r5
800080ec:	0a 9b       	mov	r11,r5
800080ee:	0e 9c       	mov	r12,r7
800080f0:	cf ae       	rcall	80007ee4 <__multiply>
800080f2:	8b 0c       	st.w	r5[0x0],r12
800080f4:	99 03       	st.w	r12[0x0],r3
800080f6:	ce 7b       	rjmp	800080c4 <__pow5mult+0x54>
800080f8:	08 9c       	mov	r12,r4
800080fa:	d8 32       	popm	r0-r7,pc

800080fc <_realloc_r>:
800080fc:	d4 31       	pushm	r0-r7,lr
800080fe:	20 1d       	sub	sp,4
80008100:	16 94       	mov	r4,r11
80008102:	18 92       	mov	r2,r12
80008104:	14 9b       	mov	r11,r10
80008106:	58 04       	cp.w	r4,0
80008108:	c0 51       	brne	80008112 <_realloc_r+0x16>
8000810a:	fe b0 fa c3 	rcall	80007690 <_malloc_r>
8000810e:	18 95       	mov	r5,r12
80008110:	c5 39       	rjmp	800083b6 <_realloc_r+0x2ba>
80008112:	50 0a       	stdsp	sp[0x0],r10
80008114:	fe b0 fd 07 	rcall	80007b22 <__malloc_lock>
80008118:	40 0b       	lddsp	r11,sp[0x0]
8000811a:	f6 c8 ff f5 	sub	r8,r11,-11
8000811e:	e8 c1 00 08 	sub	r1,r4,8
80008122:	10 96       	mov	r6,r8
80008124:	62 1c       	ld.w	r12,r1[0x4]
80008126:	e0 16 ff f8 	andl	r6,0xfff8
8000812a:	59 68       	cp.w	r8,22
8000812c:	f9 b6 08 10 	movls	r6,16
80008130:	16 36       	cp.w	r6,r11
80008132:	5f 38       	srlo	r8
80008134:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
80008138:	c0 50       	breq	80008142 <_realloc_r+0x46>
8000813a:	30 c8       	mov	r8,12
8000813c:	30 05       	mov	r5,0
8000813e:	85 38       	st.w	r2[0xc],r8
80008140:	c3 b9       	rjmp	800083b6 <_realloc_r+0x2ba>
80008142:	18 90       	mov	r0,r12
80008144:	e0 10 ff fc 	andl	r0,0xfffc
80008148:	0c 30       	cp.w	r0,r6
8000814a:	e0 84 01 0b 	brge	80008360 <_realloc_r+0x264>
8000814e:	e0 68 01 1c 	mov	r8,284
80008152:	e2 00 00 09 	add	r9,r1,r0
80008156:	70 25       	ld.w	r5,r8[0x8]
80008158:	0a 39       	cp.w	r9,r5
8000815a:	c0 90       	breq	8000816c <_realloc_r+0x70>
8000815c:	72 1a       	ld.w	r10,r9[0x4]
8000815e:	a1 ca       	cbr	r10,0x0
80008160:	f2 0a 00 0a 	add	r10,r9,r10
80008164:	74 1a       	ld.w	r10,r10[0x4]
80008166:	ed ba 00 00 	bld	r10,0x0
8000816a:	c2 20       	breq	800081ae <_realloc_r+0xb2>
8000816c:	72 1a       	ld.w	r10,r9[0x4]
8000816e:	e0 1a ff fc 	andl	r10,0xfffc
80008172:	f4 00 00 03 	add	r3,r10,r0
80008176:	0a 39       	cp.w	r9,r5
80008178:	c1 31       	brne	8000819e <_realloc_r+0xa2>
8000817a:	ec c7 ff f0 	sub	r7,r6,-16
8000817e:	0e 33       	cp.w	r3,r7
80008180:	c1 95       	brlt	800081b2 <_realloc_r+0xb6>
80008182:	e2 06 00 09 	add	r9,r1,r6
80008186:	0c 13       	sub	r3,r6
80008188:	a1 a3       	sbr	r3,0x0
8000818a:	93 13       	st.w	r9[0x4],r3
8000818c:	91 29       	st.w	r8[0x8],r9
8000818e:	04 9c       	mov	r12,r2
80008190:	62 18       	ld.w	r8,r1[0x4]
80008192:	08 95       	mov	r5,r4
80008194:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008198:	10 46       	or	r6,r8
8000819a:	83 16       	st.w	r1[0x4],r6
8000819c:	c0 b9       	rjmp	800083b2 <_realloc_r+0x2b6>
8000819e:	0c 33       	cp.w	r3,r6
800081a0:	c0 95       	brlt	800081b2 <_realloc_r+0xb6>
800081a2:	72 28       	ld.w	r8,r9[0x8]
800081a4:	02 97       	mov	r7,r1
800081a6:	72 39       	ld.w	r9,r9[0xc]
800081a8:	93 28       	st.w	r9[0x8],r8
800081aa:	91 39       	st.w	r8[0xc],r9
800081ac:	cd c8       	rjmp	80008364 <_realloc_r+0x268>
800081ae:	30 0a       	mov	r10,0
800081b0:	14 99       	mov	r9,r10
800081b2:	ed bc 00 00 	bld	r12,0x0
800081b6:	e0 80 00 95 	breq	800082e0 <_realloc_r+0x1e4>
800081ba:	62 07       	ld.w	r7,r1[0x0]
800081bc:	e2 07 01 07 	sub	r7,r1,r7
800081c0:	6e 1c       	ld.w	r12,r7[0x4]
800081c2:	e0 1c ff fc 	andl	r12,0xfffc
800081c6:	58 09       	cp.w	r9,0
800081c8:	c5 60       	breq	80008274 <_realloc_r+0x178>
800081ca:	f8 00 00 03 	add	r3,r12,r0
800081ce:	0a 39       	cp.w	r9,r5
800081d0:	c4 81       	brne	80008260 <_realloc_r+0x164>
800081d2:	14 03       	add	r3,r10
800081d4:	ec c9 ff f0 	sub	r9,r6,-16
800081d8:	12 33       	cp.w	r3,r9
800081da:	c4 d5       	brlt	80008274 <_realloc_r+0x178>
800081dc:	6e 3a       	ld.w	r10,r7[0xc]
800081de:	6e 29       	ld.w	r9,r7[0x8]
800081e0:	95 29       	st.w	r10[0x8],r9
800081e2:	93 3a       	st.w	r9[0xc],r10
800081e4:	ee c5 ff f8 	sub	r5,r7,-8
800081e8:	e0 ca 00 04 	sub	r10,r0,4
800081ec:	e0 4a 00 24 	cp.w	r10,36
800081f0:	e0 8b 00 25 	brhi	8000823a <_realloc_r+0x13e>
800081f4:	0a 99       	mov	r9,r5
800081f6:	59 3a       	cp.w	r10,19
800081f8:	e0 88 00 1a 	brls	8000822c <_realloc_r+0x130>
800081fc:	09 09       	ld.w	r9,r4++
800081fe:	8b 09       	st.w	r5[0x0],r9
80008200:	09 09       	ld.w	r9,r4++
80008202:	8f 39       	st.w	r7[0xc],r9
80008204:	ee c9 ff f0 	sub	r9,r7,-16
80008208:	59 ba       	cp.w	r10,27
8000820a:	e0 88 00 11 	brls	8000822c <_realloc_r+0x130>
8000820e:	09 0b       	ld.w	r11,r4++
80008210:	93 0b       	st.w	r9[0x0],r11
80008212:	09 09       	ld.w	r9,r4++
80008214:	8f 59       	st.w	r7[0x14],r9
80008216:	ee c9 ff e8 	sub	r9,r7,-24
8000821a:	e0 4a 00 24 	cp.w	r10,36
8000821e:	c0 71       	brne	8000822c <_realloc_r+0x130>
80008220:	09 0a       	ld.w	r10,r4++
80008222:	93 0a       	st.w	r9[0x0],r10
80008224:	ee c9 ff e0 	sub	r9,r7,-32
80008228:	09 0a       	ld.w	r10,r4++
8000822a:	8f 7a       	st.w	r7[0x1c],r10
8000822c:	09 0a       	ld.w	r10,r4++
8000822e:	12 aa       	st.w	r9++,r10
80008230:	68 0a       	ld.w	r10,r4[0x0]
80008232:	93 0a       	st.w	r9[0x0],r10
80008234:	68 1a       	ld.w	r10,r4[0x4]
80008236:	93 1a       	st.w	r9[0x4],r10
80008238:	c0 78       	rjmp	80008246 <_realloc_r+0x14a>
8000823a:	50 08       	stdsp	sp[0x0],r8
8000823c:	08 9b       	mov	r11,r4
8000823e:	0a 9c       	mov	r12,r5
80008240:	fe b0 fc 4b 	rcall	80007ad6 <memmove>
80008244:	40 08       	lddsp	r8,sp[0x0]
80008246:	ee 06 00 09 	add	r9,r7,r6
8000824a:	0c 13       	sub	r3,r6
8000824c:	a1 a3       	sbr	r3,0x0
8000824e:	93 13       	st.w	r9[0x4],r3
80008250:	91 29       	st.w	r8[0x8],r9
80008252:	04 9c       	mov	r12,r2
80008254:	6e 18       	ld.w	r8,r7[0x4]
80008256:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000825a:	10 46       	or	r6,r8
8000825c:	8f 16       	st.w	r7[0x4],r6
8000825e:	ca a8       	rjmp	800083b2 <_realloc_r+0x2b6>
80008260:	14 03       	add	r3,r10
80008262:	0c 33       	cp.w	r3,r6
80008264:	c0 85       	brlt	80008274 <_realloc_r+0x178>
80008266:	72 28       	ld.w	r8,r9[0x8]
80008268:	72 39       	ld.w	r9,r9[0xc]
8000826a:	93 28       	st.w	r9[0x8],r8
8000826c:	91 39       	st.w	r8[0xc],r9
8000826e:	6e 28       	ld.w	r8,r7[0x8]
80008270:	6e 39       	ld.w	r9,r7[0xc]
80008272:	c0 78       	rjmp	80008280 <_realloc_r+0x184>
80008274:	f8 00 00 03 	add	r3,r12,r0
80008278:	0c 33       	cp.w	r3,r6
8000827a:	c3 35       	brlt	800082e0 <_realloc_r+0x1e4>
8000827c:	6e 39       	ld.w	r9,r7[0xc]
8000827e:	6e 28       	ld.w	r8,r7[0x8]
80008280:	93 28       	st.w	r9[0x8],r8
80008282:	91 39       	st.w	r8[0xc],r9
80008284:	e0 ca 00 04 	sub	r10,r0,4
80008288:	ee cc ff f8 	sub	r12,r7,-8
8000828c:	e0 4a 00 24 	cp.w	r10,36
80008290:	e0 8b 00 24 	brhi	800082d8 <_realloc_r+0x1dc>
80008294:	59 3a       	cp.w	r10,19
80008296:	e0 88 00 1a 	brls	800082ca <_realloc_r+0x1ce>
8000829a:	09 08       	ld.w	r8,r4++
8000829c:	99 08       	st.w	r12[0x0],r8
8000829e:	09 08       	ld.w	r8,r4++
800082a0:	8f 38       	st.w	r7[0xc],r8
800082a2:	ee cc ff f0 	sub	r12,r7,-16
800082a6:	59 ba       	cp.w	r10,27
800082a8:	e0 88 00 11 	brls	800082ca <_realloc_r+0x1ce>
800082ac:	09 08       	ld.w	r8,r4++
800082ae:	99 08       	st.w	r12[0x0],r8
800082b0:	09 08       	ld.w	r8,r4++
800082b2:	8f 58       	st.w	r7[0x14],r8
800082b4:	ee cc ff e8 	sub	r12,r7,-24
800082b8:	e0 4a 00 24 	cp.w	r10,36
800082bc:	c0 71       	brne	800082ca <_realloc_r+0x1ce>
800082be:	09 08       	ld.w	r8,r4++
800082c0:	99 08       	st.w	r12[0x0],r8
800082c2:	ee cc ff e0 	sub	r12,r7,-32
800082c6:	09 08       	ld.w	r8,r4++
800082c8:	8f 78       	st.w	r7[0x1c],r8
800082ca:	09 08       	ld.w	r8,r4++
800082cc:	18 a8       	st.w	r12++,r8
800082ce:	68 08       	ld.w	r8,r4[0x0]
800082d0:	99 08       	st.w	r12[0x0],r8
800082d2:	68 18       	ld.w	r8,r4[0x4]
800082d4:	99 18       	st.w	r12[0x4],r8
800082d6:	c4 78       	rjmp	80008364 <_realloc_r+0x268>
800082d8:	08 9b       	mov	r11,r4
800082da:	fe b0 fb fe 	rcall	80007ad6 <memmove>
800082de:	c4 38       	rjmp	80008364 <_realloc_r+0x268>
800082e0:	04 9c       	mov	r12,r2
800082e2:	fe b0 f9 d7 	rcall	80007690 <_malloc_r>
800082e6:	18 95       	mov	r5,r12
800082e8:	c3 a0       	breq	8000835c <_realloc_r+0x260>
800082ea:	62 18       	ld.w	r8,r1[0x4]
800082ec:	f8 c9 00 08 	sub	r9,r12,8
800082f0:	a1 c8       	cbr	r8,0x0
800082f2:	e2 08 00 08 	add	r8,r1,r8
800082f6:	10 39       	cp.w	r9,r8
800082f8:	c0 71       	brne	80008306 <_realloc_r+0x20a>
800082fa:	72 13       	ld.w	r3,r9[0x4]
800082fc:	02 97       	mov	r7,r1
800082fe:	e0 13 ff fc 	andl	r3,0xfffc
80008302:	00 03       	add	r3,r0
80008304:	c3 08       	rjmp	80008364 <_realloc_r+0x268>
80008306:	e0 ca 00 04 	sub	r10,r0,4
8000830a:	e0 4a 00 24 	cp.w	r10,36
8000830e:	e0 8b 00 20 	brhi	8000834e <_realloc_r+0x252>
80008312:	08 99       	mov	r9,r4
80008314:	18 98       	mov	r8,r12
80008316:	59 3a       	cp.w	r10,19
80008318:	e0 88 00 14 	brls	80008340 <_realloc_r+0x244>
8000831c:	13 0b       	ld.w	r11,r9++
8000831e:	10 ab       	st.w	r8++,r11
80008320:	13 0b       	ld.w	r11,r9++
80008322:	10 ab       	st.w	r8++,r11
80008324:	59 ba       	cp.w	r10,27
80008326:	e0 88 00 0d 	brls	80008340 <_realloc_r+0x244>
8000832a:	13 0b       	ld.w	r11,r9++
8000832c:	10 ab       	st.w	r8++,r11
8000832e:	13 0b       	ld.w	r11,r9++
80008330:	10 ab       	st.w	r8++,r11
80008332:	e0 4a 00 24 	cp.w	r10,36
80008336:	c0 51       	brne	80008340 <_realloc_r+0x244>
80008338:	13 0a       	ld.w	r10,r9++
8000833a:	10 aa       	st.w	r8++,r10
8000833c:	13 0a       	ld.w	r10,r9++
8000833e:	10 aa       	st.w	r8++,r10
80008340:	13 0a       	ld.w	r10,r9++
80008342:	10 aa       	st.w	r8++,r10
80008344:	72 0a       	ld.w	r10,r9[0x0]
80008346:	91 0a       	st.w	r8[0x0],r10
80008348:	72 19       	ld.w	r9,r9[0x4]
8000834a:	91 19       	st.w	r8[0x4],r9
8000834c:	c0 48       	rjmp	80008354 <_realloc_r+0x258>
8000834e:	08 9b       	mov	r11,r4
80008350:	fe b0 fb c3 	rcall	80007ad6 <memmove>
80008354:	08 9b       	mov	r11,r4
80008356:	04 9c       	mov	r12,r2
80008358:	fe b0 f6 f6 	rcall	80007144 <_free_r>
8000835c:	04 9c       	mov	r12,r2
8000835e:	c2 a8       	rjmp	800083b2 <_realloc_r+0x2b6>
80008360:	00 93       	mov	r3,r0
80008362:	02 97       	mov	r7,r1
80008364:	e6 06 01 09 	sub	r9,r3,r6
80008368:	6e 18       	ld.w	r8,r7[0x4]
8000836a:	58 f9       	cp.w	r9,15
8000836c:	e0 88 00 16 	brls	80008398 <_realloc_r+0x29c>
80008370:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008374:	ed e8 10 08 	or	r8,r6,r8
80008378:	8f 18       	st.w	r7[0x4],r8
8000837a:	12 98       	mov	r8,r9
8000837c:	a1 a8       	sbr	r8,0x0
8000837e:	ee 06 00 0b 	add	r11,r7,r6
80008382:	f6 09 00 09 	add	r9,r11,r9
80008386:	97 18       	st.w	r11[0x4],r8
80008388:	72 18       	ld.w	r8,r9[0x4]
8000838a:	a1 a8       	sbr	r8,0x0
8000838c:	2f 8b       	sub	r11,-8
8000838e:	93 18       	st.w	r9[0x4],r8
80008390:	04 9c       	mov	r12,r2
80008392:	fe b0 f6 d9 	rcall	80007144 <_free_r>
80008396:	c0 b8       	rjmp	800083ac <_realloc_r+0x2b0>
80008398:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000839c:	e7 e8 10 08 	or	r8,r3,r8
800083a0:	8f 18       	st.w	r7[0x4],r8
800083a2:	ee 03 00 03 	add	r3,r7,r3
800083a6:	66 18       	ld.w	r8,r3[0x4]
800083a8:	a1 a8       	sbr	r8,0x0
800083aa:	87 18       	st.w	r3[0x4],r8
800083ac:	04 9c       	mov	r12,r2
800083ae:	ee c5 ff f8 	sub	r5,r7,-8
800083b2:	fe b0 fb b9 	rcall	80007b24 <__malloc_unlock>
800083b6:	0a 9c       	mov	r12,r5
800083b8:	2f fd       	sub	sp,-4
800083ba:	d8 32       	popm	r0-r7,pc

800083bc <__isinfd>:
800083bc:	14 98       	mov	r8,r10
800083be:	fc 19 7f f0 	movh	r9,0x7ff0
800083c2:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
800083c6:	f0 0b 11 00 	rsub	r11,r8,0
800083ca:	f7 e8 10 08 	or	r8,r11,r8
800083ce:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
800083d2:	f2 08 01 08 	sub	r8,r9,r8
800083d6:	f0 0c 11 00 	rsub	r12,r8,0
800083da:	f9 e8 10 08 	or	r8,r12,r8
800083de:	f0 0c 14 1f 	asr	r12,r8,0x1f
800083e2:	2f fc       	sub	r12,-1
800083e4:	5e fc       	retal	r12

800083e6 <__isnand>:
800083e6:	14 98       	mov	r8,r10
800083e8:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
800083ec:	f0 0c 11 00 	rsub	r12,r8,0
800083f0:	10 4c       	or	r12,r8
800083f2:	fc 18 7f f0 	movh	r8,0x7ff0
800083f6:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
800083fa:	f0 0c 01 0c 	sub	r12,r8,r12
800083fe:	bf 9c       	lsr	r12,0x1f
80008400:	5e fc       	retal	r12
80008402:	d7 03       	nop

80008404 <_sbrk_r>:
80008404:	d4 21       	pushm	r4-r7,lr
80008406:	30 08       	mov	r8,0
80008408:	18 97       	mov	r7,r12
8000840a:	e0 66 08 14 	mov	r6,2068
8000840e:	16 9c       	mov	r12,r11
80008410:	8d 08       	st.w	r6[0x0],r8
80008412:	ca fc       	rcall	80008570 <_sbrk>
80008414:	5b fc       	cp.w	r12,-1
80008416:	c0 51       	brne	80008420 <_sbrk_r+0x1c>
80008418:	6c 08       	ld.w	r8,r6[0x0]
8000841a:	58 08       	cp.w	r8,0
8000841c:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008420:	d8 22       	popm	r4-r7,pc
80008422:	d7 03       	nop

80008424 <__sclose>:
80008424:	d4 01       	pushm	lr
80008426:	96 7b       	ld.sh	r11,r11[0xe]
80008428:	cf ec       	rcall	80008624 <_close_r>
8000842a:	d8 02       	popm	pc

8000842c <__sseek>:
8000842c:	d4 21       	pushm	r4-r7,lr
8000842e:	16 97       	mov	r7,r11
80008430:	96 7b       	ld.sh	r11,r11[0xe]
80008432:	c8 5d       	rcall	8000873c <_lseek_r>
80008434:	8e 68       	ld.sh	r8,r7[0xc]
80008436:	10 99       	mov	r9,r8
80008438:	ad c8       	cbr	r8,0xc
8000843a:	ad a9       	sbr	r9,0xc
8000843c:	5b fc       	cp.w	r12,-1
8000843e:	ef f8 0c 06 	st.heq	r7[0xc],r8
80008442:	ef f9 1c 06 	st.hne	r7[0xc],r9
80008446:	ef fc 1a 15 	st.wne	r7[0x54],r12
8000844a:	d8 22       	popm	r4-r7,pc

8000844c <__swrite>:
8000844c:	d4 21       	pushm	r4-r7,lr
8000844e:	96 68       	ld.sh	r8,r11[0xc]
80008450:	16 97       	mov	r7,r11
80008452:	14 95       	mov	r5,r10
80008454:	12 94       	mov	r4,r9
80008456:	e2 18 01 00 	andl	r8,0x100,COH
8000845a:	18 96       	mov	r6,r12
8000845c:	c0 50       	breq	80008466 <__swrite+0x1a>
8000845e:	30 29       	mov	r9,2
80008460:	30 0a       	mov	r10,0
80008462:	96 7b       	ld.sh	r11,r11[0xe]
80008464:	c6 cd       	rcall	8000873c <_lseek_r>
80008466:	8e 68       	ld.sh	r8,r7[0xc]
80008468:	ad c8       	cbr	r8,0xc
8000846a:	08 99       	mov	r9,r4
8000846c:	0a 9a       	mov	r10,r5
8000846e:	8e 7b       	ld.sh	r11,r7[0xe]
80008470:	0c 9c       	mov	r12,r6
80008472:	ae 68       	st.h	r7[0xc],r8
80008474:	c9 ac       	rcall	800085a8 <_write_r>
80008476:	d8 22       	popm	r4-r7,pc

80008478 <__sread>:
80008478:	d4 21       	pushm	r4-r7,lr
8000847a:	16 97       	mov	r7,r11
8000847c:	96 7b       	ld.sh	r11,r11[0xe]
8000847e:	c7 1d       	rcall	80008760 <_read_r>
80008480:	c0 65       	brlt	8000848c <__sread+0x14>
80008482:	6f 58       	ld.w	r8,r7[0x54]
80008484:	18 08       	add	r8,r12
80008486:	ef 48 00 54 	st.w	r7[84],r8
8000848a:	d8 22       	popm	r4-r7,pc
8000848c:	8e 68       	ld.sh	r8,r7[0xc]
8000848e:	ad c8       	cbr	r8,0xc
80008490:	ae 68       	st.h	r7[0xc],r8
80008492:	d8 22       	popm	r4-r7,pc

80008494 <strlen>:
80008494:	30 09       	mov	r9,0
80008496:	18 98       	mov	r8,r12
80008498:	c0 28       	rjmp	8000849c <strlen+0x8>
8000849a:	2f f8       	sub	r8,-1
8000849c:	11 8a       	ld.ub	r10,r8[0x0]
8000849e:	f2 0a 18 00 	cp.b	r10,r9
800084a2:	cf c1       	brne	8000849a <strlen+0x6>
800084a4:	f0 0c 01 0c 	sub	r12,r8,r12
800084a8:	5e fc       	retal	r12
800084aa:	d7 03       	nop

800084ac <_close>:
800084ac:	30 28       	mov	r8,2
800084ae:	d6 73       	breakpoint
800084b0:	3f fc       	mov	r12,-1
800084b2:	35 8b       	mov	r11,88
800084b4:	58 0c       	cp.w	r12,0
800084b6:	5e 4c       	retge	r12
800084b8:	e0 6a 08 14 	mov	r10,2068
800084bc:	95 0b       	st.w	r10[0x0],r11
800084be:	5e fc       	retal	r12

800084c0 <_lseek>:
800084c0:	30 58       	mov	r8,5
800084c2:	d6 73       	breakpoint
800084c4:	3f fc       	mov	r12,-1
800084c6:	35 8b       	mov	r11,88
800084c8:	58 0c       	cp.w	r12,0
800084ca:	5e 4c       	retge	r12
800084cc:	e0 6a 08 14 	mov	r10,2068
800084d0:	95 0b       	st.w	r10[0x0],r11
800084d2:	5e fc       	retal	r12

800084d4 <_read>:
800084d4:	30 38       	mov	r8,3
800084d6:	d6 73       	breakpoint
800084d8:	3f fc       	mov	r12,-1
800084da:	35 8b       	mov	r11,88
800084dc:	58 0c       	cp.w	r12,0
800084de:	5e 4c       	retge	r12
800084e0:	e0 6a 08 14 	mov	r10,2068
800084e4:	95 0b       	st.w	r10[0x0],r11
800084e6:	5e fc       	retal	r12

800084e8 <_write>:
800084e8:	30 48       	mov	r8,4
800084ea:	d6 73       	breakpoint
800084ec:	3f fc       	mov	r12,-1
800084ee:	35 8b       	mov	r11,88
800084f0:	58 0c       	cp.w	r12,0
800084f2:	5e 4c       	retge	r12
800084f4:	e0 6a 08 14 	mov	r10,2068
800084f8:	95 0b       	st.w	r10[0x0],r11
800084fa:	5e fc       	retal	r12

800084fc <isatty>:
800084fc:	30 b8       	mov	r8,11
800084fe:	d6 73       	breakpoint
80008500:	3f fc       	mov	r12,-1
80008502:	35 8b       	mov	r11,88
80008504:	58 0c       	cp.w	r12,0
80008506:	5e 4c       	retge	r12
80008508:	e0 6a 08 14 	mov	r10,2068
8000850c:	95 0b       	st.w	r10[0x0],r11
8000850e:	5e fc       	retal	r12

80008510 <_fstat_host>:
80008510:	30 98       	mov	r8,9
80008512:	d6 73       	breakpoint
80008514:	3f fc       	mov	r12,-1
80008516:	35 8b       	mov	r11,88
80008518:	58 0c       	cp.w	r12,0
8000851a:	5e 4c       	retge	r12
8000851c:	e0 6a 08 14 	mov	r10,2068
80008520:	95 0b       	st.w	r10[0x0],r11
80008522:	5e fc       	retal	r12

80008524 <_fstat>:
80008524:	d4 21       	pushm	r4-r7,lr
80008526:	21 0d       	sub	sp,64
80008528:	16 97       	mov	r7,r11
8000852a:	1a 9b       	mov	r11,sp
8000852c:	cf 2f       	rcall	80008510 <_fstat_host>
8000852e:	c0 34       	brge	80008534 <_fstat+0x10>
80008530:	3f fc       	mov	r12,-1
80008532:	c1 c8       	rjmp	8000856a <_fstat+0x46>
80008534:	40 08       	lddsp	r8,sp[0x0]
80008536:	ae 08       	st.h	r7[0x0],r8
80008538:	40 18       	lddsp	r8,sp[0x4]
8000853a:	ae 18       	st.h	r7[0x2],r8
8000853c:	40 28       	lddsp	r8,sp[0x8]
8000853e:	8f 18       	st.w	r7[0x4],r8
80008540:	40 38       	lddsp	r8,sp[0xc]
80008542:	ae 48       	st.h	r7[0x8],r8
80008544:	40 48       	lddsp	r8,sp[0x10]
80008546:	ae 58       	st.h	r7[0xa],r8
80008548:	40 58       	lddsp	r8,sp[0x14]
8000854a:	ae 68       	st.h	r7[0xc],r8
8000854c:	40 68       	lddsp	r8,sp[0x18]
8000854e:	ae 78       	st.h	r7[0xe],r8
80008550:	40 88       	lddsp	r8,sp[0x20]
80008552:	8f 48       	st.w	r7[0x10],r8
80008554:	40 a8       	lddsp	r8,sp[0x28]
80008556:	8f b8       	st.w	r7[0x2c],r8
80008558:	40 c8       	lddsp	r8,sp[0x30]
8000855a:	8f c8       	st.w	r7[0x30],r8
8000855c:	40 d8       	lddsp	r8,sp[0x34]
8000855e:	8f 58       	st.w	r7[0x14],r8
80008560:	40 e8       	lddsp	r8,sp[0x38]
80008562:	30 0c       	mov	r12,0
80008564:	8f 78       	st.w	r7[0x1c],r8
80008566:	40 f8       	lddsp	r8,sp[0x3c]
80008568:	8f 98       	st.w	r7[0x24],r8
8000856a:	2f 0d       	sub	sp,-64
8000856c:	d8 22       	popm	r4-r7,pc
8000856e:	d7 03       	nop

80008570 <_sbrk>:
80008570:	d4 01       	pushm	lr
80008572:	e0 68 06 7c 	mov	r8,1660
80008576:	70 09       	ld.w	r9,r8[0x0]
80008578:	58 09       	cp.w	r9,0
8000857a:	c0 41       	brne	80008582 <_sbrk+0x12>
8000857c:	e0 69 08 18 	mov	r9,2072
80008580:	91 09       	st.w	r8[0x0],r9
80008582:	e0 69 06 7c 	mov	r9,1660
80008586:	e0 6a 30 00 	mov	r10,12288
8000858a:	72 08       	ld.w	r8,r9[0x0]
8000858c:	f0 0c 00 0c 	add	r12,r8,r12
80008590:	14 3c       	cp.w	r12,r10
80008592:	e0 8b 00 04 	brhi	8000859a <_sbrk+0x2a>
80008596:	93 0c       	st.w	r9[0x0],r12
80008598:	c0 58       	rjmp	800085a2 <_sbrk+0x32>
8000859a:	c5 5c       	rcall	80008644 <__errno>
8000859c:	30 c8       	mov	r8,12
8000859e:	99 08       	st.w	r12[0x0],r8
800085a0:	3f f8       	mov	r8,-1
800085a2:	10 9c       	mov	r12,r8
800085a4:	d8 02       	popm	pc
800085a6:	d7 03       	nop

800085a8 <_write_r>:
800085a8:	d4 21       	pushm	r4-r7,lr
800085aa:	16 98       	mov	r8,r11
800085ac:	18 97       	mov	r7,r12
800085ae:	10 9c       	mov	r12,r8
800085b0:	30 08       	mov	r8,0
800085b2:	14 9b       	mov	r11,r10
800085b4:	e0 66 08 14 	mov	r6,2068
800085b8:	12 9a       	mov	r10,r9
800085ba:	8d 08       	st.w	r6[0x0],r8
800085bc:	c9 6f       	rcall	800084e8 <_write>
800085be:	5b fc       	cp.w	r12,-1
800085c0:	c0 51       	brne	800085ca <_write_r+0x22>
800085c2:	6c 08       	ld.w	r8,r6[0x0]
800085c4:	58 08       	cp.w	r8,0
800085c6:	ef f8 1a 03 	st.wne	r7[0xc],r8
800085ca:	d8 22       	popm	r4-r7,pc

800085cc <_calloc_r>:
800085cc:	d4 21       	pushm	r4-r7,lr
800085ce:	f4 0b 02 4b 	mul	r11,r10,r11
800085d2:	fe b0 f8 5f 	rcall	80007690 <_malloc_r>
800085d6:	18 97       	mov	r7,r12
800085d8:	c2 30       	breq	8000861e <_calloc_r+0x52>
800085da:	f8 fa ff fc 	ld.w	r10,r12[-4]
800085de:	e0 1a ff fc 	andl	r10,0xfffc
800085e2:	20 4a       	sub	r10,4
800085e4:	e0 4a 00 24 	cp.w	r10,36
800085e8:	e0 8b 00 18 	brhi	80008618 <_calloc_r+0x4c>
800085ec:	18 98       	mov	r8,r12
800085ee:	59 3a       	cp.w	r10,19
800085f0:	e0 88 00 0f 	brls	8000860e <_calloc_r+0x42>
800085f4:	30 09       	mov	r9,0
800085f6:	10 a9       	st.w	r8++,r9
800085f8:	10 a9       	st.w	r8++,r9
800085fa:	59 ba       	cp.w	r10,27
800085fc:	e0 88 00 09 	brls	8000860e <_calloc_r+0x42>
80008600:	10 a9       	st.w	r8++,r9
80008602:	10 a9       	st.w	r8++,r9
80008604:	e0 4a 00 24 	cp.w	r10,36
80008608:	c0 31       	brne	8000860e <_calloc_r+0x42>
8000860a:	10 a9       	st.w	r8++,r9
8000860c:	10 a9       	st.w	r8++,r9
8000860e:	30 09       	mov	r9,0
80008610:	10 a9       	st.w	r8++,r9
80008612:	91 19       	st.w	r8[0x4],r9
80008614:	91 09       	st.w	r8[0x0],r9
80008616:	c0 48       	rjmp	8000861e <_calloc_r+0x52>
80008618:	30 0b       	mov	r11,0
8000861a:	fe b0 fa 7d 	rcall	80007b14 <memset>
8000861e:	0e 9c       	mov	r12,r7
80008620:	d8 22       	popm	r4-r7,pc
80008622:	d7 03       	nop

80008624 <_close_r>:
80008624:	d4 21       	pushm	r4-r7,lr
80008626:	30 08       	mov	r8,0
80008628:	18 97       	mov	r7,r12
8000862a:	e0 66 08 14 	mov	r6,2068
8000862e:	16 9c       	mov	r12,r11
80008630:	8d 08       	st.w	r6[0x0],r8
80008632:	c3 df       	rcall	800084ac <_close>
80008634:	5b fc       	cp.w	r12,-1
80008636:	c0 51       	brne	80008640 <_close_r+0x1c>
80008638:	6c 08       	ld.w	r8,r6[0x0]
8000863a:	58 08       	cp.w	r8,0
8000863c:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008640:	d8 22       	popm	r4-r7,pc
80008642:	d7 03       	nop

80008644 <__errno>:
80008644:	e0 68 01 18 	mov	r8,280
80008648:	70 0c       	ld.w	r12,r8[0x0]
8000864a:	2f 4c       	sub	r12,-12
8000864c:	5e fc       	retal	r12
8000864e:	d7 03       	nop

80008650 <_fclose_r>:
80008650:	d4 21       	pushm	r4-r7,lr
80008652:	18 96       	mov	r6,r12
80008654:	16 97       	mov	r7,r11
80008656:	58 0b       	cp.w	r11,0
80008658:	c0 31       	brne	8000865e <_fclose_r+0xe>
8000865a:	16 95       	mov	r5,r11
8000865c:	c5 38       	rjmp	80008702 <_fclose_r+0xb2>
8000865e:	fe b0 f4 87 	rcall	80006f6c <__sfp_lock_acquire>
80008662:	58 06       	cp.w	r6,0
80008664:	c0 70       	breq	80008672 <_fclose_r+0x22>
80008666:	6c 68       	ld.w	r8,r6[0x18]
80008668:	58 08       	cp.w	r8,0
8000866a:	c0 41       	brne	80008672 <_fclose_r+0x22>
8000866c:	0c 9c       	mov	r12,r6
8000866e:	fe b0 f4 d1 	rcall	80007010 <__sinit>
80008672:	fe c8 ea 8e 	sub	r8,pc,-5490
80008676:	10 37       	cp.w	r7,r8
80008678:	c0 31       	brne	8000867e <_fclose_r+0x2e>
8000867a:	6c 07       	ld.w	r7,r6[0x0]
8000867c:	c0 c8       	rjmp	80008694 <_fclose_r+0x44>
8000867e:	fe c8 ea 7a 	sub	r8,pc,-5510
80008682:	10 37       	cp.w	r7,r8
80008684:	c0 31       	brne	8000868a <_fclose_r+0x3a>
80008686:	6c 17       	ld.w	r7,r6[0x4]
80008688:	c0 68       	rjmp	80008694 <_fclose_r+0x44>
8000868a:	fe c8 ea 66 	sub	r8,pc,-5530
8000868e:	10 37       	cp.w	r7,r8
80008690:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80008694:	8e 69       	ld.sh	r9,r7[0xc]
80008696:	30 08       	mov	r8,0
80008698:	f0 09 19 00 	cp.h	r9,r8
8000869c:	c0 51       	brne	800086a6 <_fclose_r+0x56>
8000869e:	fe b0 f4 68 	rcall	80006f6e <__sfp_lock_release>
800086a2:	30 05       	mov	r5,0
800086a4:	c2 f8       	rjmp	80008702 <_fclose_r+0xb2>
800086a6:	0e 9b       	mov	r11,r7
800086a8:	0c 9c       	mov	r12,r6
800086aa:	fe b0 f3 db 	rcall	80006e60 <_fflush_r>
800086ae:	6e c8       	ld.w	r8,r7[0x30]
800086b0:	18 95       	mov	r5,r12
800086b2:	58 08       	cp.w	r8,0
800086b4:	c0 60       	breq	800086c0 <_fclose_r+0x70>
800086b6:	6e 8b       	ld.w	r11,r7[0x20]
800086b8:	0c 9c       	mov	r12,r6
800086ba:	5d 18       	icall	r8
800086bc:	f9 b5 05 ff 	movlt	r5,-1
800086c0:	8e 68       	ld.sh	r8,r7[0xc]
800086c2:	ed b8 00 07 	bld	r8,0x7
800086c6:	c0 51       	brne	800086d0 <_fclose_r+0x80>
800086c8:	6e 4b       	ld.w	r11,r7[0x10]
800086ca:	0c 9c       	mov	r12,r6
800086cc:	fe b0 f5 3c 	rcall	80007144 <_free_r>
800086d0:	6e db       	ld.w	r11,r7[0x34]
800086d2:	58 0b       	cp.w	r11,0
800086d4:	c0 a0       	breq	800086e8 <_fclose_r+0x98>
800086d6:	ee c8 ff bc 	sub	r8,r7,-68
800086da:	10 3b       	cp.w	r11,r8
800086dc:	c0 40       	breq	800086e4 <_fclose_r+0x94>
800086de:	0c 9c       	mov	r12,r6
800086e0:	fe b0 f5 32 	rcall	80007144 <_free_r>
800086e4:	30 08       	mov	r8,0
800086e6:	8f d8       	st.w	r7[0x34],r8
800086e8:	6f 2b       	ld.w	r11,r7[0x48]
800086ea:	58 0b       	cp.w	r11,0
800086ec:	c0 70       	breq	800086fa <_fclose_r+0xaa>
800086ee:	0c 9c       	mov	r12,r6
800086f0:	fe b0 f5 2a 	rcall	80007144 <_free_r>
800086f4:	30 08       	mov	r8,0
800086f6:	ef 48 00 48 	st.w	r7[72],r8
800086fa:	30 08       	mov	r8,0
800086fc:	ae 68       	st.h	r7[0xc],r8
800086fe:	fe b0 f4 38 	rcall	80006f6e <__sfp_lock_release>
80008702:	0a 9c       	mov	r12,r5
80008704:	d8 22       	popm	r4-r7,pc
80008706:	d7 03       	nop

80008708 <fclose>:
80008708:	d4 01       	pushm	lr
8000870a:	e0 68 01 18 	mov	r8,280
8000870e:	18 9b       	mov	r11,r12
80008710:	70 0c       	ld.w	r12,r8[0x0]
80008712:	c9 ff       	rcall	80008650 <_fclose_r>
80008714:	d8 02       	popm	pc
80008716:	d7 03       	nop

80008718 <_fstat_r>:
80008718:	d4 21       	pushm	r4-r7,lr
8000871a:	16 98       	mov	r8,r11
8000871c:	18 97       	mov	r7,r12
8000871e:	10 9c       	mov	r12,r8
80008720:	30 08       	mov	r8,0
80008722:	e0 66 08 14 	mov	r6,2068
80008726:	14 9b       	mov	r11,r10
80008728:	8d 08       	st.w	r6[0x0],r8
8000872a:	cf de       	rcall	80008524 <_fstat>
8000872c:	5b fc       	cp.w	r12,-1
8000872e:	c0 51       	brne	80008738 <_fstat_r+0x20>
80008730:	6c 08       	ld.w	r8,r6[0x0]
80008732:	58 08       	cp.w	r8,0
80008734:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008738:	d8 22       	popm	r4-r7,pc
8000873a:	d7 03       	nop

8000873c <_lseek_r>:
8000873c:	d4 21       	pushm	r4-r7,lr
8000873e:	16 98       	mov	r8,r11
80008740:	18 97       	mov	r7,r12
80008742:	10 9c       	mov	r12,r8
80008744:	30 08       	mov	r8,0
80008746:	14 9b       	mov	r11,r10
80008748:	e0 66 08 14 	mov	r6,2068
8000874c:	12 9a       	mov	r10,r9
8000874e:	8d 08       	st.w	r6[0x0],r8
80008750:	cb 8e       	rcall	800084c0 <_lseek>
80008752:	5b fc       	cp.w	r12,-1
80008754:	c0 51       	brne	8000875e <_lseek_r+0x22>
80008756:	6c 08       	ld.w	r8,r6[0x0]
80008758:	58 08       	cp.w	r8,0
8000875a:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000875e:	d8 22       	popm	r4-r7,pc

80008760 <_read_r>:
80008760:	d4 21       	pushm	r4-r7,lr
80008762:	16 98       	mov	r8,r11
80008764:	18 97       	mov	r7,r12
80008766:	10 9c       	mov	r12,r8
80008768:	30 08       	mov	r8,0
8000876a:	14 9b       	mov	r11,r10
8000876c:	e0 66 08 14 	mov	r6,2068
80008770:	12 9a       	mov	r10,r9
80008772:	8d 08       	st.w	r6[0x0],r8
80008774:	cb 0e       	rcall	800084d4 <_read>
80008776:	5b fc       	cp.w	r12,-1
80008778:	c0 51       	brne	80008782 <_read_r+0x22>
8000877a:	6c 08       	ld.w	r8,r6[0x0]
8000877c:	58 08       	cp.w	r8,0
8000877e:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008782:	d8 22       	popm	r4-r7,pc

80008784 <__avr32_f64_sub_from_add>:
80008784:	ee 19 80 00 	eorh	r9,0x8000

80008788 <__avr32_f64_sub>:
80008788:	f7 e9 20 0c 	eor	r12,r11,r9
8000878c:	e0 86 00 ca 	brmi	80008920 <__avr32_f64_add_from_sub>
80008790:	eb cd 40 e0 	pushm	r5-r7,lr
80008794:	16 9c       	mov	r12,r11
80008796:	e6 1c 80 00 	andh	r12,0x8000,COH
8000879a:	bf db       	cbr	r11,0x1f
8000879c:	bf d9       	cbr	r9,0x1f
8000879e:	10 3a       	cp.w	r10,r8
800087a0:	f2 0b 13 00 	cpc	r11,r9
800087a4:	c0 92       	brcc	800087b6 <__avr32_f64_sub+0x2e>
800087a6:	16 97       	mov	r7,r11
800087a8:	12 9b       	mov	r11,r9
800087aa:	0e 99       	mov	r9,r7
800087ac:	14 97       	mov	r7,r10
800087ae:	10 9a       	mov	r10,r8
800087b0:	0e 98       	mov	r8,r7
800087b2:	ee 1c 80 00 	eorh	r12,0x8000
800087b6:	f6 07 16 14 	lsr	r7,r11,0x14
800087ba:	ab 7b       	lsl	r11,0xb
800087bc:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
800087c0:	ab 7a       	lsl	r10,0xb
800087c2:	bf bb       	sbr	r11,0x1f
800087c4:	f2 06 16 14 	lsr	r6,r9,0x14
800087c8:	c4 40       	breq	80008850 <__avr32_f64_sub_opL_subnormal>
800087ca:	ab 79       	lsl	r9,0xb
800087cc:	f3 e8 13 59 	or	r9,r9,r8>>0x15
800087d0:	ab 78       	lsl	r8,0xb
800087d2:	bf b9       	sbr	r9,0x1f

800087d4 <__avr32_f64_sub_opL_subnormal_done>:
800087d4:	e0 47 07 ff 	cp.w	r7,2047
800087d8:	c4 f0       	breq	80008876 <__avr32_f64_sub_opH_nan_or_inf>
800087da:	0e 26       	rsub	r6,r7
800087dc:	c1 20       	breq	80008800 <__avr32_f64_sub_shift_done>
800087de:	ec 05 11 20 	rsub	r5,r6,32
800087e2:	e0 46 00 20 	cp.w	r6,32
800087e6:	c7 c2       	brcc	800088de <__avr32_f64_sub_longshift>
800087e8:	f0 05 09 4e 	lsl	lr,r8,r5
800087ec:	f2 05 09 45 	lsl	r5,r9,r5
800087f0:	f0 06 0a 48 	lsr	r8,r8,r6
800087f4:	f2 06 0a 49 	lsr	r9,r9,r6
800087f8:	0a 48       	or	r8,r5
800087fa:	58 0e       	cp.w	lr,0
800087fc:	5f 1e       	srne	lr
800087fe:	1c 48       	or	r8,lr

80008800 <__avr32_f64_sub_shift_done>:
80008800:	10 1a       	sub	r10,r8
80008802:	f6 09 01 4b 	sbc	r11,r11,r9
80008806:	f6 06 12 00 	clz	r6,r11
8000880a:	c0 e0       	breq	80008826 <__avr32_f64_sub_longnormalize_done>
8000880c:	c7 83       	brcs	800088fc <__avr32_f64_sub_longnormalize>
8000880e:	ec 0e 11 20 	rsub	lr,r6,32
80008812:	f6 06 09 4b 	lsl	r11,r11,r6
80008816:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000881a:	1c 4b       	or	r11,lr
8000881c:	f4 06 09 4a 	lsl	r10,r10,r6
80008820:	0c 17       	sub	r7,r6
80008822:	e0 8a 00 39 	brle	80008894 <__avr32_f64_sub_subnormal_result>

80008826 <__avr32_f64_sub_longnormalize_done>:
80008826:	f4 09 15 15 	lsl	r9,r10,0x15
8000882a:	ab 9a       	lsr	r10,0xb
8000882c:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80008830:	ab 9b       	lsr	r11,0xb
80008832:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80008836:	18 4b       	or	r11,r12

80008838 <__avr32_f64_sub_round>:
80008838:	fc 17 80 00 	movh	r7,0x8000
8000883c:	ed ba 00 00 	bld	r10,0x0
80008840:	f7 b7 01 ff 	subne	r7,-1
80008844:	0e 39       	cp.w	r9,r7
80008846:	5f 29       	srhs	r9
80008848:	12 0a       	add	r10,r9
8000884a:	5c 0b       	acr	r11
8000884c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008850 <__avr32_f64_sub_opL_subnormal>:
80008850:	ab 79       	lsl	r9,0xb
80008852:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80008856:	ab 78       	lsl	r8,0xb
80008858:	f3 e8 10 0e 	or	lr,r9,r8
8000885c:	f9 b6 01 01 	movne	r6,1
80008860:	ee 0e 11 00 	rsub	lr,r7,0
80008864:	f9 b7 00 01 	moveq	r7,1
80008868:	ef bb 00 1f 	bst	r11,0x1f
8000886c:	f7 ea 10 0e 	or	lr,r11,r10
80008870:	f9 b7 00 00 	moveq	r7,0
80008874:	cb 0b       	rjmp	800087d4 <__avr32_f64_sub_opL_subnormal_done>

80008876 <__avr32_f64_sub_opH_nan_or_inf>:
80008876:	bf db       	cbr	r11,0x1f
80008878:	f7 ea 10 0e 	or	lr,r11,r10
8000887c:	c0 81       	brne	8000888c <__avr32_f64_sub_return_nan>
8000887e:	e0 46 07 ff 	cp.w	r6,2047
80008882:	c0 50       	breq	8000888c <__avr32_f64_sub_return_nan>
80008884:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
80008888:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000888c <__avr32_f64_sub_return_nan>:
8000888c:	3f fa       	mov	r10,-1
8000888e:	3f fb       	mov	r11,-1
80008890:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008894 <__avr32_f64_sub_subnormal_result>:
80008894:	5c 37       	neg	r7
80008896:	2f f7       	sub	r7,-1
80008898:	f1 b7 04 c0 	satu	r7,0x6
8000889c:	e0 47 00 20 	cp.w	r7,32
800088a0:	c1 14       	brge	800088c2 <__avr32_f64_sub_subnormal_result+0x2e>
800088a2:	ee 08 11 20 	rsub	r8,r7,32
800088a6:	f4 08 09 49 	lsl	r9,r10,r8
800088aa:	5f 16       	srne	r6
800088ac:	f4 07 0a 4a 	lsr	r10,r10,r7
800088b0:	0c 4a       	or	r10,r6
800088b2:	f6 08 09 49 	lsl	r9,r11,r8
800088b6:	f5 e9 10 0a 	or	r10,r10,r9
800088ba:	f4 07 0a 4b 	lsr	r11,r10,r7
800088be:	30 07       	mov	r7,0
800088c0:	cb 3b       	rjmp	80008826 <__avr32_f64_sub_longnormalize_done>
800088c2:	ee 08 11 40 	rsub	r8,r7,64
800088c6:	f6 08 09 49 	lsl	r9,r11,r8
800088ca:	14 49       	or	r9,r10
800088cc:	5f 16       	srne	r6
800088ce:	f6 07 0a 4a 	lsr	r10,r11,r7
800088d2:	0c 4a       	or	r10,r6
800088d4:	30 0b       	mov	r11,0
800088d6:	30 07       	mov	r7,0
800088d8:	ca 7b       	rjmp	80008826 <__avr32_f64_sub_longnormalize_done>
800088da:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800088de <__avr32_f64_sub_longshift>:
800088de:	f1 b6 04 c0 	satu	r6,0x6
800088e2:	f0 0e 17 00 	moveq	lr,r8
800088e6:	c0 40       	breq	800088ee <__avr32_f64_sub_longshift+0x10>
800088e8:	f2 05 09 4e 	lsl	lr,r9,r5
800088ec:	10 4e       	or	lr,r8
800088ee:	f2 06 0a 48 	lsr	r8,r9,r6
800088f2:	30 09       	mov	r9,0
800088f4:	58 0e       	cp.w	lr,0
800088f6:	5f 1e       	srne	lr
800088f8:	1c 48       	or	r8,lr
800088fa:	c8 3b       	rjmp	80008800 <__avr32_f64_sub_shift_done>

800088fc <__avr32_f64_sub_longnormalize>:
800088fc:	f4 06 12 00 	clz	r6,r10
80008900:	f9 b7 03 00 	movlo	r7,0
80008904:	f9 b6 03 00 	movlo	r6,0
80008908:	f9 bc 03 00 	movlo	r12,0
8000890c:	f7 b6 02 e0 	subhs	r6,-32
80008910:	f4 06 09 4b 	lsl	r11,r10,r6
80008914:	30 0a       	mov	r10,0
80008916:	0c 17       	sub	r7,r6
80008918:	fe 9a ff be 	brle	80008894 <__avr32_f64_sub_subnormal_result>
8000891c:	c8 5b       	rjmp	80008826 <__avr32_f64_sub_longnormalize_done>
8000891e:	d7 03       	nop

80008920 <__avr32_f64_add_from_sub>:
80008920:	ee 19 80 00 	eorh	r9,0x8000

80008924 <__avr32_f64_add>:
80008924:	f7 e9 20 0c 	eor	r12,r11,r9
80008928:	fe 96 ff 2e 	brmi	80008784 <__avr32_f64_sub_from_add>
8000892c:	eb cd 40 e0 	pushm	r5-r7,lr
80008930:	16 9c       	mov	r12,r11
80008932:	e6 1c 80 00 	andh	r12,0x8000,COH
80008936:	bf db       	cbr	r11,0x1f
80008938:	bf d9       	cbr	r9,0x1f
8000893a:	12 3b       	cp.w	r11,r9
8000893c:	c0 72       	brcc	8000894a <__avr32_f64_add+0x26>
8000893e:	16 97       	mov	r7,r11
80008940:	12 9b       	mov	r11,r9
80008942:	0e 99       	mov	r9,r7
80008944:	14 97       	mov	r7,r10
80008946:	10 9a       	mov	r10,r8
80008948:	0e 98       	mov	r8,r7
8000894a:	30 0e       	mov	lr,0
8000894c:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80008950:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
80008954:	b5 ab       	sbr	r11,0x14
80008956:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000895a:	c6 20       	breq	80008a1e <__avr32_f64_add_op2_subnormal>
8000895c:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
80008960:	b5 a9       	sbr	r9,0x14
80008962:	e0 47 07 ff 	cp.w	r7,2047
80008966:	c2 80       	breq	800089b6 <__avr32_f64_add_opH_nan_or_inf>
80008968:	0e 26       	rsub	r6,r7
8000896a:	c1 20       	breq	8000898e <__avr32_f64_add_shift_done>
8000896c:	e0 46 00 36 	cp.w	r6,54
80008970:	c1 52       	brcc	8000899a <__avr32_f64_add_res_of_done>
80008972:	ec 05 11 20 	rsub	r5,r6,32
80008976:	e0 46 00 20 	cp.w	r6,32
8000897a:	c3 52       	brcc	800089e4 <__avr32_f64_add_longshift>
8000897c:	f0 05 09 4e 	lsl	lr,r8,r5
80008980:	f2 05 09 45 	lsl	r5,r9,r5
80008984:	f0 06 0a 48 	lsr	r8,r8,r6
80008988:	f2 06 0a 49 	lsr	r9,r9,r6
8000898c:	0a 48       	or	r8,r5

8000898e <__avr32_f64_add_shift_done>:
8000898e:	10 0a       	add	r10,r8
80008990:	f6 09 00 4b 	adc	r11,r11,r9
80008994:	ed bb 00 15 	bld	r11,0x15
80008998:	c3 40       	breq	80008a00 <__avr32_f64_add_res_of>

8000899a <__avr32_f64_add_res_of_done>:
8000899a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000899e:	18 4b       	or	r11,r12

800089a0 <__avr32_f64_add_round>:
800089a0:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
800089a4:	18 4e       	or	lr,r12
800089a6:	ee 1e 80 00 	eorh	lr,0x8000
800089aa:	f1 be 04 20 	satu	lr,0x1
800089ae:	1c 0a       	add	r10,lr
800089b0:	5c 0b       	acr	r11
800089b2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800089b6 <__avr32_f64_add_opH_nan_or_inf>:
800089b6:	b5 cb       	cbr	r11,0x14
800089b8:	f7 ea 10 0e 	or	lr,r11,r10
800089bc:	c1 01       	brne	800089dc <__avr32_f64_add_return_nan>
800089be:	e0 46 07 ff 	cp.w	r6,2047
800089c2:	c0 30       	breq	800089c8 <__avr32_f64_add_opL_nan_or_inf>
800089c4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800089c8 <__avr32_f64_add_opL_nan_or_inf>:
800089c8:	b5 c9       	cbr	r9,0x14
800089ca:	f3 e8 10 0e 	or	lr,r9,r8
800089ce:	c0 71       	brne	800089dc <__avr32_f64_add_return_nan>
800089d0:	30 0a       	mov	r10,0
800089d2:	fc 1b 7f f0 	movh	r11,0x7ff0
800089d6:	18 4b       	or	r11,r12
800089d8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800089dc <__avr32_f64_add_return_nan>:
800089dc:	3f fa       	mov	r10,-1
800089de:	3f fb       	mov	r11,-1
800089e0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800089e4 <__avr32_f64_add_longshift>:
800089e4:	f1 b6 04 c0 	satu	r6,0x6
800089e8:	f0 0e 17 00 	moveq	lr,r8
800089ec:	c0 60       	breq	800089f8 <__avr32_f64_add_longshift+0x14>
800089ee:	f2 05 09 4e 	lsl	lr,r9,r5
800089f2:	58 08       	cp.w	r8,0
800089f4:	5f 18       	srne	r8
800089f6:	10 4e       	or	lr,r8
800089f8:	f2 06 0a 48 	lsr	r8,r9,r6
800089fc:	30 09       	mov	r9,0
800089fe:	cc 8b       	rjmp	8000898e <__avr32_f64_add_shift_done>

80008a00 <__avr32_f64_add_res_of>:
80008a00:	fd ee 10 1e 	or	lr,lr,lr<<0x1
80008a04:	a1 9b       	lsr	r11,0x1
80008a06:	5d 0a       	ror	r10
80008a08:	5d 0e       	ror	lr
80008a0a:	2f f7       	sub	r7,-1
80008a0c:	e0 47 07 ff 	cp.w	r7,2047
80008a10:	f9 ba 00 00 	moveq	r10,0
80008a14:	f9 bb 00 00 	moveq	r11,0
80008a18:	f9 be 00 00 	moveq	lr,0
80008a1c:	cb fb       	rjmp	8000899a <__avr32_f64_add_res_of_done>

80008a1e <__avr32_f64_add_op2_subnormal>:
80008a1e:	30 16       	mov	r6,1
80008a20:	58 07       	cp.w	r7,0
80008a22:	ca 01       	brne	80008962 <__avr32_f64_add+0x3e>
80008a24:	b5 cb       	cbr	r11,0x14
80008a26:	10 0a       	add	r10,r8
80008a28:	f6 09 00 4b 	adc	r11,r11,r9
80008a2c:	18 4b       	or	r11,r12
80008a2e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80008a32:	d7 03       	nop

80008a34 <__avr32_f64_to_u32>:
80008a34:	58 0b       	cp.w	r11,0
80008a36:	5e 6d       	retmi	0

80008a38 <__avr32_f64_to_s32>:
80008a38:	f6 0c 15 01 	lsl	r12,r11,0x1
80008a3c:	b5 9c       	lsr	r12,0x15
80008a3e:	e0 2c 03 ff 	sub	r12,1023
80008a42:	5e 3d       	retlo	0
80008a44:	f8 0c 11 1f 	rsub	r12,r12,31
80008a48:	16 99       	mov	r9,r11
80008a4a:	ab 7b       	lsl	r11,0xb
80008a4c:	bf bb       	sbr	r11,0x1f
80008a4e:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80008a52:	f6 0c 0a 4b 	lsr	r11,r11,r12
80008a56:	a1 79       	lsl	r9,0x1
80008a58:	5e 2b       	reths	r11
80008a5a:	5c 3b       	neg	r11
80008a5c:	5e fb       	retal	r11

80008a5e <__avr32_f64_cmp_eq>:
80008a5e:	10 3a       	cp.w	r10,r8
80008a60:	f2 0b 13 00 	cpc	r11,r9
80008a64:	c0 80       	breq	80008a74 <__avr32_f64_cmp_eq+0x16>
80008a66:	a1 7b       	lsl	r11,0x1
80008a68:	a1 79       	lsl	r9,0x1
80008a6a:	14 4b       	or	r11,r10
80008a6c:	12 4b       	or	r11,r9
80008a6e:	10 4b       	or	r11,r8
80008a70:	5e 0f       	reteq	1
80008a72:	5e fd       	retal	0
80008a74:	a1 7b       	lsl	r11,0x1
80008a76:	fc 1c ff e0 	movh	r12,0xffe0
80008a7a:	58 0a       	cp.w	r10,0
80008a7c:	f8 0b 13 00 	cpc	r11,r12
80008a80:	5e 8f       	retls	1
80008a82:	5e fd       	retal	0

80008a84 <__avr32_f64_cmp_ge>:
80008a84:	1a de       	st.w	--sp,lr
80008a86:	1a d7       	st.w	--sp,r7
80008a88:	a1 7b       	lsl	r11,0x1
80008a8a:	5f 3c       	srlo	r12
80008a8c:	a1 79       	lsl	r9,0x1
80008a8e:	5f 37       	srlo	r7
80008a90:	5c fc       	rol	r12
80008a92:	fc 1e ff e0 	movh	lr,0xffe0
80008a96:	58 0a       	cp.w	r10,0
80008a98:	fc 0b 13 00 	cpc	r11,lr
80008a9c:	e0 8b 00 1d 	brhi	80008ad6 <__avr32_f64_cmp_ge+0x52>
80008aa0:	58 08       	cp.w	r8,0
80008aa2:	fc 09 13 00 	cpc	r9,lr
80008aa6:	e0 8b 00 18 	brhi	80008ad6 <__avr32_f64_cmp_ge+0x52>
80008aaa:	58 0b       	cp.w	r11,0
80008aac:	f5 ba 00 00 	subfeq	r10,0
80008ab0:	c1 50       	breq	80008ada <__avr32_f64_cmp_ge+0x56>
80008ab2:	1b 07       	ld.w	r7,sp++
80008ab4:	1b 0e       	ld.w	lr,sp++
80008ab6:	58 3c       	cp.w	r12,3
80008ab8:	c0 a0       	breq	80008acc <__avr32_f64_cmp_ge+0x48>
80008aba:	58 1c       	cp.w	r12,1
80008abc:	c0 33       	brcs	80008ac2 <__avr32_f64_cmp_ge+0x3e>
80008abe:	5e 0f       	reteq	1
80008ac0:	5e 1d       	retne	0
80008ac2:	10 3a       	cp.w	r10,r8
80008ac4:	f2 0b 13 00 	cpc	r11,r9
80008ac8:	5e 2f       	reths	1
80008aca:	5e 3d       	retlo	0
80008acc:	14 38       	cp.w	r8,r10
80008ace:	f6 09 13 00 	cpc	r9,r11
80008ad2:	5e 2f       	reths	1
80008ad4:	5e 3d       	retlo	0
80008ad6:	1b 07       	ld.w	r7,sp++
80008ad8:	d8 0a       	popm	pc,r12=0
80008ada:	58 17       	cp.w	r7,1
80008adc:	5f 0c       	sreq	r12
80008ade:	58 09       	cp.w	r9,0
80008ae0:	f5 b8 00 00 	subfeq	r8,0
80008ae4:	1b 07       	ld.w	r7,sp++
80008ae6:	1b 0e       	ld.w	lr,sp++
80008ae8:	5e 0f       	reteq	1
80008aea:	5e fc       	retal	r12

80008aec <__avr32_f64_cmp_lt>:
80008aec:	1a de       	st.w	--sp,lr
80008aee:	1a d7       	st.w	--sp,r7
80008af0:	a1 7b       	lsl	r11,0x1
80008af2:	5f 3c       	srlo	r12
80008af4:	a1 79       	lsl	r9,0x1
80008af6:	5f 37       	srlo	r7
80008af8:	5c fc       	rol	r12
80008afa:	fc 1e ff e0 	movh	lr,0xffe0
80008afe:	58 0a       	cp.w	r10,0
80008b00:	fc 0b 13 00 	cpc	r11,lr
80008b04:	e0 8b 00 1d 	brhi	80008b3e <__avr32_f64_cmp_lt+0x52>
80008b08:	58 08       	cp.w	r8,0
80008b0a:	fc 09 13 00 	cpc	r9,lr
80008b0e:	e0 8b 00 18 	brhi	80008b3e <__avr32_f64_cmp_lt+0x52>
80008b12:	58 0b       	cp.w	r11,0
80008b14:	f5 ba 00 00 	subfeq	r10,0
80008b18:	c1 50       	breq	80008b42 <__avr32_f64_cmp_lt+0x56>
80008b1a:	1b 07       	ld.w	r7,sp++
80008b1c:	1b 0e       	ld.w	lr,sp++
80008b1e:	58 3c       	cp.w	r12,3
80008b20:	c0 a0       	breq	80008b34 <__avr32_f64_cmp_lt+0x48>
80008b22:	58 1c       	cp.w	r12,1
80008b24:	c0 33       	brcs	80008b2a <__avr32_f64_cmp_lt+0x3e>
80008b26:	5e 0d       	reteq	0
80008b28:	5e 1f       	retne	1
80008b2a:	10 3a       	cp.w	r10,r8
80008b2c:	f2 0b 13 00 	cpc	r11,r9
80008b30:	5e 2d       	reths	0
80008b32:	5e 3f       	retlo	1
80008b34:	14 38       	cp.w	r8,r10
80008b36:	f6 09 13 00 	cpc	r9,r11
80008b3a:	5e 2d       	reths	0
80008b3c:	5e 3f       	retlo	1
80008b3e:	1b 07       	ld.w	r7,sp++
80008b40:	d8 0a       	popm	pc,r12=0
80008b42:	58 17       	cp.w	r7,1
80008b44:	5f 1c       	srne	r12
80008b46:	58 09       	cp.w	r9,0
80008b48:	f5 b8 00 00 	subfeq	r8,0
80008b4c:	1b 07       	ld.w	r7,sp++
80008b4e:	1b 0e       	ld.w	lr,sp++
80008b50:	5e 0d       	reteq	0
80008b52:	5e fc       	retal	r12

80008b54 <__avr32_f64_div>:
80008b54:	eb cd 40 ff 	pushm	r0-r7,lr
80008b58:	f7 e9 20 0e 	eor	lr,r11,r9
80008b5c:	f6 07 16 14 	lsr	r7,r11,0x14
80008b60:	a9 7b       	lsl	r11,0x9
80008b62:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
80008b66:	a9 7a       	lsl	r10,0x9
80008b68:	bd bb       	sbr	r11,0x1d
80008b6a:	e4 1b 3f ff 	andh	r11,0x3fff
80008b6e:	ab d7       	cbr	r7,0xb
80008b70:	e0 80 00 cc 	breq	80008d08 <__avr32_f64_div_round_subnormal+0x54>
80008b74:	e0 47 07 ff 	cp.w	r7,2047
80008b78:	e0 84 00 b5 	brge	80008ce2 <__avr32_f64_div_round_subnormal+0x2e>
80008b7c:	f2 06 16 14 	lsr	r6,r9,0x14
80008b80:	a9 79       	lsl	r9,0x9
80008b82:	f3 e8 13 79 	or	r9,r9,r8>>0x17
80008b86:	a9 78       	lsl	r8,0x9
80008b88:	bd b9       	sbr	r9,0x1d
80008b8a:	e4 19 3f ff 	andh	r9,0x3fff
80008b8e:	ab d6       	cbr	r6,0xb
80008b90:	e0 80 00 e2 	breq	80008d54 <__avr32_f64_div_round_subnormal+0xa0>
80008b94:	e0 46 07 ff 	cp.w	r6,2047
80008b98:	e0 84 00 b2 	brge	80008cfc <__avr32_f64_div_round_subnormal+0x48>
80008b9c:	0c 17       	sub	r7,r6
80008b9e:	fe 37 fc 01 	sub	r7,-1023
80008ba2:	fc 1c 80 00 	movh	r12,0x8000
80008ba6:	f8 03 16 01 	lsr	r3,r12,0x1
80008baa:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
80008bae:	5c d4       	com	r4
80008bb0:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
80008bb4:	e6 09 06 44 	mulu.d	r4,r3,r9
80008bb8:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80008bbc:	e6 05 06 44 	mulu.d	r4,r3,r5
80008bc0:	ea 03 15 02 	lsl	r3,r5,0x2
80008bc4:	e6 09 06 44 	mulu.d	r4,r3,r9
80008bc8:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80008bcc:	e6 05 06 44 	mulu.d	r4,r3,r5
80008bd0:	ea 03 15 02 	lsl	r3,r5,0x2
80008bd4:	e6 09 06 44 	mulu.d	r4,r3,r9
80008bd8:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80008bdc:	e6 05 06 44 	mulu.d	r4,r3,r5
80008be0:	ea 03 15 02 	lsl	r3,r5,0x2
80008be4:	e6 08 06 40 	mulu.d	r0,r3,r8
80008be8:	e4 09 07 40 	macu.d	r0,r2,r9
80008bec:	e6 09 06 44 	mulu.d	r4,r3,r9
80008bf0:	02 04       	add	r4,r1
80008bf2:	5c 05       	acr	r5
80008bf4:	a3 65       	lsl	r5,0x2
80008bf6:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80008bfa:	a3 64       	lsl	r4,0x2
80008bfc:	5c 34       	neg	r4
80008bfe:	f8 05 01 45 	sbc	r5,r12,r5
80008c02:	e6 04 06 40 	mulu.d	r0,r3,r4
80008c06:	e4 05 07 40 	macu.d	r0,r2,r5
80008c0a:	e6 05 06 44 	mulu.d	r4,r3,r5
80008c0e:	02 04       	add	r4,r1
80008c10:	5c 05       	acr	r5
80008c12:	ea 03 15 02 	lsl	r3,r5,0x2
80008c16:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80008c1a:	e8 02 15 02 	lsl	r2,r4,0x2
80008c1e:	e6 08 06 40 	mulu.d	r0,r3,r8
80008c22:	e4 09 07 40 	macu.d	r0,r2,r9
80008c26:	e6 09 06 44 	mulu.d	r4,r3,r9
80008c2a:	02 04       	add	r4,r1
80008c2c:	5c 05       	acr	r5
80008c2e:	a3 65       	lsl	r5,0x2
80008c30:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80008c34:	a3 64       	lsl	r4,0x2
80008c36:	5c 34       	neg	r4
80008c38:	f8 05 01 45 	sbc	r5,r12,r5
80008c3c:	e6 04 06 40 	mulu.d	r0,r3,r4
80008c40:	e4 05 07 40 	macu.d	r0,r2,r5
80008c44:	e6 05 06 44 	mulu.d	r4,r3,r5
80008c48:	02 04       	add	r4,r1
80008c4a:	5c 05       	acr	r5
80008c4c:	ea 03 15 02 	lsl	r3,r5,0x2
80008c50:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80008c54:	e8 02 15 02 	lsl	r2,r4,0x2
80008c58:	e6 0a 06 40 	mulu.d	r0,r3,r10
80008c5c:	e4 0b 07 40 	macu.d	r0,r2,r11
80008c60:	e6 0b 06 42 	mulu.d	r2,r3,r11
80008c64:	02 02       	add	r2,r1
80008c66:	5c 03       	acr	r3
80008c68:	ed b3 00 1c 	bld	r3,0x1c
80008c6c:	c0 90       	breq	80008c7e <__avr32_f64_div+0x12a>
80008c6e:	a1 72       	lsl	r2,0x1
80008c70:	5c f3       	rol	r3
80008c72:	20 17       	sub	r7,1
80008c74:	a3 9a       	lsr	r10,0x3
80008c76:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
80008c7a:	a3 9b       	lsr	r11,0x3
80008c7c:	c0 58       	rjmp	80008c86 <__avr32_f64_div+0x132>
80008c7e:	a5 8a       	lsr	r10,0x4
80008c80:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
80008c84:	a5 8b       	lsr	r11,0x4
80008c86:	58 07       	cp.w	r7,0
80008c88:	e0 8a 00 8b 	brle	80008d9e <__avr32_f64_div_res_subnormal>
80008c8c:	e0 12 ff 00 	andl	r2,0xff00
80008c90:	e8 12 00 80 	orl	r2,0x80
80008c94:	e6 08 06 40 	mulu.d	r0,r3,r8
80008c98:	e4 09 07 40 	macu.d	r0,r2,r9
80008c9c:	e4 08 06 44 	mulu.d	r4,r2,r8
80008ca0:	e6 09 06 48 	mulu.d	r8,r3,r9
80008ca4:	00 05       	add	r5,r0
80008ca6:	f0 01 00 48 	adc	r8,r8,r1
80008caa:	5c 09       	acr	r9
80008cac:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80008cb0:	58 04       	cp.w	r4,0
80008cb2:	5c 25       	cpc	r5

80008cb4 <__avr32_f64_div_round_subnormal>:
80008cb4:	f4 08 13 00 	cpc	r8,r10
80008cb8:	f6 09 13 00 	cpc	r9,r11
80008cbc:	5f 36       	srlo	r6
80008cbe:	f8 06 17 00 	moveq	r6,r12
80008cc2:	e4 0a 16 08 	lsr	r10,r2,0x8
80008cc6:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
80008cca:	e6 0b 16 08 	lsr	r11,r3,0x8
80008cce:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80008cd2:	ed be 00 1f 	bld	lr,0x1f
80008cd6:	ef bb 00 1f 	bst	r11,0x1f
80008cda:	0c 0a       	add	r10,r6
80008cdc:	5c 0b       	acr	r11
80008cde:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80008ce2:	e4 1b 00 0f 	andh	r11,0xf
80008ce6:	14 4b       	or	r11,r10
80008ce8:	e0 81 00 a7 	brne	80008e36 <__avr32_f64_div_res_subnormal+0x98>
80008cec:	f2 06 16 14 	lsr	r6,r9,0x14
80008cf0:	ab d6       	cbr	r6,0xb
80008cf2:	e0 46 07 ff 	cp.w	r6,2047
80008cf6:	e0 81 00 a4 	brne	80008e3e <__avr32_f64_div_res_subnormal+0xa0>
80008cfa:	c9 e8       	rjmp	80008e36 <__avr32_f64_div_res_subnormal+0x98>
80008cfc:	e4 19 00 0f 	andh	r9,0xf
80008d00:	10 49       	or	r9,r8
80008d02:	e0 81 00 9a 	brne	80008e36 <__avr32_f64_div_res_subnormal+0x98>
80008d06:	c9 28       	rjmp	80008e2a <__avr32_f64_div_res_subnormal+0x8c>
80008d08:	a3 7b       	lsl	r11,0x3
80008d0a:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
80008d0e:	a3 7a       	lsl	r10,0x3
80008d10:	f5 eb 10 04 	or	r4,r10,r11
80008d14:	e0 80 00 a0 	breq	80008e54 <__avr32_f64_div_op1_zero>
80008d18:	f6 04 12 00 	clz	r4,r11
80008d1c:	c1 70       	breq	80008d4a <__avr32_f64_div_round_subnormal+0x96>
80008d1e:	c0 c3       	brcs	80008d36 <__avr32_f64_div_round_subnormal+0x82>
80008d20:	e8 05 11 20 	rsub	r5,r4,32
80008d24:	f6 04 09 4b 	lsl	r11,r11,r4
80008d28:	f4 05 0a 45 	lsr	r5,r10,r5
80008d2c:	0a 4b       	or	r11,r5
80008d2e:	f4 04 09 4a 	lsl	r10,r10,r4
80008d32:	08 17       	sub	r7,r4
80008d34:	c0 b8       	rjmp	80008d4a <__avr32_f64_div_round_subnormal+0x96>
80008d36:	f4 04 12 00 	clz	r4,r10
80008d3a:	f9 b4 03 00 	movlo	r4,0
80008d3e:	f7 b4 02 e0 	subhs	r4,-32
80008d42:	f4 04 09 4b 	lsl	r11,r10,r4
80008d46:	30 0a       	mov	r10,0
80008d48:	08 17       	sub	r7,r4
80008d4a:	a3 8a       	lsr	r10,0x2
80008d4c:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
80008d50:	a3 8b       	lsr	r11,0x2
80008d52:	c1 1b       	rjmp	80008b74 <__avr32_f64_div+0x20>
80008d54:	a3 79       	lsl	r9,0x3
80008d56:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
80008d5a:	a3 78       	lsl	r8,0x3
80008d5c:	f3 e8 10 04 	or	r4,r9,r8
80008d60:	c6 f0       	breq	80008e3e <__avr32_f64_div_res_subnormal+0xa0>
80008d62:	f2 04 12 00 	clz	r4,r9
80008d66:	c1 70       	breq	80008d94 <__avr32_f64_div_round_subnormal+0xe0>
80008d68:	c0 c3       	brcs	80008d80 <__avr32_f64_div_round_subnormal+0xcc>
80008d6a:	e8 05 11 20 	rsub	r5,r4,32
80008d6e:	f2 04 09 49 	lsl	r9,r9,r4
80008d72:	f0 05 0a 45 	lsr	r5,r8,r5
80008d76:	0a 49       	or	r9,r5
80008d78:	f0 04 09 48 	lsl	r8,r8,r4
80008d7c:	08 16       	sub	r6,r4
80008d7e:	c0 b8       	rjmp	80008d94 <__avr32_f64_div_round_subnormal+0xe0>
80008d80:	f0 04 12 00 	clz	r4,r8
80008d84:	f9 b4 03 00 	movlo	r4,0
80008d88:	f7 b4 02 e0 	subhs	r4,-32
80008d8c:	f0 04 09 49 	lsl	r9,r8,r4
80008d90:	30 08       	mov	r8,0
80008d92:	08 16       	sub	r6,r4
80008d94:	a3 88       	lsr	r8,0x2
80008d96:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
80008d9a:	a3 89       	lsr	r9,0x2
80008d9c:	cf ca       	rjmp	80008b94 <__avr32_f64_div+0x40>

80008d9e <__avr32_f64_div_res_subnormal>:
80008d9e:	5c 37       	neg	r7
80008da0:	2f f7       	sub	r7,-1
80008da2:	f1 b7 04 c0 	satu	r7,0x6
80008da6:	e0 47 00 20 	cp.w	r7,32
80008daa:	c1 54       	brge	80008dd4 <__avr32_f64_div_res_subnormal+0x36>
80008dac:	ee 06 11 20 	rsub	r6,r7,32
80008db0:	e4 07 0a 42 	lsr	r2,r2,r7
80008db4:	e6 06 09 4c 	lsl	r12,r3,r6
80008db8:	18 42       	or	r2,r12
80008dba:	e6 07 0a 43 	lsr	r3,r3,r7
80008dbe:	f4 06 09 41 	lsl	r1,r10,r6
80008dc2:	f4 07 0a 4a 	lsr	r10,r10,r7
80008dc6:	f6 06 09 4c 	lsl	r12,r11,r6
80008dca:	18 4a       	or	r10,r12
80008dcc:	f6 07 0a 4b 	lsr	r11,r11,r7
80008dd0:	30 00       	mov	r0,0
80008dd2:	c1 58       	rjmp	80008dfc <__avr32_f64_div_res_subnormal+0x5e>
80008dd4:	ee 06 11 20 	rsub	r6,r7,32
80008dd8:	f9 b0 00 00 	moveq	r0,0
80008ddc:	f9 bc 00 00 	moveq	r12,0
80008de0:	c0 50       	breq	80008dea <__avr32_f64_div_res_subnormal+0x4c>
80008de2:	f4 06 09 40 	lsl	r0,r10,r6
80008de6:	f6 06 09 4c 	lsl	r12,r11,r6
80008dea:	e6 07 0a 42 	lsr	r2,r3,r7
80008dee:	30 03       	mov	r3,0
80008df0:	f4 07 0a 41 	lsr	r1,r10,r7
80008df4:	18 41       	or	r1,r12
80008df6:	f6 07 0a 4a 	lsr	r10,r11,r7
80008dfa:	30 0b       	mov	r11,0
80008dfc:	e0 12 ff 00 	andl	r2,0xff00
80008e00:	e8 12 00 80 	orl	r2,0x80
80008e04:	e6 08 06 46 	mulu.d	r6,r3,r8
80008e08:	e4 09 07 46 	macu.d	r6,r2,r9
80008e0c:	e4 08 06 44 	mulu.d	r4,r2,r8
80008e10:	e6 09 06 48 	mulu.d	r8,r3,r9
80008e14:	0c 05       	add	r5,r6
80008e16:	f0 07 00 48 	adc	r8,r8,r7
80008e1a:	5c 09       	acr	r9
80008e1c:	30 07       	mov	r7,0
80008e1e:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80008e22:	00 34       	cp.w	r4,r0
80008e24:	e2 05 13 00 	cpc	r5,r1
80008e28:	c4 6b       	rjmp	80008cb4 <__avr32_f64_div_round_subnormal>
80008e2a:	1c 9b       	mov	r11,lr
80008e2c:	e6 1b 80 00 	andh	r11,0x8000,COH
80008e30:	30 0a       	mov	r10,0
80008e32:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80008e36:	3f fb       	mov	r11,-1
80008e38:	30 0a       	mov	r10,0
80008e3a:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80008e3e:	f5 eb 10 04 	or	r4,r10,r11
80008e42:	c0 90       	breq	80008e54 <__avr32_f64_div_op1_zero>
80008e44:	1c 9b       	mov	r11,lr
80008e46:	e6 1b 80 00 	andh	r11,0x8000,COH
80008e4a:	ea 1b 7f f0 	orh	r11,0x7ff0
80008e4e:	30 0a       	mov	r10,0
80008e50:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

80008e54 <__avr32_f64_div_op1_zero>:
80008e54:	f1 e9 10 15 	or	r5,r8,r9<<0x1
80008e58:	ce f0       	breq	80008e36 <__avr32_f64_div_res_subnormal+0x98>
80008e5a:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
80008e5e:	e0 44 07 ff 	cp.w	r4,2047
80008e62:	ce 41       	brne	80008e2a <__avr32_f64_div_res_subnormal+0x8c>
80008e64:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
80008e68:	ce 10       	breq	80008e2a <__avr32_f64_div_res_subnormal+0x8c>
80008e6a:	ce 6b       	rjmp	80008e36 <__avr32_f64_div_res_subnormal+0x98>

80008e6c <__avr32_umod64>:
80008e6c:	d4 31       	pushm	r0-r7,lr
80008e6e:	1a 97       	mov	r7,sp
80008e70:	20 3d       	sub	sp,12
80008e72:	10 9c       	mov	r12,r8
80008e74:	12 95       	mov	r5,r9
80008e76:	14 9e       	mov	lr,r10
80008e78:	16 91       	mov	r1,r11
80008e7a:	16 96       	mov	r6,r11
80008e7c:	58 09       	cp.w	r9,0
80008e7e:	e0 81 00 81 	brne	80008f80 <__avr32_umod64+0x114>
80008e82:	16 38       	cp.w	r8,r11
80008e84:	e0 88 00 12 	brls	80008ea8 <__avr32_umod64+0x3c>
80008e88:	f0 08 12 00 	clz	r8,r8
80008e8c:	c4 e0       	breq	80008f28 <__avr32_umod64+0xbc>
80008e8e:	f6 08 09 46 	lsl	r6,r11,r8
80008e92:	f8 08 09 4c 	lsl	r12,r12,r8
80008e96:	f0 0b 11 20 	rsub	r11,r8,32
80008e9a:	f4 08 09 4e 	lsl	lr,r10,r8
80008e9e:	f4 0b 0a 4b 	lsr	r11,r10,r11
80008ea2:	f7 e6 10 06 	or	r6,r11,r6
80008ea6:	c4 18       	rjmp	80008f28 <__avr32_umod64+0xbc>
80008ea8:	58 08       	cp.w	r8,0
80008eaa:	c0 51       	brne	80008eb4 <__avr32_umod64+0x48>
80008eac:	30 19       	mov	r9,1
80008eae:	f2 08 0d 08 	divu	r8,r9,r8
80008eb2:	10 9c       	mov	r12,r8
80008eb4:	f8 08 12 00 	clz	r8,r12
80008eb8:	c0 31       	brne	80008ebe <__avr32_umod64+0x52>
80008eba:	18 16       	sub	r6,r12
80008ebc:	c3 68       	rjmp	80008f28 <__avr32_umod64+0xbc>
80008ebe:	f0 03 11 20 	rsub	r3,r8,32
80008ec2:	f4 03 0a 4b 	lsr	r11,r10,r3
80008ec6:	f8 08 09 4c 	lsl	r12,r12,r8
80008eca:	ec 08 09 49 	lsl	r9,r6,r8
80008ece:	ec 03 0a 43 	lsr	r3,r6,r3
80008ed2:	f7 e9 10 09 	or	r9,r11,r9
80008ed6:	f8 05 16 10 	lsr	r5,r12,0x10
80008eda:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80008ede:	e6 05 0d 02 	divu	r2,r3,r5
80008ee2:	f2 0e 16 10 	lsr	lr,r9,0x10
80008ee6:	ec 02 02 4b 	mul	r11,r6,r2
80008eea:	fd e3 11 0e 	or	lr,lr,r3<<0x10
80008eee:	16 3e       	cp.w	lr,r11
80008ef0:	c0 72       	brcc	80008efe <__avr32_umod64+0x92>
80008ef2:	18 0e       	add	lr,r12
80008ef4:	18 3e       	cp.w	lr,r12
80008ef6:	c0 43       	brcs	80008efe <__avr32_umod64+0x92>
80008ef8:	16 3e       	cp.w	lr,r11
80008efa:	fd dc e3 0e 	addcs	lr,lr,r12
80008efe:	fc 0b 01 03 	sub	r3,lr,r11
80008f02:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
80008f06:	e6 05 0d 02 	divu	r2,r3,r5
80008f0a:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80008f0e:	a5 36       	mul	r6,r2
80008f10:	0c 39       	cp.w	r9,r6
80008f12:	c0 72       	brcc	80008f20 <__avr32_umod64+0xb4>
80008f14:	18 09       	add	r9,r12
80008f16:	18 39       	cp.w	r9,r12
80008f18:	c0 43       	brcs	80008f20 <__avr32_umod64+0xb4>
80008f1a:	0c 39       	cp.w	r9,r6
80008f1c:	f3 dc e3 09 	addcs	r9,r9,r12
80008f20:	f2 06 01 06 	sub	r6,r9,r6
80008f24:	f4 08 09 4e 	lsl	lr,r10,r8
80008f28:	f8 0a 16 10 	lsr	r10,r12,0x10
80008f2c:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80008f30:	ec 0a 0d 02 	divu	r2,r6,r10
80008f34:	fc 09 16 10 	lsr	r9,lr,0x10
80008f38:	ea 02 02 4b 	mul	r11,r5,r2
80008f3c:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80008f40:	16 39       	cp.w	r9,r11
80008f42:	c0 72       	brcc	80008f50 <__avr32_umod64+0xe4>
80008f44:	18 09       	add	r9,r12
80008f46:	18 39       	cp.w	r9,r12
80008f48:	c0 43       	brcs	80008f50 <__avr32_umod64+0xe4>
80008f4a:	16 39       	cp.w	r9,r11
80008f4c:	f3 dc e3 09 	addcs	r9,r9,r12
80008f50:	f2 0b 01 0b 	sub	r11,r9,r11
80008f54:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80008f58:	f6 0a 0d 0a 	divu	r10,r11,r10
80008f5c:	fd eb 11 0e 	or	lr,lr,r11<<0x10
80008f60:	ea 0a 02 4a 	mul	r10,r5,r10
80008f64:	14 3e       	cp.w	lr,r10
80008f66:	c0 72       	brcc	80008f74 <__avr32_umod64+0x108>
80008f68:	18 0e       	add	lr,r12
80008f6a:	18 3e       	cp.w	lr,r12
80008f6c:	c0 43       	brcs	80008f74 <__avr32_umod64+0x108>
80008f6e:	14 3e       	cp.w	lr,r10
80008f70:	fd dc e3 0e 	addcs	lr,lr,r12
80008f74:	fc 0a 01 0a 	sub	r10,lr,r10
80008f78:	30 0b       	mov	r11,0
80008f7a:	f4 08 0a 4a 	lsr	r10,r10,r8
80008f7e:	c7 b8       	rjmp	80009074 <__avr32_umod64+0x208>
80008f80:	16 39       	cp.w	r9,r11
80008f82:	e0 8b 00 79 	brhi	80009074 <__avr32_umod64+0x208>
80008f86:	f2 09 12 00 	clz	r9,r9
80008f8a:	c1 21       	brne	80008fae <__avr32_umod64+0x142>
80008f8c:	10 3a       	cp.w	r10,r8
80008f8e:	5f 2b       	srhs	r11
80008f90:	0a 31       	cp.w	r1,r5
80008f92:	5f ba       	srhi	r10
80008f94:	f7 ea 10 0a 	or	r10,r11,r10
80008f98:	f2 0a 18 00 	cp.b	r10,r9
80008f9c:	c0 60       	breq	80008fa8 <__avr32_umod64+0x13c>
80008f9e:	fc 08 01 0c 	sub	r12,lr,r8
80008fa2:	e2 05 01 46 	sbc	r6,r1,r5
80008fa6:	18 9e       	mov	lr,r12
80008fa8:	0c 9b       	mov	r11,r6
80008faa:	1c 9a       	mov	r10,lr
80008fac:	c6 48       	rjmp	80009074 <__avr32_umod64+0x208>
80008fae:	ea 09 09 4c 	lsl	r12,r5,r9
80008fb2:	f2 06 11 20 	rsub	r6,r9,32
80008fb6:	f6 09 09 4b 	lsl	r11,r11,r9
80008fba:	f0 09 09 42 	lsl	r2,r8,r9
80008fbe:	ef 46 ff f4 	st.w	r7[-12],r6
80008fc2:	f0 06 0a 48 	lsr	r8,r8,r6
80008fc6:	18 48       	or	r8,r12
80008fc8:	e2 06 0a 4c 	lsr	r12,r1,r6
80008fcc:	f4 09 09 43 	lsl	r3,r10,r9
80008fd0:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
80008fd4:	f4 06 0a 4a 	lsr	r10,r10,r6
80008fd8:	16 4a       	or	r10,r11
80008fda:	f0 0b 16 10 	lsr	r11,r8,0x10
80008fde:	f8 0b 0d 04 	divu	r4,r12,r11
80008fe2:	f4 0c 16 10 	lsr	r12,r10,0x10
80008fe6:	08 91       	mov	r1,r4
80008fe8:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
80008fec:	e8 0e 02 46 	mul	r6,r4,lr
80008ff0:	0c 3c       	cp.w	r12,r6
80008ff2:	c0 a2       	brcc	80009006 <__avr32_umod64+0x19a>
80008ff4:	20 11       	sub	r1,1
80008ff6:	10 0c       	add	r12,r8
80008ff8:	10 3c       	cp.w	r12,r8
80008ffa:	c0 63       	brcs	80009006 <__avr32_umod64+0x19a>
80008ffc:	0c 3c       	cp.w	r12,r6
80008ffe:	f7 b1 03 01 	sublo	r1,1
80009002:	f9 d8 e3 0c 	addcs	r12,r12,r8
80009006:	0c 1c       	sub	r12,r6
80009008:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
8000900c:	f8 0b 0d 04 	divu	r4,r12,r11
80009010:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
80009014:	08 96       	mov	r6,r4
80009016:	e8 0e 02 4e 	mul	lr,r4,lr
8000901a:	1c 3b       	cp.w	r11,lr
8000901c:	c0 a2       	brcc	80009030 <__avr32_umod64+0x1c4>
8000901e:	20 16       	sub	r6,1
80009020:	10 0b       	add	r11,r8
80009022:	10 3b       	cp.w	r11,r8
80009024:	c0 63       	brcs	80009030 <__avr32_umod64+0x1c4>
80009026:	1c 3b       	cp.w	r11,lr
80009028:	f7 b6 03 01 	sublo	r6,1
8000902c:	f7 d8 e3 0b 	addcs	r11,r11,r8
80009030:	ed e1 11 01 	or	r1,r6,r1<<0x10
80009034:	1c 1b       	sub	r11,lr
80009036:	e2 02 06 40 	mulu.d	r0,r1,r2
8000903a:	00 9e       	mov	lr,r0
8000903c:	02 9c       	mov	r12,r1
8000903e:	16 3c       	cp.w	r12,r11
80009040:	e0 8b 00 08 	brhi	80009050 <__avr32_umod64+0x1e4>
80009044:	5f 06       	sreq	r6
80009046:	06 30       	cp.w	r0,r3
80009048:	5f ba       	srhi	r10
8000904a:	ed ea 00 0a 	and	r10,r6,r10
8000904e:	c0 60       	breq	8000905a <__avr32_umod64+0x1ee>
80009050:	fc 02 01 04 	sub	r4,lr,r2
80009054:	f8 08 01 4c 	sbc	r12,r12,r8
80009058:	08 9e       	mov	lr,r4
8000905a:	e6 0e 01 0a 	sub	r10,r3,lr
8000905e:	f6 0c 01 4c 	sbc	r12,r11,r12
80009062:	ee f1 ff f4 	ld.w	r1,r7[-12]
80009066:	f8 09 0a 4b 	lsr	r11,r12,r9
8000906a:	f4 09 0a 4a 	lsr	r10,r10,r9
8000906e:	f8 01 09 4c 	lsl	r12,r12,r1
80009072:	18 4a       	or	r10,r12
80009074:	2f dd       	sub	sp,-12
80009076:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

80009200 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80009200:	c0 08       	rjmp	80009200 <_evba>
	...

80009204 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80009204:	c0 08       	rjmp	80009204 <_handle_TLB_Multiple_Hit>
	...

80009208 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80009208:	c0 08       	rjmp	80009208 <_handle_Bus_Error_Data_Fetch>
	...

8000920c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000920c:	c0 08       	rjmp	8000920c <_handle_Bus_Error_Instruction_Fetch>
	...

80009210 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80009210:	c0 08       	rjmp	80009210 <_handle_NMI>
	...

80009214 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80009214:	c0 08       	rjmp	80009214 <_handle_Instruction_Address>
	...

80009218 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80009218:	c0 08       	rjmp	80009218 <_handle_ITLB_Protection>
	...

8000921c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000921c:	c0 08       	rjmp	8000921c <_handle_Breakpoint>
	...

80009220 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80009220:	c0 08       	rjmp	80009220 <_handle_Illegal_Opcode>
	...

80009224 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80009224:	c0 08       	rjmp	80009224 <_handle_Unimplemented_Instruction>
	...

80009228 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80009228:	c0 08       	rjmp	80009228 <_handle_Privilege_Violation>
	...

8000922c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000922c:	c0 08       	rjmp	8000922c <_handle_Floating_Point>
	...

80009230 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80009230:	c0 08       	rjmp	80009230 <_handle_Coprocessor_Absent>
	...

80009234 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80009234:	c0 08       	rjmp	80009234 <_handle_Data_Address_Read>
	...

80009238 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80009238:	c0 08       	rjmp	80009238 <_handle_Data_Address_Write>
	...

8000923c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000923c:	c0 08       	rjmp	8000923c <_handle_DTLB_Protection_Read>
	...

80009240 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80009240:	c0 08       	rjmp	80009240 <_handle_DTLB_Protection_Write>
	...

80009244 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80009244:	c0 08       	rjmp	80009244 <_handle_DTLB_Modified>
	...

80009250 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80009250:	c0 08       	rjmp	80009250 <_handle_ITLB_Miss>
	...

80009260 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80009260:	c0 08       	rjmp	80009260 <_handle_DTLB_Miss_Read>
	...

80009270 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80009270:	c0 08       	rjmp	80009270 <_handle_DTLB_Miss_Write>
	...

80009300 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80009300:	c0 08       	rjmp	80009300 <_handle_Supervisor_Call>
80009302:	d7 03       	nop

80009304 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009304:	30 0c       	mov	r12,0
80009306:	fe b0 ca 3f 	rcall	80002784 <_get_interrupt_handler>
8000930a:	58 0c       	cp.w	r12,0
8000930c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80009310:	d6 03       	rete

80009312 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009312:	30 1c       	mov	r12,1
80009314:	fe b0 ca 38 	rcall	80002784 <_get_interrupt_handler>
80009318:	58 0c       	cp.w	r12,0
8000931a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000931e:	d6 03       	rete

80009320 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009320:	30 2c       	mov	r12,2
80009322:	fe b0 ca 31 	rcall	80002784 <_get_interrupt_handler>
80009326:	58 0c       	cp.w	r12,0
80009328:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000932c:	d6 03       	rete

8000932e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000932e:	30 3c       	mov	r12,3
80009330:	fe b0 ca 2a 	rcall	80002784 <_get_interrupt_handler>
80009334:	58 0c       	cp.w	r12,0
80009336:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000933a:	d6 03       	rete
8000933c:	d7 03       	nop
8000933e:	d7 03       	nop
80009340:	d7 03       	nop
80009342:	d7 03       	nop
80009344:	d7 03       	nop
80009346:	d7 03       	nop
80009348:	d7 03       	nop
8000934a:	d7 03       	nop
8000934c:	d7 03       	nop
8000934e:	d7 03       	nop
80009350:	d7 03       	nop
80009352:	d7 03       	nop
80009354:	d7 03       	nop
80009356:	d7 03       	nop
80009358:	d7 03       	nop
8000935a:	d7 03       	nop
8000935c:	d7 03       	nop
8000935e:	d7 03       	nop
80009360:	d7 03       	nop
80009362:	d7 03       	nop
80009364:	d7 03       	nop
80009366:	d7 03       	nop
80009368:	d7 03       	nop
8000936a:	d7 03       	nop
8000936c:	d7 03       	nop
8000936e:	d7 03       	nop
80009370:	d7 03       	nop
80009372:	d7 03       	nop
80009374:	d7 03       	nop
80009376:	d7 03       	nop
80009378:	d7 03       	nop
8000937a:	d7 03       	nop
8000937c:	d7 03       	nop
8000937e:	d7 03       	nop
80009380:	d7 03       	nop
80009382:	d7 03       	nop
80009384:	d7 03       	nop
80009386:	d7 03       	nop
80009388:	d7 03       	nop
8000938a:	d7 03       	nop
8000938c:	d7 03       	nop
8000938e:	d7 03       	nop
80009390:	d7 03       	nop
80009392:	d7 03       	nop
80009394:	d7 03       	nop
80009396:	d7 03       	nop
80009398:	d7 03       	nop
8000939a:	d7 03       	nop
8000939c:	d7 03       	nop
8000939e:	d7 03       	nop
800093a0:	d7 03       	nop
800093a2:	d7 03       	nop
800093a4:	d7 03       	nop
800093a6:	d7 03       	nop
800093a8:	d7 03       	nop
800093aa:	d7 03       	nop
800093ac:	d7 03       	nop
800093ae:	d7 03       	nop
800093b0:	d7 03       	nop
800093b2:	d7 03       	nop
800093b4:	d7 03       	nop
800093b6:	d7 03       	nop
800093b8:	d7 03       	nop
800093ba:	d7 03       	nop
800093bc:	d7 03       	nop
800093be:	d7 03       	nop
800093c0:	d7 03       	nop
800093c2:	d7 03       	nop
800093c4:	d7 03       	nop
800093c6:	d7 03       	nop
800093c8:	d7 03       	nop
800093ca:	d7 03       	nop
800093cc:	d7 03       	nop
800093ce:	d7 03       	nop
800093d0:	d7 03       	nop
800093d2:	d7 03       	nop
800093d4:	d7 03       	nop
800093d6:	d7 03       	nop
800093d8:	d7 03       	nop
800093da:	d7 03       	nop
800093dc:	d7 03       	nop
800093de:	d7 03       	nop
800093e0:	d7 03       	nop
800093e2:	d7 03       	nop
800093e4:	d7 03       	nop
800093e6:	d7 03       	nop
800093e8:	d7 03       	nop
800093ea:	d7 03       	nop
800093ec:	d7 03       	nop
800093ee:	d7 03       	nop
800093f0:	d7 03       	nop
800093f2:	d7 03       	nop
800093f4:	d7 03       	nop
800093f6:	d7 03       	nop
800093f8:	d7 03       	nop
800093fa:	d7 03       	nop
800093fc:	d7 03       	nop
800093fe:	d7 03       	nop
