vhdl xil_defaultlib  \
"../../../bd/mrr_ddc/ip/mrr_ddc_cmpy_0_1/sim/mrr_ddc_cmpy_0_1.vhd" \
"../../../bd/mrr_ddc/ip/mrr_ddc_dds_compiler_0_0/sim/mrr_ddc_dds_compiler_0_0.vhd" \
"../../../bd/mrr_ddc/ip/mrr_ddc_CIC_0/sim/mrr_ddc_CIC_0.vhd" \
"../../../bd/mrr_ddc/ip/mrr_ddc_HalfBand_0/sim/mrr_ddc_HalfBand_0.vhd" \
"../../../bd/mrr_ddc/ip/mrr_ddc_Final_FIR_0/sim/mrr_ddc_Final_FIR_0.vhd" \
"../../../bd/mrr_ddc/ip/mrr_ddc_fir_compiler_0_5/sim/mrr_ddc_fir_compiler_0_5.vhd" \
"../../../bd/mrr_ddc/ip/mrr_ddc_CIC_4/sim/mrr_ddc_CIC_4.vhd" \
"../../../bd/mrr_ddc/ip/mrr_ddc_HalfBand_4/sim/mrr_ddc_HalfBand_4.vhd" \
"../../../bd/mrr_ddc/ip/mrr_ddc_Final_FIR_4/sim/mrr_ddc_Final_FIR_4.vhd" \
"../../../bd/mrr_ddc/ip/mrr_ddc_droop_comp_4/sim/mrr_ddc_droop_comp_4.vhd" \

# Do not sort compile order
nosort
