{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609604354894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609604354916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 02 17:19:14 2021 " "Processing started: Sat Jan 02 17:19:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609604354916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609604354916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609604354916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609604356169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609604356169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project " "Found entity 1: Final_Project" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609604385609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609604385609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project " "Elaborating entity \"Final_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609604385769 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B Final_Project.v(33) " "Output port \"VGA_B\" at Final_Project.v(33) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609604385770 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G Final_Project.v(35) " "Output port \"VGA_G\" at Final_Project.v(35) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609604385771 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R Final_Project.v(37) " "Output port \"VGA_R\" at Final_Project.v(37) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609604385771 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N Final_Project.v(32) " "Output port \"VGA_BLANK_N\" at Final_Project.v(32) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609604385772 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK Final_Project.v(34) " "Output port \"VGA_CLK\" at Final_Project.v(34) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609604385772 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS Final_Project.v(36) " "Output port \"VGA_HS\" at Final_Project.v(36) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609604385772 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N Final_Project.v(38) " "Output port \"VGA_SYNC_N\" at Final_Project.v(38) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609604385772 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS Final_Project.v(40) " "Output port \"VGA_VS\" at Final_Project.v(40) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609604385772 "|Final_Project"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "riscv_cpu.v(225) " "Verilog HDL information at riscv_cpu.v(225): always construct contains both blocking and non-blocking assignments" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 225 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609604385810 ""}
{ "Warning" "WSGN_SEARCH_FILE" "riscv_cpu.v 1 1 " "Using design file riscv_cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RiscV_cpu " "Found entity 1: RiscV_cpu" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609604385814 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609604385814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset riscv_cpu.v(28) " "Verilog HDL Implicit Net warning at riscv_cpu.v(28): created implicit net for \"reset\"" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604385814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stepbtn riscv_cpu.v(29) " "Verilog HDL Implicit Net warning at riscv_cpu.v(29): created implicit net for \"stepbtn\"" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604385814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "showHexbtn riscv_cpu.v(30) " "Verilog HDL Implicit Net warning at riscv_cpu.v(30): created implicit net for \"showHexbtn\"" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604385816 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "step riscv_cpu.v(31) " "Verilog HDL Implicit Net warning at riscv_cpu.v(31): created implicit net for \"step\"" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604385816 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrc_nopMux riscv_cpu.v(63) " "Verilog HDL Implicit Net warning at riscv_cpu.v(63): created implicit net for \"ALUSrc_nopMux\"" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604385816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RiscV_cpu RiscV_cpu:riscv " "Elaborating entity \"RiscV_cpu\" for hierarchy \"RiscV_cpu:riscv\"" {  } { { "Final_Project.v" "riscv" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604385822 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stepbtn riscv_cpu.v(29) " "Verilog HDL or VHDL warning at riscv_cpu.v(29): object \"stepbtn\" assigned a value but never read" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609604385827 "|Final_Project|RiscV_cpu:riscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "showHexbtn riscv_cpu.v(30) " "Verilog HDL or VHDL warning at riscv_cpu.v(30): object \"showHexbtn\" assigned a value but never read" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609604385827 "|Final_Project|RiscV_cpu:riscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Memory_select riscv_cpu.v(155) " "Verilog HDL or VHDL warning at riscv_cpu.v(155): object \"Memory_select\" assigned a value but never read" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609604385830 "|Final_Project|RiscV_cpu:riscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SW_select riscv_cpu.v(155) " "Verilog HDL or VHDL warning at riscv_cpu.v(155): object \"SW_select\" assigned a value but never read" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609604385830 "|Final_Project|RiscV_cpu:riscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "KEY_select riscv_cpu.v(155) " "Verilog HDL or VHDL warning at riscv_cpu.v(155): object \"KEY_select\" assigned a value but never read" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609604385832 "|Final_Project|RiscV_cpu:riscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "riscv_cpu.v(162) " "Verilog HDL Case Statement information at riscv_cpu.v(162): all case item expressions in this case statement are onehot" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 162 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1609604385844 "|Final_Project|RiscV_cpu:riscv"}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/mux.v" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1609604386048 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.v 1 1 " "Using design file mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609604386049 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609604386049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux RiscV_cpu:riscv\|mux:mux_jalr " "Elaborating entity \"mux\" for hierarchy \"RiscV_cpu:riscv\|mux:mux_jalr\"" {  } { { "riscv_cpu.v" "mux_jalr" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604386049 ""}
{ "Warning" "WSGN_SEARCH_FILE" "programcounter.v 1 1 " "Using design file programcounter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programcounter.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/programcounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609604386119 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609604386119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter RiscV_cpu:riscv\|programCounter:programCounter " "Elaborating entity \"programCounter\" for hierarchy \"RiscV_cpu:riscv\|programCounter:programCounter\"" {  } { { "riscv_cpu.v" "programCounter" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604386122 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instructionmemory.v 1 1 " "Using design file instructionmemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionmemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/instructionmemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609604386168 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609604386168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory RiscV_cpu:riscv\|instructionMemory:Instruction_memory " "Elaborating entity \"instructionMemory\" for hierarchy \"RiscV_cpu:riscv\|instructionMemory:Instruction_memory\"" {  } { { "riscv_cpu.v" "Instruction_memory" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604386170 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "28 0 255 instructionmemory.v(21) " "Verilog HDL warning at instructionmemory.v(21): number of words (28) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "instructionmemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/instructionmemory.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1609604386174 "|Final_Project|RiscV_cpu:riscv|instructionMemory:Instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instructionmemory.v(17) " "Net \"memory.data_a\" at instructionmemory.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/instructionmemory.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609604386228 "|Final_Project|RiscV_cpu:riscv|instructionMemory:Instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instructionmemory.v(17) " "Net \"memory.waddr_a\" at instructionmemory.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/instructionmemory.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609604386228 "|Final_Project|RiscV_cpu:riscv|instructionMemory:Instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instructionmemory.v(17) " "Net \"memory.we_a\" at instructionmemory.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/instructionmemory.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609604386228 "|Final_Project|RiscV_cpu:riscv|instructionMemory:Instruction_memory"}
{ "Warning" "WSGN_SEARCH_FILE" "add.v 1 1 " "Using design file add.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "add.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/add.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609604386341 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609604386341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD RiscV_cpu:riscv\|ADD:Add_4 " "Elaborating entity \"ADD\" for hierarchy \"RiscV_cpu:riscv\|ADD:Add_4\"" {  } { { "riscv_cpu.v" "Add_4" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604386343 ""}
{ "Warning" "WSGN_SEARCH_FILE" "if_id_register.v 1 1 " "Using design file if_id_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 if_id_register " "Found entity 1: if_id_register" {  } { { "if_id_register.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/if_id_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609604386384 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609604386384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id_register RiscV_cpu:riscv\|if_id_register:if_id_register " "Elaborating entity \"if_id_register\" for hierarchy \"RiscV_cpu:riscv\|if_id_register:if_id_register\"" {  } { { "riscv_cpu.v" "if_id_register" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604386386 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control.v 1 1 " "Using design file control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609604386448 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609604386448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control RiscV_cpu:riscv\|control:control " "Elaborating entity \"control\" for hierarchy \"RiscV_cpu:riscv\|control:control\"" {  } { { "riscv_cpu.v" "control" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604386453 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fen_gr control.v(28) " "Verilog HDL or VHDL warning at control.v(28): object \"fen_gr\" assigned a value but never read" {  } { { "control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/control.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609604386456 "|Final_Project|RiscV_cpu:riscv|control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_gr control.v(29) " "Verilog HDL or VHDL warning at control.v(29): object \"csr_gr\" assigned a value but never read" {  } { { "control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/control.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609604386456 "|Final_Project|RiscV_cpu:riscv|control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jlr_inst control.v(45) " "Verilog HDL or VHDL warning at control.v(45): object \"jlr_inst\" assigned a value but never read" {  } { { "control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/control.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609604386457 "|Final_Project|RiscV_cpu:riscv|control:control"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register.v(52) " "Verilog HDL information at register.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "register.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/register.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609604386496 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.v 1 1 " "Using design file register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609604386498 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609604386498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register RiscV_cpu:riscv\|register:register " "Elaborating entity \"register\" for hierarchy \"RiscV_cpu:riscv\|register:register\"" {  } { { "riscv_cpu.v" "register" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604386501 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux3input.v 1 1 " "Using design file mux3input.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux3input " "Found entity 1: mux3input" {  } { { "mux3input.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/mux3input.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609604386586 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609604386586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3input RiscV_cpu:riscv\|mux3input:mux3ABranchCalc " "Elaborating entity \"mux3input\" for hierarchy \"RiscV_cpu:riscv\|mux3input:mux3ABranchCalc\"" {  } { { "riscv_cpu.v" "mux3ABranchCalc" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604386587 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "forwarding_unit.v(14) " "Verilog HDL information at forwarding_unit.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "forwarding_unit.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/forwarding_unit.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609604386632 ""}
{ "Warning" "WSGN_SEARCH_FILE" "forwarding_unit.v 1 1 " "Using design file forwarding_unit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_Unit " "Found entity 1: forwarding_Unit" {  } { { "forwarding_unit.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/forwarding_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609604386637 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609604386637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_Unit RiscV_cpu:riscv\|forwarding_Unit:forw_u_Calc " "Elaborating entity \"forwarding_Unit\" for hierarchy \"RiscV_cpu:riscv\|forwarding_Unit:forw_u_Calc\"" {  } { { "riscv_cpu.v" "forw_u_Calc" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604386638 ""}
{ "Warning" "WSGN_SEARCH_FILE" "branch_calculator.v 1 1 " "Using design file branch_calculator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 branch_calculator " "Found entity 1: branch_calculator" {  } { { "branch_calculator.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/branch_calculator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609604386746 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609604386746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_calculator RiscV_cpu:riscv\|branch_calculator:branch_Calc " "Elaborating entity \"branch_calculator\" for hierarchy \"RiscV_cpu:riscv\|branch_calculator:branch_Calc\"" {  } { { "riscv_cpu.v" "branch_Calc" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604386748 ""}
{ "Warning" "WSGN_SEARCH_FILE" "imm_gen.v 1 1 " "Using design file imm_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/imm_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609604386929 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609604386929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen RiscV_cpu:riscv\|imm_gen:imm_gen " "Elaborating entity \"imm_gen\" for hierarchy \"RiscV_cpu:riscv\|imm_gen:imm_gen\"" {  } { { "riscv_cpu.v" "imm_gen" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604386937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 imm_gen.v(15) " "Verilog HDL assignment warning at imm_gen.v(15): truncated value with size 34 to match size of target (32)" {  } { { "imm_gen.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/imm_gen.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609604386939 "|Final_Project|RiscV_cpu:riscv|imm_gen:imm_gen"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "imm_gen.v(10) " "Verilog HDL Case Statement information at imm_gen.v(10): all case item expressions in this case statement are onehot" {  } { { "imm_gen.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/imm_gen.v" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1609604386945 "|Final_Project|RiscV_cpu:riscv|imm_gen:imm_gen"}
{ "Warning" "WSGN_SEARCH_FILE" "hazard_detection_unit.v 1 1 " "Using design file hazard_detection_unit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Found entity 1: hazard_detection_unit" {  } { { "hazard_detection_unit.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/hazard_detection_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609604387003 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609604387003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection_unit RiscV_cpu:riscv\|hazard_detection_unit:hazard_detection_unit " "Elaborating entity \"hazard_detection_unit\" for hierarchy \"RiscV_cpu:riscv\|hazard_detection_unit:hazard_detection_unit\"" {  } { { "riscv_cpu.v" "hazard_detection_unit" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604387004 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nopmux.v 1 1 " "Using design file nopmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nopMux " "Found entity 1: nopMux" {  } { { "nopmux.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/nopmux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609604387129 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609604387129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nopMux RiscV_cpu:riscv\|nopMux:nopMux " "Elaborating entity \"nopMux\" for hierarchy \"RiscV_cpu:riscv\|nopMux:nopMux\"" {  } { { "riscv_cpu.v" "nopMux" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604387132 ""}
{ "Warning" "WSGN_SEARCH_FILE" "id_ex_register.v 1 1 " "Using design file id_ex_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex_register " "Found entity 1: id_ex_register" {  } { { "id_ex_register.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/id_ex_register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609604387172 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609604387172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex_register RiscV_cpu:riscv\|id_ex_register:id_ex_register " "Elaborating entity \"id_ex_register\" for hierarchy \"RiscV_cpu:riscv\|id_ex_register:id_ex_register\"" {  } { { "riscv_cpu.v" "id_ex_register" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604387175 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609604387238 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609604387238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RiscV_cpu:riscv\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"RiscV_cpu:riscv\|ALU:alu\"" {  } { { "riscv_cpu.v" "alu" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604387240 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_temp alu.v(13) " "Verilog HDL or VHDL warning at alu.v(13): object \"out_temp\" assigned a value but never read" {  } { { "alu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/alu.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609604387243 "|Final_Project|RiscV_cpu:riscv|ALU:alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(62) " "Verilog HDL warning at alu.v(62): converting signed shift amount to unsigned" {  } { { "alu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/alu.v" 62 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1609604387243 "|Final_Project|RiscV_cpu:riscv|ALU:alu"}
{ "Warning" "WSGN_SEARCH_FILE" "ex_mem_register.v 1 1 " "Using design file ex_mem_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem_register " "Found entity 1: ex_mem_register" {  } { { "ex_mem_register.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/ex_mem_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609604387306 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609604387306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem_register RiscV_cpu:riscv\|ex_mem_register:ex_mem_register " "Elaborating entity \"ex_mem_register\" for hierarchy \"RiscV_cpu:riscv\|ex_mem_register:ex_mem_register\"" {  } { { "riscv_cpu.v" "ex_mem_register" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604387307 ""}
{ "Warning" "WSGN_SEARCH_FILE" "data_memory.v 1 1 " "Using design file data_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Data_memory " "Found entity 1: Data_memory" {  } { { "data_memory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/data_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609604387353 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609604387353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_memory RiscV_cpu:riscv\|Data_memory:Data_memory " "Elaborating entity \"Data_memory\" for hierarchy \"RiscV_cpu:riscv\|Data_memory:Data_memory\"" {  } { { "riscv_cpu.v" "Data_memory" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609604387358 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 63 data_memory.v(39) " "Verilog HDL warning at data_memory.v(39): number of words (0) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "data_memory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/data_memory.v" 39 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1609604387369 "|Final_Project|RiscV_cpu:riscv|Data_memory:Data_memory"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory data_memory.v(39) " "Verilog HDL warning at data_memory.v(39): initial value for variable memory should be constant" {  } { { "data_memory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/data_memory.v" 39 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1609604387370 "|Final_Project|RiscV_cpu:riscv|Data_memory:Data_memory"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 63 data_memory.v(40) " "Verilog HDL warning at data_memory.v(40): number of words (0) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "data_memory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/data_memory.v" 40 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1609604387370 "|Final_Project|RiscV_cpu:riscv|Data_memory:Data_memory"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "stack data_memory.v(40) " "Verilog HDL warning at data_memory.v(40): initial value for variable stack should be constant" {  } { { "data_memory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/data_memory.v" 40 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1609604387370 "|Final_Project|RiscV_cpu:riscv|Data_memory:Data_memory"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 63 data_memory.v(121) " "Verilog HDL warning at data_memory.v(121): number of words (0) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "data_memory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/data_memory.v" 121 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1609604387386 "|Final_Project|RiscV_cpu:riscv|Data_memory:Data_memory"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 63 data_memory.v(122) " "Verilog HDL warning at data_memory.v(122): number of words (0) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "data_memory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/data_memory.v" 122 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1609604387387 "|Final_Project|RiscV_cpu:riscv|Data_memory:Data_memory"}
