Warning: Design 'arm' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : arm
Version: J-2014.09-SP4
Date   : Tue Feb 28 21:16:50 2017
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:              43.00
  Critical Path Length:          2.64
  Critical Path Slack:         uninit
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:        676
  Leaf Cell Count:               2399
  Buf/Inv Cell Count:             443
  Buf Cell Count:                   9
  Inv Cell Count:                 434
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2399
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     5024.681049
  Noncombinational Area:     0.000000
  Buf/Inv Area:            577.415170
  Total Buffer Area:            22.87
  Total Inverter Area:         554.54
  Macro/Black Box Area:      0.000000
  Net Area:               1712.703257
  -----------------------------------
  Cell Area:              5024.681049
  Design Area:            6737.384306


  Design Rules
  -----------------------------------
  Total Number of Nets:          3007
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    4.12
  Logic Optimization:                  1.21
  Mapping Optimization:                6.53
  -----------------------------------------
  Overall Compile Time:               44.07
  Overall Compile Wall Clock Time:    55.56

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
