# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/bonus/Lab1_SBUCUR_S_bonus.mpf
# Loading project Lab1_SBUCUR_S_bonus
# Compile of check_tb.v was successful.
# Compile of check.v was successful.
# 2 compiles, 0 failed with no errors.
