// Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
// Date        : Thu Mar 14 14:20:25 2019
// Host        : tlf11.see.ed.ac.uk running 64-bit Scientific Linux release 7.5 (Nitrogen)
// Command     : write_verilog -mode funcsim -nolib -force -file
//               /home/s1786991/DSD/DSD4/Microprocessor_VGA/Microprocessor_VGA.sim/sim_1/impl/func/top_tb_func_impl.v
// Design      : VGA
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module Frame_Buffer
   (DOBDO,
    CLK_IBUF_BUFG,
    E,
    Q,
    \COUNT_VALUE_reg[9] ,
    DIADI);
  output [0:0]DOBDO;
  input CLK_IBUF_BUFG;
  input [0:0]E;
  input [6:0]Q;
  input [7:0]\COUNT_VALUE_reg[9] ;
  input [0:0]DIADI;

  wire CLK_IBUF_BUFG;
  wire [7:0]\COUNT_VALUE_reg[9] ;
  wire [0:0]DIADI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [6:0]Q;
  wire NLW_Mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_Mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_Mem_reg_DBITERR_UNCONNECTED;
  wire NLW_Mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_Mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_Mem_reg_REGCEAREGCE_UNCONNECTED;
  wire NLW_Mem_reg_REGCEB_UNCONNECTED;
  wire NLW_Mem_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Mem_reg_DOADO_UNCONNECTED;
  wire [31:1]NLW_Mem_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_Mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Mem_reg_RDADDRECC_UNCONNECTED;

  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "Mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    Mem_reg
       (.ADDRARDADDR({1'b1,Q,\COUNT_VALUE_reg[9] }),
        .ADDRBWRADDR({1'b1,Q,\COUNT_VALUE_reg[9] }),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(E),
        .DBITERR(NLW_Mem_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_Mem_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Mem_reg_DOBDO_UNCONNECTED[31:1],DOBDO}),
        .DOPADOP(NLW_Mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_Mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_Mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b0),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_Mem_reg_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_Mem_reg_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Mem_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module Generic_Counter
   (E,
    SR,
    CLK_IBUF_BUFG);
  output [0:0]E;
  input [0:0]SR;
  input CLK_IBUF_BUFG;

  wire CLK_IBUF_BUFG;
  wire \COUNT_VALUE[0]_i_1__1_n_0 ;
  wire \COUNT_VALUE[1]_i_1__1_n_0 ;
  wire \COUNT_VALUE_reg_n_0_[0] ;
  wire \COUNT_VALUE_reg_n_0_[1] ;
  wire [0:0]E;
  wire [0:0]SR;
  wire TRIGGER_OUT_i_1_n_0;

  LUT1 #(
    .INIT(2'h1)) 
    \COUNT_VALUE[0]_i_1__1 
       (.I0(\COUNT_VALUE_reg_n_0_[0] ),
        .O(\COUNT_VALUE[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \COUNT_VALUE[1]_i_1__1 
       (.I0(\COUNT_VALUE_reg_n_0_[1] ),
        .I1(\COUNT_VALUE_reg_n_0_[0] ),
        .O(\COUNT_VALUE[1]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[0] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\COUNT_VALUE[0]_i_1__1_n_0 ),
        .Q(\COUNT_VALUE_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[1] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\COUNT_VALUE[1]_i_1__1_n_0 ),
        .Q(\COUNT_VALUE_reg_n_0_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    TRIGGER_OUT_i_1
       (.I0(\COUNT_VALUE_reg_n_0_[0] ),
        .I1(\COUNT_VALUE_reg_n_0_[1] ),
        .O(TRIGGER_OUT_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    TRIGGER_OUT_reg
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(TRIGGER_OUT_i_1_n_0),
        .Q(E),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Generic_Counter" *) 
module Generic_Counter__parameterized0
   (E,
    \colour_reg[15] ,
    Q,
    VGA_HS_reg,
    A_DATA_IN_reg,
    SR,
    CLK_IBUF_BUFG,
    \COUNT_VALUE_reg[5]_0 ,
    TRIGGER_OUT_reg_0,
    \COUNT_VALUE_reg[2]_0 );
  output [0:0]E;
  output \colour_reg[15] ;
  output [7:0]Q;
  output VGA_HS_reg;
  output A_DATA_IN_reg;
  input [0:0]SR;
  input CLK_IBUF_BUFG;
  input \COUNT_VALUE_reg[5]_0 ;
  input [0:0]TRIGGER_OUT_reg_0;
  input [0:0]\COUNT_VALUE_reg[2]_0 ;

  wire A_DATA_IN_reg;
  wire CLK_IBUF_BUFG;
  wire [9:0]COUNT_VALUE;
  wire \COUNT_VALUE[9]_i_2_n_0 ;
  wire [0:0]\COUNT_VALUE_reg[2]_0 ;
  wire \COUNT_VALUE_reg[5]_0 ;
  wire [0:0]E;
  wire [1:0]HCounter;
  wire [7:0]Q;
  wire [0:0]SR;
  wire TRIGGER_OUT_i_1__0_n_0;
  wire TRIGGER_OUT_i_2_n_0;
  wire [0:0]TRIGGER_OUT_reg_0;
  wire VGA_HS_i_2_n_0;
  wire VGA_HS_reg;
  wire \colour[15]_i_2_n_0 ;
  wire \colour[15]_i_3_n_0 ;
  wire \colour_reg[15] ;

  LUT2 #(
    .INIT(4'h1)) 
    A_DATA_IN_i_1
       (.I0(Q[0]),
        .I1(\COUNT_VALUE_reg[2]_0 ),
        .O(A_DATA_IN_reg));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \COUNT_VALUE[0]_i_1__0 
       (.I0(HCounter[0]),
        .O(COUNT_VALUE[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \COUNT_VALUE[1]_i_1__0 
       (.I0(HCounter[0]),
        .I1(HCounter[1]),
        .O(COUNT_VALUE[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \COUNT_VALUE[2]_i_1__0 
       (.I0(HCounter[1]),
        .I1(HCounter[0]),
        .I2(Q[0]),
        .O(COUNT_VALUE[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \COUNT_VALUE[3]_i_1__0 
       (.I0(Q[0]),
        .I1(HCounter[0]),
        .I2(HCounter[1]),
        .I3(Q[1]),
        .O(COUNT_VALUE[3]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \COUNT_VALUE[4]_i_1__0 
       (.I0(Q[1]),
        .I1(HCounter[1]),
        .I2(HCounter[0]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(COUNT_VALUE[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAA55515555)) 
    \COUNT_VALUE[5]_i_1 
       (.I0(\COUNT_VALUE[9]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[7]),
        .I5(Q[3]),
        .O(COUNT_VALUE[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \COUNT_VALUE[6]_i_1__0 
       (.I0(Q[3]),
        .I1(\COUNT_VALUE[9]_i_2_n_0 ),
        .I2(Q[4]),
        .O(COUNT_VALUE[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \COUNT_VALUE[7]_i_1__0 
       (.I0(Q[4]),
        .I1(\COUNT_VALUE[9]_i_2_n_0 ),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(COUNT_VALUE[7]));
  LUT6 #(
    .INIT(64'hCCCCCCCC3CCCCCC4)) 
    \COUNT_VALUE[8]_i_1 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\COUNT_VALUE[9]_i_2_n_0 ),
        .O(COUNT_VALUE[8]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAA2)) 
    \COUNT_VALUE[9]_i_1 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\COUNT_VALUE[9]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(COUNT_VALUE[9]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \COUNT_VALUE[9]_i_2 
       (.I0(Q[1]),
        .I1(HCounter[1]),
        .I2(HCounter[0]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\COUNT_VALUE[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[0] 
       (.C(CLK_IBUF_BUFG),
        .CE(TRIGGER_OUT_reg_0),
        .D(COUNT_VALUE[0]),
        .Q(HCounter[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[1] 
       (.C(CLK_IBUF_BUFG),
        .CE(TRIGGER_OUT_reg_0),
        .D(COUNT_VALUE[1]),
        .Q(HCounter[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[2] 
       (.C(CLK_IBUF_BUFG),
        .CE(TRIGGER_OUT_reg_0),
        .D(COUNT_VALUE[2]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[3] 
       (.C(CLK_IBUF_BUFG),
        .CE(TRIGGER_OUT_reg_0),
        .D(COUNT_VALUE[3]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[4] 
       (.C(CLK_IBUF_BUFG),
        .CE(TRIGGER_OUT_reg_0),
        .D(COUNT_VALUE[4]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[5] 
       (.C(CLK_IBUF_BUFG),
        .CE(TRIGGER_OUT_reg_0),
        .D(COUNT_VALUE[5]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[6] 
       (.C(CLK_IBUF_BUFG),
        .CE(TRIGGER_OUT_reg_0),
        .D(COUNT_VALUE[6]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[7] 
       (.C(CLK_IBUF_BUFG),
        .CE(TRIGGER_OUT_reg_0),
        .D(COUNT_VALUE[7]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[8] 
       (.C(CLK_IBUF_BUFG),
        .CE(TRIGGER_OUT_reg_0),
        .D(COUNT_VALUE[8]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[9] 
       (.C(CLK_IBUF_BUFG),
        .CE(TRIGGER_OUT_reg_0),
        .D(COUNT_VALUE[9]),
        .Q(Q[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    TRIGGER_OUT_i_1__0
       (.I0(Q[7]),
        .I1(TRIGGER_OUT_i_2_n_0),
        .I2(Q[6]),
        .I3(TRIGGER_OUT_reg_0),
        .I4(Q[3]),
        .I5(\COUNT_VALUE[9]_i_2_n_0 ),
        .O(TRIGGER_OUT_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    TRIGGER_OUT_i_2
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(TRIGGER_OUT_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    TRIGGER_OUT_reg
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(TRIGGER_OUT_i_1__0_n_0),
        .Q(E),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000FFFFFFDC)) 
    VGA_HS_i_1
       (.I0(VGA_HS_i_2_n_0),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(SR),
        .O(VGA_HS_reg));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    VGA_HS_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(HCounter[1]),
        .I4(HCounter[0]),
        .I5(Q[3]),
        .O(VGA_HS_i_2_n_0));
  LUT6 #(
    .INIT(64'h4500FFFF5555FFFF)) 
    \colour[15]_i_1 
       (.I0(\colour[15]_i_2_n_0 ),
        .I1(TRIGGER_OUT_i_2_n_0),
        .I2(\colour[15]_i_3_n_0 ),
        .I3(Q[7]),
        .I4(\COUNT_VALUE_reg[5]_0 ),
        .I5(Q[6]),
        .O(\colour_reg[15] ));
  LUT6 #(
    .INIT(64'h00000000EEEEEEEA)) 
    \colour[15]_i_2 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[6]),
        .O(\colour[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000010000FFFF)) 
    \colour[15]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(HCounter[1]),
        .I3(HCounter[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\colour[15]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "Generic_Counter" *) 
module Generic_Counter__parameterized1
   (VGA_VS_reg,
    Q,
    \colour_reg[15] ,
    SR,
    E,
    CLK_IBUF_BUFG);
  output VGA_VS_reg;
  output [6:0]Q;
  output \colour_reg[15] ;
  input [0:0]SR;
  input [0:0]E;
  input CLK_IBUF_BUFG;

  wire CLK_IBUF_BUFG;
  wire \COUNT_VALUE[6]_i_2_n_0 ;
  wire \COUNT_VALUE[8]_i_2_n_0 ;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [1:0]VCounter;
  wire VGA_VS_i_2_n_0;
  wire VGA_VS_reg;
  wire \colour[15]_i_5_n_0 ;
  wire \colour_reg[15] ;
  wire [8:0]p_0_in;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \COUNT_VALUE[0]_i_1 
       (.I0(VCounter[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \COUNT_VALUE[1]_i_1 
       (.I0(VCounter[0]),
        .I1(VCounter[1]),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \COUNT_VALUE[2]_i_1 
       (.I0(VCounter[1]),
        .I1(VCounter[0]),
        .I2(Q[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \COUNT_VALUE[3]_i_1 
       (.I0(Q[0]),
        .I1(VCounter[0]),
        .I2(VCounter[1]),
        .I3(Q[1]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \COUNT_VALUE[4]_i_1 
       (.I0(Q[1]),
        .I1(VCounter[1]),
        .I2(VCounter[0]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \COUNT_VALUE[5]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(VCounter[0]),
        .I3(VCounter[1]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \COUNT_VALUE[6]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\COUNT_VALUE[6]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(p_0_in[6]));
  LUT2 #(
    .INIT(4'h7)) 
    \COUNT_VALUE[6]_i_2 
       (.I0(VCounter[0]),
        .I1(VCounter[1]),
        .O(\COUNT_VALUE[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \COUNT_VALUE[7]_i_1 
       (.I0(Q[4]),
        .I1(\COUNT_VALUE[8]_i_2_n_0 ),
        .I2(Q[5]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \COUNT_VALUE[8]_i_1__0 
       (.I0(Q[5]),
        .I1(\COUNT_VALUE[8]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(Q[6]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \COUNT_VALUE[8]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(VCounter[0]),
        .I3(VCounter[1]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\COUNT_VALUE[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[0] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(p_0_in[0]),
        .Q(VCounter[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[1] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(p_0_in[1]),
        .Q(VCounter[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[2] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(p_0_in[2]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[3] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(p_0_in[3]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[4] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(p_0_in[4]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[5] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(p_0_in[5]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[6] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(p_0_in[6]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[7] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(p_0_in[7]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_VALUE_reg[8] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(p_0_in[8]),
        .Q(Q[6]),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000FEFF)) 
    VGA_VS_i_1
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(VGA_VS_i_2_n_0),
        .I4(SR),
        .O(VGA_VS_reg));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    VGA_VS_i_2
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(VCounter[1]),
        .I5(VCounter[0]),
        .O(VGA_VS_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \colour[15]_i_4 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\colour[15]_i_5_n_0 ),
        .O(\colour_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \colour[15]_i_5 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(VCounter[1]),
        .I4(VCounter[0]),
        .I5(Q[6]),
        .O(\colour[15]_i_5_n_0 ));
endmodule

(* ECO_CHECKSUM = "37922640" *) (* POWER_OPT_BRAM_CDC = "1" *) (* POWER_OPT_BRAM_SR_ADDR = "0" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* NotValidForBitStream *)
module VGA
   (CLK,
    CONFIG_COLOURS,
    RESET,
    VGA_HS,
    VGA_VS,
    COLOUR_OUT);
  input CLK;
  input [15:0]CONFIG_COLOURS;
  input RESET;
  output VGA_HS;
  output VGA_VS;
  output [11:0]COLOUR_OUT;

  wire A_DATA_IN;
  wire B_DATA_OUT;
  wire CLK;
  wire CLK_IBUF;
  wire CLK_IBUF_BUFG;
  wire [11:0]COLOUR_OUT;
  wire [9:0]COLOUR_OUT_OBUF;
  wire [15:0]CONFIG_COLOURS;
  wire [15:0]CONFIG_COLOURS_IBUF;
  wire DPR_CLK;
  wire RESET;
  wire RESET_IBUF;
  wire [7:0]VGA_COLOUR;
  wire VGA_HS;
  wire VGA_HS_OBUF;
  wire VGA_VS;
  wire VGA_VS_OBUF;
  wire vga_n_10;
  wire vga_n_11;
  wire vga_n_12;
  wire vga_n_13;
  wire vga_n_14;
  wire vga_n_15;
  wire vga_n_16;
  wire vga_n_17;
  wire vga_n_26;
  wire vga_n_3;
  wire vga_n_4;
  wire vga_n_5;
  wire vga_n_6;
  wire vga_n_7;
  wire vga_n_8;
  wire vga_n_9;

  FDRE #(
    .INIT(1'b0)) 
    A_DATA_IN_reg
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(vga_n_26),
        .Q(A_DATA_IN),
        .R(1'b0));
  BUFG CLK_IBUF_BUFG_inst
       (.I(CLK_IBUF),
        .O(CLK_IBUF_BUFG));
  IBUF CLK_IBUF_inst
       (.I(CLK),
        .O(CLK_IBUF));
  OBUF \COLOUR_OUT_OBUF[0]_inst 
       (.I(COLOUR_OUT_OBUF[0]),
        .O(COLOUR_OUT[0]));
  OBUF \COLOUR_OUT_OBUF[10]_inst 
       (.I(1'b0),
        .O(COLOUR_OUT[10]));
  OBUF \COLOUR_OUT_OBUF[11]_inst 
       (.I(1'b0),
        .O(COLOUR_OUT[11]));
  OBUF \COLOUR_OUT_OBUF[1]_inst 
       (.I(COLOUR_OUT_OBUF[1]),
        .O(COLOUR_OUT[1]));
  OBUF \COLOUR_OUT_OBUF[2]_inst 
       (.I(COLOUR_OUT_OBUF[2]),
        .O(COLOUR_OUT[2]));
  OBUF \COLOUR_OUT_OBUF[3]_inst 
       (.I(1'b0),
        .O(COLOUR_OUT[3]));
  OBUF \COLOUR_OUT_OBUF[4]_inst 
       (.I(COLOUR_OUT_OBUF[4]),
        .O(COLOUR_OUT[4]));
  OBUF \COLOUR_OUT_OBUF[5]_inst 
       (.I(COLOUR_OUT_OBUF[5]),
        .O(COLOUR_OUT[5]));
  OBUF \COLOUR_OUT_OBUF[6]_inst 
       (.I(COLOUR_OUT_OBUF[6]),
        .O(COLOUR_OUT[6]));
  OBUF \COLOUR_OUT_OBUF[7]_inst 
       (.I(1'b0),
        .O(COLOUR_OUT[7]));
  OBUF \COLOUR_OUT_OBUF[8]_inst 
       (.I(COLOUR_OUT_OBUF[8]),
        .O(COLOUR_OUT[8]));
  OBUF \COLOUR_OUT_OBUF[9]_inst 
       (.I(COLOUR_OUT_OBUF[9]),
        .O(COLOUR_OUT[9]));
  FDRE #(
    .INIT(1'b0)) 
    \COLOUR_OUT_reg[0] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(VGA_COLOUR[0]),
        .Q(COLOUR_OUT_OBUF[0]),
        .R(RESET_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \COLOUR_OUT_reg[1] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(VGA_COLOUR[1]),
        .Q(COLOUR_OUT_OBUF[1]),
        .R(RESET_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \COLOUR_OUT_reg[2] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(VGA_COLOUR[2]),
        .Q(COLOUR_OUT_OBUF[2]),
        .R(RESET_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \COLOUR_OUT_reg[4] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(VGA_COLOUR[3]),
        .Q(COLOUR_OUT_OBUF[4]),
        .R(RESET_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \COLOUR_OUT_reg[5] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(VGA_COLOUR[4]),
        .Q(COLOUR_OUT_OBUF[5]),
        .R(RESET_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \COLOUR_OUT_reg[6] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(VGA_COLOUR[5]),
        .Q(COLOUR_OUT_OBUF[6]),
        .R(RESET_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \COLOUR_OUT_reg[8] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(VGA_COLOUR[6]),
        .Q(COLOUR_OUT_OBUF[8]),
        .R(RESET_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \COLOUR_OUT_reg[9] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(VGA_COLOUR[7]),
        .Q(COLOUR_OUT_OBUF[9]),
        .R(RESET_IBUF));
  IBUF \CONFIG_COLOURS_IBUF[0]_inst 
       (.I(CONFIG_COLOURS[0]),
        .O(CONFIG_COLOURS_IBUF[0]));
  IBUF \CONFIG_COLOURS_IBUF[10]_inst 
       (.I(CONFIG_COLOURS[10]),
        .O(CONFIG_COLOURS_IBUF[10]));
  IBUF \CONFIG_COLOURS_IBUF[11]_inst 
       (.I(CONFIG_COLOURS[11]),
        .O(CONFIG_COLOURS_IBUF[11]));
  IBUF \CONFIG_COLOURS_IBUF[12]_inst 
       (.I(CONFIG_COLOURS[12]),
        .O(CONFIG_COLOURS_IBUF[12]));
  IBUF \CONFIG_COLOURS_IBUF[13]_inst 
       (.I(CONFIG_COLOURS[13]),
        .O(CONFIG_COLOURS_IBUF[13]));
  IBUF \CONFIG_COLOURS_IBUF[14]_inst 
       (.I(CONFIG_COLOURS[14]),
        .O(CONFIG_COLOURS_IBUF[14]));
  IBUF \CONFIG_COLOURS_IBUF[15]_inst 
       (.I(CONFIG_COLOURS[15]),
        .O(CONFIG_COLOURS_IBUF[15]));
  IBUF \CONFIG_COLOURS_IBUF[1]_inst 
       (.I(CONFIG_COLOURS[1]),
        .O(CONFIG_COLOURS_IBUF[1]));
  IBUF \CONFIG_COLOURS_IBUF[2]_inst 
       (.I(CONFIG_COLOURS[2]),
        .O(CONFIG_COLOURS_IBUF[2]));
  IBUF \CONFIG_COLOURS_IBUF[3]_inst 
       (.I(CONFIG_COLOURS[3]),
        .O(CONFIG_COLOURS_IBUF[3]));
  IBUF \CONFIG_COLOURS_IBUF[4]_inst 
       (.I(CONFIG_COLOURS[4]),
        .O(CONFIG_COLOURS_IBUF[4]));
  IBUF \CONFIG_COLOURS_IBUF[5]_inst 
       (.I(CONFIG_COLOURS[5]),
        .O(CONFIG_COLOURS_IBUF[5]));
  IBUF \CONFIG_COLOURS_IBUF[6]_inst 
       (.I(CONFIG_COLOURS[6]),
        .O(CONFIG_COLOURS_IBUF[6]));
  IBUF \CONFIG_COLOURS_IBUF[7]_inst 
       (.I(CONFIG_COLOURS[7]),
        .O(CONFIG_COLOURS_IBUF[7]));
  IBUF \CONFIG_COLOURS_IBUF[8]_inst 
       (.I(CONFIG_COLOURS[8]),
        .O(CONFIG_COLOURS_IBUF[8]));
  IBUF \CONFIG_COLOURS_IBUF[9]_inst 
       (.I(CONFIG_COLOURS[9]),
        .O(CONFIG_COLOURS_IBUF[9]));
  IBUF RESET_IBUF_inst
       (.I(RESET),
        .O(RESET_IBUF));
  OBUF VGA_HS_OBUF_inst
       (.I(VGA_HS_OBUF),
        .O(VGA_HS));
  OBUF VGA_VS_OBUF_inst
       (.I(VGA_VS_OBUF),
        .O(VGA_VS));
  Frame_Buffer frame_buffer
       (.CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .\COUNT_VALUE_reg[9] ({vga_n_3,vga_n_4,vga_n_5,vga_n_6,vga_n_7,vga_n_8,vga_n_9,vga_n_10}),
        .DIADI(A_DATA_IN),
        .DOBDO(B_DATA_OUT),
        .E(DPR_CLK),
        .Q({vga_n_11,vga_n_12,vga_n_13,vga_n_14,vga_n_15,vga_n_16,vga_n_17}));
  VGA_Sig_Gen vga
       (.A_DATA_IN_reg(vga_n_26),
        .CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .\COLOUR_OUT_reg[9] (VGA_COLOUR),
        .CONFIG_COLOURS_IBUF(CONFIG_COLOURS_IBUF),
        .DOBDO(B_DATA_OUT),
        .E(DPR_CLK),
        .Q({vga_n_3,vga_n_4,vga_n_5,vga_n_6,vga_n_7,vga_n_8,vga_n_9,vga_n_10}),
        .SR(RESET_IBUF),
        .VGA_HS_OBUF(VGA_HS_OBUF),
        .VGA_VS_OBUF(VGA_VS_OBUF),
        .out({vga_n_11,vga_n_12,vga_n_13,vga_n_14,vga_n_15,vga_n_16,vga_n_17}));
endmodule

module VGA_Sig_Gen
   (E,
    VGA_HS_OBUF,
    VGA_VS_OBUF,
    Q,
    out,
    \COLOUR_OUT_reg[9] ,
    A_DATA_IN_reg,
    SR,
    CLK_IBUF_BUFG,
    CONFIG_COLOURS_IBUF,
    DOBDO);
  output [0:0]E;
  output VGA_HS_OBUF;
  output VGA_VS_OBUF;
  output [7:0]Q;
  output [6:0]out;
  output [7:0]\COLOUR_OUT_reg[9] ;
  output A_DATA_IN_reg;
  input [0:0]SR;
  input CLK_IBUF_BUFG;
  input [15:0]CONFIG_COLOURS_IBUF;
  input [0:0]DOBDO;

  wire A_DATA_IN_reg;
  wire CLK_IBUF_BUFG;
  wire [7:0]\COLOUR_OUT_reg[9] ;
  wire [15:0]CONFIG_COLOURS_IBUF;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire HonSynCounter_n_0;
  wire HonSynCounter_n_1;
  wire HonSynCounter_n_10;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \VGA_COLOUR[0]_i_1_n_0 ;
  wire \VGA_COLOUR[1]_i_1_n_0 ;
  wire \VGA_COLOUR[2]_i_1_n_0 ;
  wire \VGA_COLOUR[3]_i_1_n_0 ;
  wire \VGA_COLOUR[4]_i_1_n_0 ;
  wire \VGA_COLOUR[5]_i_1_n_0 ;
  wire \VGA_COLOUR[6]_i_1_n_0 ;
  wire \VGA_COLOUR[7]_i_1_n_0 ;
  wire VGA_HS_OBUF;
  wire VGA_VS_OBUF;
  wire VerSynCounter_n_0;
  wire VerSynCounter_n_8;
  wire \colour_reg_n_0_[0] ;
  wire \colour_reg_n_0_[10] ;
  wire \colour_reg_n_0_[11] ;
  wire \colour_reg_n_0_[12] ;
  wire \colour_reg_n_0_[13] ;
  wire \colour_reg_n_0_[14] ;
  wire \colour_reg_n_0_[15] ;
  wire \colour_reg_n_0_[1] ;
  wire \colour_reg_n_0_[2] ;
  wire \colour_reg_n_0_[3] ;
  wire \colour_reg_n_0_[4] ;
  wire \colour_reg_n_0_[5] ;
  wire \colour_reg_n_0_[6] ;
  wire \colour_reg_n_0_[7] ;
  wire \colour_reg_n_0_[8] ;
  wire \colour_reg_n_0_[9] ;
  wire [6:0]out;

  Generic_Counter Bit2Counter
       (.CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .E(E),
        .SR(SR));
  Generic_Counter__parameterized0 HonSynCounter
       (.A_DATA_IN_reg(A_DATA_IN_reg),
        .CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .\COUNT_VALUE_reg[2]_0 (out[0]),
        .\COUNT_VALUE_reg[5]_0 (VerSynCounter_n_8),
        .E(HonSynCounter_n_0),
        .Q(Q),
        .SR(SR),
        .TRIGGER_OUT_reg_0(E),
        .VGA_HS_reg(HonSynCounter_n_10),
        .\colour_reg[15] (HonSynCounter_n_1));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \VGA_COLOUR[0]_i_1 
       (.I0(\colour_reg_n_0_[8] ),
        .I1(\colour_reg_n_0_[0] ),
        .I2(DOBDO),
        .O(\VGA_COLOUR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \VGA_COLOUR[1]_i_1 
       (.I0(\colour_reg_n_0_[9] ),
        .I1(\colour_reg_n_0_[1] ),
        .I2(DOBDO),
        .O(\VGA_COLOUR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \VGA_COLOUR[2]_i_1 
       (.I0(\colour_reg_n_0_[10] ),
        .I1(\colour_reg_n_0_[2] ),
        .I2(DOBDO),
        .O(\VGA_COLOUR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \VGA_COLOUR[3]_i_1 
       (.I0(\colour_reg_n_0_[11] ),
        .I1(\colour_reg_n_0_[3] ),
        .I2(DOBDO),
        .O(\VGA_COLOUR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \VGA_COLOUR[4]_i_1 
       (.I0(\colour_reg_n_0_[12] ),
        .I1(\colour_reg_n_0_[4] ),
        .I2(DOBDO),
        .O(\VGA_COLOUR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \VGA_COLOUR[5]_i_1 
       (.I0(\colour_reg_n_0_[13] ),
        .I1(\colour_reg_n_0_[5] ),
        .I2(DOBDO),
        .O(\VGA_COLOUR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \VGA_COLOUR[6]_i_1 
       (.I0(\colour_reg_n_0_[14] ),
        .I1(\colour_reg_n_0_[6] ),
        .I2(DOBDO),
        .O(\VGA_COLOUR[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \VGA_COLOUR[7]_i_1 
       (.I0(\colour_reg_n_0_[15] ),
        .I1(\colour_reg_n_0_[7] ),
        .I2(DOBDO),
        .O(\VGA_COLOUR[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_COLOUR_reg[0] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\VGA_COLOUR[0]_i_1_n_0 ),
        .Q(\COLOUR_OUT_reg[9] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_COLOUR_reg[1] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\VGA_COLOUR[1]_i_1_n_0 ),
        .Q(\COLOUR_OUT_reg[9] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_COLOUR_reg[2] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\VGA_COLOUR[2]_i_1_n_0 ),
        .Q(\COLOUR_OUT_reg[9] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_COLOUR_reg[3] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\VGA_COLOUR[3]_i_1_n_0 ),
        .Q(\COLOUR_OUT_reg[9] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_COLOUR_reg[4] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\VGA_COLOUR[4]_i_1_n_0 ),
        .Q(\COLOUR_OUT_reg[9] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_COLOUR_reg[5] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\VGA_COLOUR[5]_i_1_n_0 ),
        .Q(\COLOUR_OUT_reg[9] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_COLOUR_reg[6] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\VGA_COLOUR[6]_i_1_n_0 ),
        .Q(\COLOUR_OUT_reg[9] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_COLOUR_reg[7] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\VGA_COLOUR[7]_i_1_n_0 ),
        .Q(\COLOUR_OUT_reg[9] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    VGA_HS_reg
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(HonSynCounter_n_10),
        .Q(VGA_HS_OBUF),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    VGA_VS_reg
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(VerSynCounter_n_0),
        .Q(VGA_VS_OBUF),
        .R(1'b0));
  Generic_Counter__parameterized1 VerSynCounter
       (.CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .E(HonSynCounter_n_0),
        .Q(out),
        .SR(SR),
        .VGA_VS_reg(VerSynCounter_n_0),
        .\colour_reg[15] (VerSynCounter_n_8));
  FDRE #(
    .INIT(1'b0)) 
    \colour_reg[0] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(CONFIG_COLOURS_IBUF[0]),
        .Q(\colour_reg_n_0_[0] ),
        .R(HonSynCounter_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \colour_reg[10] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(CONFIG_COLOURS_IBUF[10]),
        .Q(\colour_reg_n_0_[10] ),
        .R(HonSynCounter_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \colour_reg[11] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(CONFIG_COLOURS_IBUF[11]),
        .Q(\colour_reg_n_0_[11] ),
        .R(HonSynCounter_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \colour_reg[12] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(CONFIG_COLOURS_IBUF[12]),
        .Q(\colour_reg_n_0_[12] ),
        .R(HonSynCounter_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \colour_reg[13] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(CONFIG_COLOURS_IBUF[13]),
        .Q(\colour_reg_n_0_[13] ),
        .R(HonSynCounter_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \colour_reg[14] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(CONFIG_COLOURS_IBUF[14]),
        .Q(\colour_reg_n_0_[14] ),
        .R(HonSynCounter_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \colour_reg[15] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(CONFIG_COLOURS_IBUF[15]),
        .Q(\colour_reg_n_0_[15] ),
        .R(HonSynCounter_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \colour_reg[1] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(CONFIG_COLOURS_IBUF[1]),
        .Q(\colour_reg_n_0_[1] ),
        .R(HonSynCounter_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \colour_reg[2] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(CONFIG_COLOURS_IBUF[2]),
        .Q(\colour_reg_n_0_[2] ),
        .R(HonSynCounter_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \colour_reg[3] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(CONFIG_COLOURS_IBUF[3]),
        .Q(\colour_reg_n_0_[3] ),
        .R(HonSynCounter_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \colour_reg[4] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(CONFIG_COLOURS_IBUF[4]),
        .Q(\colour_reg_n_0_[4] ),
        .R(HonSynCounter_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \colour_reg[5] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(CONFIG_COLOURS_IBUF[5]),
        .Q(\colour_reg_n_0_[5] ),
        .R(HonSynCounter_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \colour_reg[6] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(CONFIG_COLOURS_IBUF[6]),
        .Q(\colour_reg_n_0_[6] ),
        .R(HonSynCounter_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \colour_reg[7] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(CONFIG_COLOURS_IBUF[7]),
        .Q(\colour_reg_n_0_[7] ),
        .R(HonSynCounter_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \colour_reg[8] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(CONFIG_COLOURS_IBUF[8]),
        .Q(\colour_reg_n_0_[8] ),
        .R(HonSynCounter_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \colour_reg[9] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(CONFIG_COLOURS_IBUF[9]),
        .Q(\colour_reg_n_0_[9] ),
        .R(HonSynCounter_n_1));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
