
ecgen2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000aa54  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040aa54  0040aa54  00012a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000904  20400000  0040aa5c  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000009fc  20400904  0040b360  00018904  2**2
                  ALLOC
  4 .stack        00002000  20401300  0040bd5c  00018904  2**0
                  ALLOC
  5 .heap         00000200  20403300  0040dd5c  00018904  2**0
                  ALLOC
  6 .ARM.attributes 00000033  00000000  00000000  00018904  2**0
                  CONTENTS, READONLY
  7 .comment      0000005b  00000000  00000000  00018937  2**0
                  CONTENTS, READONLY
  8 .debug_info   00011e88  00000000  00000000  00018992  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000024a7  00000000  00000000  0002a81a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000a086  00000000  00000000  0002ccc1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000010e0  00000000  00000000  00036d47  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000f98  00000000  00000000  00037e27  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001fd73  00000000  00000000  00038dbf  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000ee3d  00000000  00000000  00058b32  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008d554  00000000  00000000  0006796f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000057e8  00000000  00000000  000f4ec4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20403300 	.word	0x20403300
  400004:	00402365 	.word	0x00402365
  400008:	004023e9 	.word	0x004023e9
  40000c:	004023e9 	.word	0x004023e9
  400010:	004023e9 	.word	0x004023e9
  400014:	004023e9 	.word	0x004023e9
  400018:	004023e9 	.word	0x004023e9
	...
  40002c:	004023e9 	.word	0x004023e9
  400030:	004023e9 	.word	0x004023e9
  400034:	00000000 	.word	0x00000000
  400038:	004023e9 	.word	0x004023e9
  40003c:	00403a25 	.word	0x00403a25
  400040:	004023e9 	.word	0x004023e9
  400044:	004023e9 	.word	0x004023e9
  400048:	004023e9 	.word	0x004023e9
  40004c:	004023e9 	.word	0x004023e9
  400050:	004023e9 	.word	0x004023e9
  400054:	004023e9 	.word	0x004023e9
  400058:	004023e9 	.word	0x004023e9
  40005c:	004023e9 	.word	0x004023e9
  400060:	004023e9 	.word	0x004023e9
  400064:	00000000 	.word	0x00000000
  400068:	0040139d 	.word	0x0040139d
  40006c:	004013b5 	.word	0x004013b5
  400070:	004013cd 	.word	0x004013cd
  400074:	00403b11 	.word	0x00403b11
  400078:	004023e9 	.word	0x004023e9
  40007c:	004023e9 	.word	0x004023e9
  400080:	004013e5 	.word	0x004013e5
  400084:	004013fd 	.word	0x004013fd
  400088:	004023e9 	.word	0x004023e9
  40008c:	004023e9 	.word	0x004023e9
  400090:	004023e9 	.word	0x004023e9
  400094:	004023e9 	.word	0x004023e9
  400098:	004023e9 	.word	0x004023e9
  40009c:	004023e9 	.word	0x004023e9
  4000a0:	004023e9 	.word	0x004023e9
  4000a4:	004023e9 	.word	0x004023e9
  4000a8:	004023e9 	.word	0x004023e9
  4000ac:	004023e9 	.word	0x004023e9
  4000b0:	004023e9 	.word	0x004023e9
  4000b4:	00401269 	.word	0x00401269
  4000b8:	004023e9 	.word	0x004023e9
  4000bc:	00403e65 	.word	0x00403e65
  4000c0:	004023e9 	.word	0x004023e9
  4000c4:	004023e9 	.word	0x004023e9
  4000c8:	004023e9 	.word	0x004023e9
  4000cc:	004023e9 	.word	0x004023e9
  4000d0:	00000000 	.word	0x00000000
  4000d4:	004023e9 	.word	0x004023e9
  4000d8:	00000000 	.word	0x00000000
  4000dc:	004023e9 	.word	0x004023e9
  4000e0:	0040127d 	.word	0x0040127d
  4000e4:	004023e9 	.word	0x004023e9
  4000e8:	004023e9 	.word	0x004023e9
  4000ec:	004023e9 	.word	0x004023e9
  4000f0:	004023e9 	.word	0x004023e9
  4000f4:	004023e9 	.word	0x004023e9
  4000f8:	004023e9 	.word	0x004023e9
  4000fc:	004023e9 	.word	0x004023e9
  400100:	004023e9 	.word	0x004023e9
  400104:	004023e9 	.word	0x004023e9
  400108:	004023e9 	.word	0x004023e9
  40010c:	004023e9 	.word	0x004023e9
  400110:	004023e9 	.word	0x004023e9
	...
  400120:	004023e9 	.word	0x004023e9
  400124:	004023e9 	.word	0x004023e9
  400128:	004023e9 	.word	0x004023e9
  40012c:	004023e9 	.word	0x004023e9
  400130:	004023e9 	.word	0x004023e9
  400134:	00000000 	.word	0x00000000
  400138:	004023e9 	.word	0x004023e9
  40013c:	004023e9 	.word	0x004023e9

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400904 	.word	0x20400904
  40015c:	00000000 	.word	0x00000000
  400160:	0040aa5c 	.word	0x0040aa5c

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4808      	ldr	r0, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4908      	ldr	r1, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	0040aa5c 	.word	0x0040aa5c
  400190:	20400908 	.word	0x20400908
  400194:	0040aa5c 	.word	0x0040aa5c
  400198:	00000000 	.word	0x00000000

0040019c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b082      	sub	sp, #8
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d830      	bhi.n	40020c <osc_enable+0x70>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_enable+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	0040020d 	.word	0x0040020d
  4001b4:	004001d1 	.word	0x004001d1
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001e1 	.word	0x004001e1
  4001c0:	004001e9 	.word	0x004001e9
  4001c4:	004001f1 	.word	0x004001f1
  4001c8:	004001f9 	.word	0x004001f9
  4001cc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001d0:	2000      	movs	r0, #0
  4001d2:	4b10      	ldr	r3, [pc, #64]	; (400214 <osc_enable+0x78>)
  4001d4:	4798      	blx	r3
		break;
  4001d6:	e019      	b.n	40020c <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001d8:	2001      	movs	r0, #1
  4001da:	4b0e      	ldr	r3, [pc, #56]	; (400214 <osc_enable+0x78>)
  4001dc:	4798      	blx	r3
		break;
  4001de:	e015      	b.n	40020c <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b0d      	ldr	r3, [pc, #52]	; (400218 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e011      	b.n	40020c <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001e8:	2010      	movs	r0, #16
  4001ea:	4b0b      	ldr	r3, [pc, #44]	; (400218 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e00d      	b.n	40020c <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4001f0:	2020      	movs	r0, #32
  4001f2:	4b09      	ldr	r3, [pc, #36]	; (400218 <osc_enable+0x7c>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e009      	b.n	40020c <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	2000      	movs	r0, #0
  4001fa:	213e      	movs	r1, #62	; 0x3e
  4001fc:	4b07      	ldr	r3, [pc, #28]	; (40021c <osc_enable+0x80>)
  4001fe:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400200:	e004      	b.n	40020c <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400202:	2001      	movs	r0, #1
  400204:	213e      	movs	r1, #62	; 0x3e
  400206:	4b05      	ldr	r3, [pc, #20]	; (40021c <osc_enable+0x80>)
  400208:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40020a:	bf00      	nop
	}
}
  40020c:	3708      	adds	r7, #8
  40020e:	46bd      	mov	sp, r7
  400210:	bd80      	pop	{r7, pc}
  400212:	bf00      	nop
  400214:	00401511 	.word	0x00401511
  400218:	0040157d 	.word	0x0040157d
  40021c:	004015ed 	.word	0x004015ed

00400220 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400220:	b580      	push	{r7, lr}
  400222:	b082      	sub	sp, #8
  400224:	af00      	add	r7, sp, #0
  400226:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400228:	687b      	ldr	r3, [r7, #4]
  40022a:	2b07      	cmp	r3, #7
  40022c:	d826      	bhi.n	40027c <osc_is_ready+0x5c>
  40022e:	a201      	add	r2, pc, #4	; (adr r2, 400234 <osc_is_ready+0x14>)
  400230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400234:	00400255 	.word	0x00400255
  400238:	00400259 	.word	0x00400259
  40023c:	00400259 	.word	0x00400259
  400240:	0040026b 	.word	0x0040026b
  400244:	0040026b 	.word	0x0040026b
  400248:	0040026b 	.word	0x0040026b
  40024c:	0040026b 	.word	0x0040026b
  400250:	0040026b 	.word	0x0040026b
	case OSC_SLCK_32K_RC:
		return 1;
  400254:	2301      	movs	r3, #1
  400256:	e012      	b.n	40027e <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400258:	4b0b      	ldr	r3, [pc, #44]	; (400288 <osc_is_ready+0x68>)
  40025a:	4798      	blx	r3
  40025c:	4603      	mov	r3, r0
  40025e:	2b00      	cmp	r3, #0
  400260:	bf14      	ite	ne
  400262:	2301      	movne	r3, #1
  400264:	2300      	moveq	r3, #0
  400266:	b2db      	uxtb	r3, r3
  400268:	e009      	b.n	40027e <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40026a:	4b08      	ldr	r3, [pc, #32]	; (40028c <osc_is_ready+0x6c>)
  40026c:	4798      	blx	r3
  40026e:	4603      	mov	r3, r0
  400270:	2b00      	cmp	r3, #0
  400272:	bf14      	ite	ne
  400274:	2301      	movne	r3, #1
  400276:	2300      	moveq	r3, #0
  400278:	b2db      	uxtb	r3, r3
  40027a:	e000      	b.n	40027e <osc_is_ready+0x5e>
	}

	return 0;
  40027c:	2300      	movs	r3, #0
}
  40027e:	4618      	mov	r0, r3
  400280:	3708      	adds	r7, #8
  400282:	46bd      	mov	sp, r7
  400284:	bd80      	pop	{r7, pc}
  400286:	bf00      	nop
  400288:	00401549 	.word	0x00401549
  40028c:	00401665 	.word	0x00401665

00400290 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400290:	b480      	push	{r7}
  400292:	b083      	sub	sp, #12
  400294:	af00      	add	r7, sp, #0
  400296:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400298:	687b      	ldr	r3, [r7, #4]
  40029a:	2b07      	cmp	r3, #7
  40029c:	d825      	bhi.n	4002ea <osc_get_rate+0x5a>
  40029e:	a201      	add	r2, pc, #4	; (adr r2, 4002a4 <osc_get_rate+0x14>)
  4002a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002a4:	004002c5 	.word	0x004002c5
  4002a8:	004002cb 	.word	0x004002cb
  4002ac:	004002d1 	.word	0x004002d1
  4002b0:	004002d7 	.word	0x004002d7
  4002b4:	004002db 	.word	0x004002db
  4002b8:	004002df 	.word	0x004002df
  4002bc:	004002e3 	.word	0x004002e3
  4002c0:	004002e7 	.word	0x004002e7
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002c4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002c8:	e010      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002ce:	e00d      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d4:	e00a      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002d6:	4b08      	ldr	r3, [pc, #32]	; (4002f8 <osc_get_rate+0x68>)
  4002d8:	e008      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002da:	4b08      	ldr	r3, [pc, #32]	; (4002fc <osc_get_rate+0x6c>)
  4002dc:	e006      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002de:	4b08      	ldr	r3, [pc, #32]	; (400300 <osc_get_rate+0x70>)
  4002e0:	e004      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002e2:	4b08      	ldr	r3, [pc, #32]	; (400304 <osc_get_rate+0x74>)
  4002e4:	e002      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002e6:	4b06      	ldr	r3, [pc, #24]	; (400300 <osc_get_rate+0x70>)
  4002e8:	e000      	b.n	4002ec <osc_get_rate+0x5c>
	}

	return 0;
  4002ea:	2300      	movs	r3, #0
}
  4002ec:	4618      	mov	r0, r3
  4002ee:	370c      	adds	r7, #12
  4002f0:	46bd      	mov	sp, r7
  4002f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002f6:	4770      	bx	lr
  4002f8:	003d0900 	.word	0x003d0900
  4002fc:	007a1200 	.word	0x007a1200
  400300:	00b71b00 	.word	0x00b71b00
  400304:	00f42400 	.word	0x00f42400

00400308 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400308:	b580      	push	{r7, lr}
  40030a:	b082      	sub	sp, #8
  40030c:	af00      	add	r7, sp, #0
  40030e:	4603      	mov	r3, r0
  400310:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400312:	bf00      	nop
  400314:	79fb      	ldrb	r3, [r7, #7]
  400316:	4618      	mov	r0, r3
  400318:	4b05      	ldr	r3, [pc, #20]	; (400330 <osc_wait_ready+0x28>)
  40031a:	4798      	blx	r3
  40031c:	4603      	mov	r3, r0
  40031e:	f083 0301 	eor.w	r3, r3, #1
  400322:	b2db      	uxtb	r3, r3
  400324:	2b00      	cmp	r3, #0
  400326:	d1f5      	bne.n	400314 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400328:	3708      	adds	r7, #8
  40032a:	46bd      	mov	sp, r7
  40032c:	bd80      	pop	{r7, pc}
  40032e:	bf00      	nop
  400330:	00400221 	.word	0x00400221

00400334 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400334:	b580      	push	{r7, lr}
  400336:	b086      	sub	sp, #24
  400338:	af00      	add	r7, sp, #0
  40033a:	60f8      	str	r0, [r7, #12]
  40033c:	607a      	str	r2, [r7, #4]
  40033e:	603b      	str	r3, [r7, #0]
  400340:	460b      	mov	r3, r1
  400342:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2b00      	cmp	r3, #0
  400348:	d107      	bne.n	40035a <pll_config_init+0x26>
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d104      	bne.n	40035a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400356:	601a      	str	r2, [r3, #0]
  400358:	e019      	b.n	40038e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40035a:	7afb      	ldrb	r3, [r7, #11]
  40035c:	4618      	mov	r0, r3
  40035e:	4b0d      	ldr	r3, [pc, #52]	; (400394 <pll_config_init+0x60>)
  400360:	4798      	blx	r3
  400362:	4602      	mov	r2, r0
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	fbb2 f3f3 	udiv	r3, r2, r3
  40036a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40036c:	697b      	ldr	r3, [r7, #20]
  40036e:	683a      	ldr	r2, [r7, #0]
  400370:	fb02 f303 	mul.w	r3, r2, r3
  400374:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400376:	683b      	ldr	r3, [r7, #0]
  400378:	3b01      	subs	r3, #1
  40037a:	041a      	lsls	r2, r3, #16
  40037c:	4b06      	ldr	r3, [pc, #24]	; (400398 <pll_config_init+0x64>)
  40037e:	4013      	ands	r3, r2
  400380:	687a      	ldr	r2, [r7, #4]
  400382:	b2d2      	uxtb	r2, r2
  400384:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400386:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  40038e:	3718      	adds	r7, #24
  400390:	46bd      	mov	sp, r7
  400392:	bd80      	pop	{r7, pc}
  400394:	00400291 	.word	0x00400291
  400398:	07ff0000 	.word	0x07ff0000

0040039c <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  40039c:	b580      	push	{r7, lr}
  40039e:	b082      	sub	sp, #8
  4003a0:	af00      	add	r7, sp, #0
  4003a2:	6078      	str	r0, [r7, #4]
  4003a4:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003a6:	683b      	ldr	r3, [r7, #0]
  4003a8:	2b00      	cmp	r3, #0
  4003aa:	d108      	bne.n	4003be <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003ac:	4b08      	ldr	r3, [pc, #32]	; (4003d0 <pll_enable+0x34>)
  4003ae:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003b0:	4a08      	ldr	r2, [pc, #32]	; (4003d4 <pll_enable+0x38>)
  4003b2:	687b      	ldr	r3, [r7, #4]
  4003b4:	681b      	ldr	r3, [r3, #0]
  4003b6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ba:	6293      	str	r3, [r2, #40]	; 0x28
  4003bc:	e005      	b.n	4003ca <pll_enable+0x2e>
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003be:	4a05      	ldr	r2, [pc, #20]	; (4003d4 <pll_enable+0x38>)
  4003c0:	687b      	ldr	r3, [r7, #4]
  4003c2:	681b      	ldr	r3, [r3, #0]
  4003c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003c8:	61d3      	str	r3, [r2, #28]
	}
}
  4003ca:	3708      	adds	r7, #8
  4003cc:	46bd      	mov	sp, r7
  4003ce:	bd80      	pop	{r7, pc}
  4003d0:	00401681 	.word	0x00401681
  4003d4:	400e0600 	.word	0x400e0600

004003d8 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003d8:	b580      	push	{r7, lr}
  4003da:	b082      	sub	sp, #8
  4003dc:	af00      	add	r7, sp, #0
  4003de:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e0:	687b      	ldr	r3, [r7, #4]
  4003e2:	2b00      	cmp	r3, #0
  4003e4:	d103      	bne.n	4003ee <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003e6:	4b05      	ldr	r3, [pc, #20]	; (4003fc <pll_is_locked+0x24>)
  4003e8:	4798      	blx	r3
  4003ea:	4603      	mov	r3, r0
  4003ec:	e002      	b.n	4003f4 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4003ee:	4b04      	ldr	r3, [pc, #16]	; (400400 <pll_is_locked+0x28>)
  4003f0:	4798      	blx	r3
  4003f2:	4603      	mov	r3, r0
	}
}
  4003f4:	4618      	mov	r0, r3
  4003f6:	3708      	adds	r7, #8
  4003f8:	46bd      	mov	sp, r7
  4003fa:	bd80      	pop	{r7, pc}
  4003fc:	00401699 	.word	0x00401699
  400400:	004016b5 	.word	0x004016b5

00400404 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400404:	b580      	push	{r7, lr}
  400406:	b082      	sub	sp, #8
  400408:	af00      	add	r7, sp, #0
  40040a:	4603      	mov	r3, r0
  40040c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40040e:	79fb      	ldrb	r3, [r7, #7]
  400410:	3b03      	subs	r3, #3
  400412:	2b04      	cmp	r3, #4
  400414:	d808      	bhi.n	400428 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400416:	79fb      	ldrb	r3, [r7, #7]
  400418:	4618      	mov	r0, r3
  40041a:	4b05      	ldr	r3, [pc, #20]	; (400430 <pll_enable_source+0x2c>)
  40041c:	4798      	blx	r3
		osc_wait_ready(e_src);
  40041e:	79fb      	ldrb	r3, [r7, #7]
  400420:	4618      	mov	r0, r3
  400422:	4b04      	ldr	r3, [pc, #16]	; (400434 <pll_enable_source+0x30>)
  400424:	4798      	blx	r3
		break;
  400426:	e000      	b.n	40042a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400428:	bf00      	nop
	}
}
  40042a:	3708      	adds	r7, #8
  40042c:	46bd      	mov	sp, r7
  40042e:	bd80      	pop	{r7, pc}
  400430:	0040019d 	.word	0x0040019d
  400434:	00400309 	.word	0x00400309

00400438 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400438:	b580      	push	{r7, lr}
  40043a:	b082      	sub	sp, #8
  40043c:	af00      	add	r7, sp, #0
  40043e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400440:	bf00      	nop
  400442:	6878      	ldr	r0, [r7, #4]
  400444:	4b04      	ldr	r3, [pc, #16]	; (400458 <pll_wait_for_lock+0x20>)
  400446:	4798      	blx	r3
  400448:	4603      	mov	r3, r0
  40044a:	2b00      	cmp	r3, #0
  40044c:	d0f9      	beq.n	400442 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40044e:	2300      	movs	r3, #0
}
  400450:	4618      	mov	r0, r3
  400452:	3708      	adds	r7, #8
  400454:	46bd      	mov	sp, r7
  400456:	bd80      	pop	{r7, pc}
  400458:	004003d9 	.word	0x004003d9

0040045c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40045c:	b580      	push	{r7, lr}
  40045e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400460:	2006      	movs	r0, #6
  400462:	4b05      	ldr	r3, [pc, #20]	; (400478 <sysclk_get_main_hz+0x1c>)
  400464:	4798      	blx	r3
  400466:	4602      	mov	r2, r0
  400468:	4613      	mov	r3, r2
  40046a:	009b      	lsls	r3, r3, #2
  40046c:	4413      	add	r3, r2
  40046e:	009a      	lsls	r2, r3, #2
  400470:	4413      	add	r3, r2
  400472:	089b      	lsrs	r3, r3, #2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400474:	4618      	mov	r0, r3
  400476:	bd80      	pop	{r7, pc}
  400478:	00400291 	.word	0x00400291

0040047c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40047c:	b580      	push	{r7, lr}
  40047e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400480:	4b02      	ldr	r3, [pc, #8]	; (40048c <sysclk_get_cpu_hz+0x10>)
  400482:	4798      	blx	r3
  400484:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400486:	4618      	mov	r0, r3
  400488:	bd80      	pop	{r7, pc}
  40048a:	bf00      	nop
  40048c:	0040045d 	.word	0x0040045d

00400490 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400490:	b590      	push	{r4, r7, lr}
  400492:	b083      	sub	sp, #12
  400494:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400496:	4813      	ldr	r0, [pc, #76]	; (4004e4 <sysclk_init+0x54>)
  400498:	4b13      	ldr	r3, [pc, #76]	; (4004e8 <sysclk_init+0x58>)
  40049a:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  40049c:	2006      	movs	r0, #6
  40049e:	4b13      	ldr	r3, [pc, #76]	; (4004ec <sysclk_init+0x5c>)
  4004a0:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004a2:	1d3b      	adds	r3, r7, #4
  4004a4:	4618      	mov	r0, r3
  4004a6:	2106      	movs	r1, #6
  4004a8:	2204      	movs	r2, #4
  4004aa:	2319      	movs	r3, #25
  4004ac:	4c10      	ldr	r4, [pc, #64]	; (4004f0 <sysclk_init+0x60>)
  4004ae:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004b0:	1d3b      	adds	r3, r7, #4
  4004b2:	4618      	mov	r0, r3
  4004b4:	2100      	movs	r1, #0
  4004b6:	4b0f      	ldr	r3, [pc, #60]	; (4004f4 <sysclk_init+0x64>)
  4004b8:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004ba:	2000      	movs	r0, #0
  4004bc:	4b0e      	ldr	r3, [pc, #56]	; (4004f8 <sysclk_init+0x68>)
  4004be:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004c0:	2001      	movs	r0, #1
  4004c2:	4b0e      	ldr	r3, [pc, #56]	; (4004fc <sysclk_init+0x6c>)
  4004c4:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004c6:	2000      	movs	r0, #0
  4004c8:	4b0d      	ldr	r3, [pc, #52]	; (400500 <sysclk_init+0x70>)
  4004ca:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004cc:	4b0d      	ldr	r3, [pc, #52]	; (400504 <sysclk_init+0x74>)
  4004ce:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004d0:	4b0d      	ldr	r3, [pc, #52]	; (400508 <sysclk_init+0x78>)
  4004d2:	4798      	blx	r3
  4004d4:	4603      	mov	r3, r0
  4004d6:	4618      	mov	r0, r3
  4004d8:	4b03      	ldr	r3, [pc, #12]	; (4004e8 <sysclk_init+0x58>)
  4004da:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004dc:	370c      	adds	r7, #12
  4004de:	46bd      	mov	sp, r7
  4004e0:	bd90      	pop	{r4, r7, pc}
  4004e2:	bf00      	nop
  4004e4:	11e1a300 	.word	0x11e1a300
  4004e8:	00402559 	.word	0x00402559
  4004ec:	00400405 	.word	0x00400405
  4004f0:	00400335 	.word	0x00400335
  4004f4:	0040039d 	.word	0x0040039d
  4004f8:	00400439 	.word	0x00400439
  4004fc:	00401415 	.word	0x00401415
  400500:	0040148d 	.word	0x0040148d
  400504:	004023f1 	.word	0x004023f1
  400508:	0040047d 	.word	0x0040047d

0040050c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40050c:	b580      	push	{r7, lr}
  40050e:	b086      	sub	sp, #24
  400510:	af00      	add	r7, sp, #0
  400512:	60f8      	str	r0, [r7, #12]
  400514:	60b9      	str	r1, [r7, #8]
  400516:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400518:	2300      	movs	r3, #0
  40051a:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  40051c:	68fb      	ldr	r3, [r7, #12]
  40051e:	2b00      	cmp	r3, #0
  400520:	d002      	beq.n	400528 <_read+0x1c>
		return -1;
  400522:	f04f 33ff 	mov.w	r3, #4294967295
  400526:	e014      	b.n	400552 <_read+0x46>
	}

	for (; len > 0; --len) {
  400528:	e00f      	b.n	40054a <_read+0x3e>
		ptr_get(stdio_base, ptr);
  40052a:	4b0c      	ldr	r3, [pc, #48]	; (40055c <_read+0x50>)
  40052c:	681b      	ldr	r3, [r3, #0]
  40052e:	4a0c      	ldr	r2, [pc, #48]	; (400560 <_read+0x54>)
  400530:	6812      	ldr	r2, [r2, #0]
  400532:	4610      	mov	r0, r2
  400534:	68b9      	ldr	r1, [r7, #8]
  400536:	4798      	blx	r3
		ptr++;
  400538:	68bb      	ldr	r3, [r7, #8]
  40053a:	3301      	adds	r3, #1
  40053c:	60bb      	str	r3, [r7, #8]
		nChars++;
  40053e:	697b      	ldr	r3, [r7, #20]
  400540:	3301      	adds	r3, #1
  400542:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400544:	687b      	ldr	r3, [r7, #4]
  400546:	3b01      	subs	r3, #1
  400548:	607b      	str	r3, [r7, #4]
  40054a:	687b      	ldr	r3, [r7, #4]
  40054c:	2b00      	cmp	r3, #0
  40054e:	dcec      	bgt.n	40052a <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  400550:	697b      	ldr	r3, [r7, #20]
}
  400552:	4618      	mov	r0, r3
  400554:	3718      	adds	r7, #24
  400556:	46bd      	mov	sp, r7
  400558:	bd80      	pop	{r7, pc}
  40055a:	bf00      	nop
  40055c:	20400a08 	.word	0x20400a08
  400560:	20400a10 	.word	0x20400a10

00400564 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400564:	b580      	push	{r7, lr}
  400566:	b086      	sub	sp, #24
  400568:	af00      	add	r7, sp, #0
  40056a:	60f8      	str	r0, [r7, #12]
  40056c:	60b9      	str	r1, [r7, #8]
  40056e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400570:	2300      	movs	r3, #0
  400572:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  400574:	68fb      	ldr	r3, [r7, #12]
  400576:	2b01      	cmp	r3, #1
  400578:	d008      	beq.n	40058c <_write+0x28>
  40057a:	68fb      	ldr	r3, [r7, #12]
  40057c:	2b02      	cmp	r3, #2
  40057e:	d005      	beq.n	40058c <_write+0x28>
  400580:	68fb      	ldr	r3, [r7, #12]
  400582:	2b03      	cmp	r3, #3
  400584:	d002      	beq.n	40058c <_write+0x28>
		return -1;
  400586:	f04f 33ff 	mov.w	r3, #4294967295
  40058a:	e01a      	b.n	4005c2 <_write+0x5e>
	}

	for (; len != 0; --len) {
  40058c:	e015      	b.n	4005ba <_write+0x56>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40058e:	4b0f      	ldr	r3, [pc, #60]	; (4005cc <_write+0x68>)
  400590:	681a      	ldr	r2, [r3, #0]
  400592:	4b0f      	ldr	r3, [pc, #60]	; (4005d0 <_write+0x6c>)
  400594:	6818      	ldr	r0, [r3, #0]
  400596:	68bb      	ldr	r3, [r7, #8]
  400598:	1c59      	adds	r1, r3, #1
  40059a:	60b9      	str	r1, [r7, #8]
  40059c:	781b      	ldrb	r3, [r3, #0]
  40059e:	4619      	mov	r1, r3
  4005a0:	4790      	blx	r2
  4005a2:	4603      	mov	r3, r0
  4005a4:	2b00      	cmp	r3, #0
  4005a6:	da02      	bge.n	4005ae <_write+0x4a>
			return -1;
  4005a8:	f04f 33ff 	mov.w	r3, #4294967295
  4005ac:	e009      	b.n	4005c2 <_write+0x5e>
		}
		++nChars;
  4005ae:	697b      	ldr	r3, [r7, #20]
  4005b0:	3301      	adds	r3, #1
  4005b2:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4005b4:	687b      	ldr	r3, [r7, #4]
  4005b6:	3b01      	subs	r3, #1
  4005b8:	607b      	str	r3, [r7, #4]
  4005ba:	687b      	ldr	r3, [r7, #4]
  4005bc:	2b00      	cmp	r3, #0
  4005be:	d1e6      	bne.n	40058e <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4005c0:	697b      	ldr	r3, [r7, #20]
}
  4005c2:	4618      	mov	r0, r3
  4005c4:	3718      	adds	r7, #24
  4005c6:	46bd      	mov	sp, r7
  4005c8:	bd80      	pop	{r7, pc}
  4005ca:	bf00      	nop
  4005cc:	20400a0c 	.word	0x20400a0c
  4005d0:	20400a10 	.word	0x20400a10

004005d4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4005d4:	b580      	push	{r7, lr}
  4005d6:	b082      	sub	sp, #8
  4005d8:	af00      	add	r7, sp, #0
  4005da:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4005dc:	6878      	ldr	r0, [r7, #4]
  4005de:	4b02      	ldr	r3, [pc, #8]	; (4005e8 <sysclk_enable_peripheral_clock+0x14>)
  4005e0:	4798      	blx	r3
}
  4005e2:	3708      	adds	r7, #8
  4005e4:	46bd      	mov	sp, r7
  4005e6:	bd80      	pop	{r7, pc}
  4005e8:	004016d1 	.word	0x004016d1

004005ec <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4005ec:	b580      	push	{r7, lr}
  4005ee:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4005f0:	200a      	movs	r0, #10
  4005f2:	4b07      	ldr	r3, [pc, #28]	; (400610 <ioport_init+0x24>)
  4005f4:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4005f6:	200b      	movs	r0, #11
  4005f8:	4b05      	ldr	r3, [pc, #20]	; (400610 <ioport_init+0x24>)
  4005fa:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4005fc:	200c      	movs	r0, #12
  4005fe:	4b04      	ldr	r3, [pc, #16]	; (400610 <ioport_init+0x24>)
  400600:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  400602:	2010      	movs	r0, #16
  400604:	4b02      	ldr	r3, [pc, #8]	; (400610 <ioport_init+0x24>)
  400606:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  400608:	2011      	movs	r0, #17
  40060a:	4b01      	ldr	r3, [pc, #4]	; (400610 <ioport_init+0x24>)
  40060c:	4798      	blx	r3
	arch_ioport_init();
}
  40060e:	bd80      	pop	{r7, pc}
  400610:	004005d5 	.word	0x004005d5

00400614 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  400614:	b480      	push	{r7}
  400616:	b089      	sub	sp, #36	; 0x24
  400618:	af00      	add	r7, sp, #0
  40061a:	6078      	str	r0, [r7, #4]
  40061c:	687b      	ldr	r3, [r7, #4]
  40061e:	61fb      	str	r3, [r7, #28]
  400620:	69fb      	ldr	r3, [r7, #28]
  400622:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400624:	69bb      	ldr	r3, [r7, #24]
  400626:	095a      	lsrs	r2, r3, #5
  400628:	69fb      	ldr	r3, [r7, #28]
  40062a:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40062c:	697b      	ldr	r3, [r7, #20]
  40062e:	f003 031f 	and.w	r3, r3, #31
  400632:	2101      	movs	r1, #1
  400634:	fa01 f303 	lsl.w	r3, r1, r3
  400638:	613a      	str	r2, [r7, #16]
  40063a:	60fb      	str	r3, [r7, #12]
  40063c:	693b      	ldr	r3, [r7, #16]
  40063e:	60bb      	str	r3, [r7, #8]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400640:	68ba      	ldr	r2, [r7, #8]
  400642:	4b05      	ldr	r3, [pc, #20]	; (400658 <ioport_disable_pin+0x44>)
  400644:	4413      	add	r3, r2
  400646:	025b      	lsls	r3, r3, #9
  400648:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40064a:	68fb      	ldr	r3, [r7, #12]
  40064c:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  40064e:	3724      	adds	r7, #36	; 0x24
  400650:	46bd      	mov	sp, r7
  400652:	f85d 7b04 	ldr.w	r7, [sp], #4
  400656:	4770      	bx	lr
  400658:	00200707 	.word	0x00200707

0040065c <ioport_disable_port>:
 * \param port IOPORT port to disable
 * \param mask Pin mask of pins to disable
 */
static inline void ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
  40065c:	b480      	push	{r7}
  40065e:	b087      	sub	sp, #28
  400660:	af00      	add	r7, sp, #0
  400662:	6078      	str	r0, [r7, #4]
  400664:	6039      	str	r1, [r7, #0]
  400666:	687b      	ldr	r3, [r7, #4]
  400668:	617b      	str	r3, [r7, #20]
  40066a:	683b      	ldr	r3, [r7, #0]
  40066c:	613b      	str	r3, [r7, #16]
  40066e:	697b      	ldr	r3, [r7, #20]
  400670:	60fb      	str	r3, [r7, #12]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400672:	68fa      	ldr	r2, [r7, #12]
  400674:	4b05      	ldr	r3, [pc, #20]	; (40068c <ioport_disable_port+0x30>)
  400676:	4413      	add	r3, r2
  400678:	025b      	lsls	r3, r3, #9
  40067a:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40067c:	693b      	ldr	r3, [r7, #16]
  40067e:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_port(port, mask);
}
  400680:	371c      	adds	r7, #28
  400682:	46bd      	mov	sp, r7
  400684:	f85d 7b04 	ldr.w	r7, [sp], #4
  400688:	4770      	bx	lr
  40068a:	bf00      	nop
  40068c:	00200707 	.word	0x00200707

00400690 <ioport_set_port_mode>:
 * \param mode Mode masks to configure for the specified pins (\ref
 * ioport_modes)
 */
static inline void ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
  400690:	b480      	push	{r7}
  400692:	b08b      	sub	sp, #44	; 0x2c
  400694:	af00      	add	r7, sp, #0
  400696:	60f8      	str	r0, [r7, #12]
  400698:	60b9      	str	r1, [r7, #8]
  40069a:	607a      	str	r2, [r7, #4]
  40069c:	68fb      	ldr	r3, [r7, #12]
  40069e:	627b      	str	r3, [r7, #36]	; 0x24
  4006a0:	68bb      	ldr	r3, [r7, #8]
  4006a2:	623b      	str	r3, [r7, #32]
  4006a4:	687b      	ldr	r3, [r7, #4]
  4006a6:	61fb      	str	r3, [r7, #28]
  4006a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4006aa:	61bb      	str	r3, [r7, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4006ac:	69ba      	ldr	r2, [r7, #24]
  4006ae:	4b37      	ldr	r3, [pc, #220]	; (40078c <ioport_set_port_mode+0xfc>)
  4006b0:	4413      	add	r3, r2
  4006b2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  4006b4:	617b      	str	r3, [r7, #20]

	if (mode & IOPORT_MODE_PULLUP) {
  4006b6:	69fb      	ldr	r3, [r7, #28]
  4006b8:	f003 0308 	and.w	r3, r3, #8
  4006bc:	2b00      	cmp	r3, #0
  4006be:	d003      	beq.n	4006c8 <ioport_set_port_mode+0x38>
		base->PIO_PUER = mask;
  4006c0:	697b      	ldr	r3, [r7, #20]
  4006c2:	6a3a      	ldr	r2, [r7, #32]
  4006c4:	665a      	str	r2, [r3, #100]	; 0x64
  4006c6:	e002      	b.n	4006ce <ioport_set_port_mode+0x3e>
	} else {
		base->PIO_PUDR = mask;
  4006c8:	697b      	ldr	r3, [r7, #20]
  4006ca:	6a3a      	ldr	r2, [r7, #32]
  4006cc:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4006ce:	69fb      	ldr	r3, [r7, #28]
  4006d0:	f003 0310 	and.w	r3, r3, #16
  4006d4:	2b00      	cmp	r3, #0
  4006d6:	d004      	beq.n	4006e2 <ioport_set_port_mode+0x52>
		base->PIO_PPDER = mask;
  4006d8:	697b      	ldr	r3, [r7, #20]
  4006da:	6a3a      	ldr	r2, [r7, #32]
  4006dc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4006e0:	e003      	b.n	4006ea <ioport_set_port_mode+0x5a>
	} else {
		base->PIO_PPDDR = mask;
  4006e2:	697b      	ldr	r3, [r7, #20]
  4006e4:	6a3a      	ldr	r2, [r7, #32]
  4006e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4006ea:	69fb      	ldr	r3, [r7, #28]
  4006ec:	f003 0320 	and.w	r3, r3, #32
  4006f0:	2b00      	cmp	r3, #0
  4006f2:	d003      	beq.n	4006fc <ioport_set_port_mode+0x6c>
		base->PIO_MDER = mask;
  4006f4:	697b      	ldr	r3, [r7, #20]
  4006f6:	6a3a      	ldr	r2, [r7, #32]
  4006f8:	651a      	str	r2, [r3, #80]	; 0x50
  4006fa:	e002      	b.n	400702 <ioport_set_port_mode+0x72>
	} else {
		base->PIO_MDDR = mask;
  4006fc:	697b      	ldr	r3, [r7, #20]
  4006fe:	6a3a      	ldr	r2, [r7, #32]
  400700:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400702:	69fb      	ldr	r3, [r7, #28]
  400704:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400708:	2b00      	cmp	r3, #0
  40070a:	d003      	beq.n	400714 <ioport_set_port_mode+0x84>
		base->PIO_IFER = mask;
  40070c:	697b      	ldr	r3, [r7, #20]
  40070e:	6a3a      	ldr	r2, [r7, #32]
  400710:	621a      	str	r2, [r3, #32]
  400712:	e002      	b.n	40071a <ioport_set_port_mode+0x8a>
	} else {
		base->PIO_IFDR = mask;
  400714:	697b      	ldr	r3, [r7, #20]
  400716:	6a3a      	ldr	r2, [r7, #32]
  400718:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  40071a:	69fb      	ldr	r3, [r7, #28]
  40071c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400720:	2b00      	cmp	r3, #0
  400722:	d004      	beq.n	40072e <ioport_set_port_mode+0x9e>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400724:	697b      	ldr	r3, [r7, #20]
  400726:	6a3a      	ldr	r2, [r7, #32]
  400728:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40072c:	e003      	b.n	400736 <ioport_set_port_mode+0xa6>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40072e:	697b      	ldr	r3, [r7, #20]
  400730:	6a3a      	ldr	r2, [r7, #32]
  400732:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400736:	69fb      	ldr	r3, [r7, #28]
  400738:	f003 0301 	and.w	r3, r3, #1
  40073c:	2b00      	cmp	r3, #0
  40073e:	d006      	beq.n	40074e <ioport_set_port_mode+0xbe>
		base->PIO_ABCDSR[0] |= mask;
  400740:	697b      	ldr	r3, [r7, #20]
  400742:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400744:	6a3b      	ldr	r3, [r7, #32]
  400746:	431a      	orrs	r2, r3
  400748:	697b      	ldr	r3, [r7, #20]
  40074a:	671a      	str	r2, [r3, #112]	; 0x70
  40074c:	e006      	b.n	40075c <ioport_set_port_mode+0xcc>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40074e:	697b      	ldr	r3, [r7, #20]
  400750:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400752:	6a3b      	ldr	r3, [r7, #32]
  400754:	43db      	mvns	r3, r3
  400756:	401a      	ands	r2, r3
  400758:	697b      	ldr	r3, [r7, #20]
  40075a:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  40075c:	69fb      	ldr	r3, [r7, #28]
  40075e:	f003 0302 	and.w	r3, r3, #2
  400762:	2b00      	cmp	r3, #0
  400764:	d006      	beq.n	400774 <ioport_set_port_mode+0xe4>
		base->PIO_ABCDSR[1] |= mask;
  400766:	697b      	ldr	r3, [r7, #20]
  400768:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40076a:	6a3b      	ldr	r3, [r7, #32]
  40076c:	431a      	orrs	r2, r3
  40076e:	697b      	ldr	r3, [r7, #20]
  400770:	675a      	str	r2, [r3, #116]	; 0x74
  400772:	e006      	b.n	400782 <ioport_set_port_mode+0xf2>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400774:	697b      	ldr	r3, [r7, #20]
  400776:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400778:	6a3b      	ldr	r3, [r7, #32]
  40077a:	43db      	mvns	r3, r3
  40077c:	401a      	ands	r2, r3
  40077e:	697b      	ldr	r3, [r7, #20]
  400780:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_port_mode(port, mask, mode);
}
  400782:	372c      	adds	r7, #44	; 0x2c
  400784:	46bd      	mov	sp, r7
  400786:	f85d 7b04 	ldr.w	r7, [sp], #4
  40078a:	4770      	bx	lr
  40078c:	00200707 	.word	0x00200707

00400790 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400790:	b480      	push	{r7}
  400792:	b08d      	sub	sp, #52	; 0x34
  400794:	af00      	add	r7, sp, #0
  400796:	6078      	str	r0, [r7, #4]
  400798:	6039      	str	r1, [r7, #0]
  40079a:	687b      	ldr	r3, [r7, #4]
  40079c:	62fb      	str	r3, [r7, #44]	; 0x2c
  40079e:	683b      	ldr	r3, [r7, #0]
  4007a0:	62bb      	str	r3, [r7, #40]	; 0x28
  4007a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007a4:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4007a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4007a8:	095a      	lsrs	r2, r3, #5
  4007aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007ac:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4007ae:	6a3b      	ldr	r3, [r7, #32]
  4007b0:	f003 031f 	and.w	r3, r3, #31
  4007b4:	2101      	movs	r1, #1
  4007b6:	fa01 f303 	lsl.w	r3, r1, r3
  4007ba:	61fa      	str	r2, [r7, #28]
  4007bc:	61bb      	str	r3, [r7, #24]
  4007be:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4007c0:	617b      	str	r3, [r7, #20]
  4007c2:	69fb      	ldr	r3, [r7, #28]
  4007c4:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4007c6:	693a      	ldr	r2, [r7, #16]
  4007c8:	4b37      	ldr	r3, [pc, #220]	; (4008a8 <ioport_set_pin_mode+0x118>)
  4007ca:	4413      	add	r3, r2
  4007cc:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  4007ce:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  4007d0:	697b      	ldr	r3, [r7, #20]
  4007d2:	f003 0308 	and.w	r3, r3, #8
  4007d6:	2b00      	cmp	r3, #0
  4007d8:	d003      	beq.n	4007e2 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  4007da:	68fb      	ldr	r3, [r7, #12]
  4007dc:	69ba      	ldr	r2, [r7, #24]
  4007de:	665a      	str	r2, [r3, #100]	; 0x64
  4007e0:	e002      	b.n	4007e8 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  4007e2:	68fb      	ldr	r3, [r7, #12]
  4007e4:	69ba      	ldr	r2, [r7, #24]
  4007e6:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4007e8:	697b      	ldr	r3, [r7, #20]
  4007ea:	f003 0310 	and.w	r3, r3, #16
  4007ee:	2b00      	cmp	r3, #0
  4007f0:	d004      	beq.n	4007fc <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4007f2:	68fb      	ldr	r3, [r7, #12]
  4007f4:	69ba      	ldr	r2, [r7, #24]
  4007f6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4007fa:	e003      	b.n	400804 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  4007fc:	68fb      	ldr	r3, [r7, #12]
  4007fe:	69ba      	ldr	r2, [r7, #24]
  400800:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400804:	697b      	ldr	r3, [r7, #20]
  400806:	f003 0320 	and.w	r3, r3, #32
  40080a:	2b00      	cmp	r3, #0
  40080c:	d003      	beq.n	400816 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  40080e:	68fb      	ldr	r3, [r7, #12]
  400810:	69ba      	ldr	r2, [r7, #24]
  400812:	651a      	str	r2, [r3, #80]	; 0x50
  400814:	e002      	b.n	40081c <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400816:	68fb      	ldr	r3, [r7, #12]
  400818:	69ba      	ldr	r2, [r7, #24]
  40081a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  40081c:	697b      	ldr	r3, [r7, #20]
  40081e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400822:	2b00      	cmp	r3, #0
  400824:	d003      	beq.n	40082e <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400826:	68fb      	ldr	r3, [r7, #12]
  400828:	69ba      	ldr	r2, [r7, #24]
  40082a:	621a      	str	r2, [r3, #32]
  40082c:	e002      	b.n	400834 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  40082e:	68fb      	ldr	r3, [r7, #12]
  400830:	69ba      	ldr	r2, [r7, #24]
  400832:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400834:	697b      	ldr	r3, [r7, #20]
  400836:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40083a:	2b00      	cmp	r3, #0
  40083c:	d004      	beq.n	400848 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  40083e:	68fb      	ldr	r3, [r7, #12]
  400840:	69ba      	ldr	r2, [r7, #24]
  400842:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400846:	e003      	b.n	400850 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400848:	68fb      	ldr	r3, [r7, #12]
  40084a:	69ba      	ldr	r2, [r7, #24]
  40084c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400850:	697b      	ldr	r3, [r7, #20]
  400852:	f003 0301 	and.w	r3, r3, #1
  400856:	2b00      	cmp	r3, #0
  400858:	d006      	beq.n	400868 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  40085a:	68fb      	ldr	r3, [r7, #12]
  40085c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40085e:	69bb      	ldr	r3, [r7, #24]
  400860:	431a      	orrs	r2, r3
  400862:	68fb      	ldr	r3, [r7, #12]
  400864:	671a      	str	r2, [r3, #112]	; 0x70
  400866:	e006      	b.n	400876 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400868:	68fb      	ldr	r3, [r7, #12]
  40086a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40086c:	69bb      	ldr	r3, [r7, #24]
  40086e:	43db      	mvns	r3, r3
  400870:	401a      	ands	r2, r3
  400872:	68fb      	ldr	r3, [r7, #12]
  400874:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  400876:	697b      	ldr	r3, [r7, #20]
  400878:	f003 0302 	and.w	r3, r3, #2
  40087c:	2b00      	cmp	r3, #0
  40087e:	d006      	beq.n	40088e <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400880:	68fb      	ldr	r3, [r7, #12]
  400882:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400884:	69bb      	ldr	r3, [r7, #24]
  400886:	431a      	orrs	r2, r3
  400888:	68fb      	ldr	r3, [r7, #12]
  40088a:	675a      	str	r2, [r3, #116]	; 0x74
  40088c:	e006      	b.n	40089c <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40088e:	68fb      	ldr	r3, [r7, #12]
  400890:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400892:	69bb      	ldr	r3, [r7, #24]
  400894:	43db      	mvns	r3, r3
  400896:	401a      	ands	r2, r3
  400898:	68fb      	ldr	r3, [r7, #12]
  40089a:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  40089c:	3734      	adds	r7, #52	; 0x34
  40089e:	46bd      	mov	sp, r7
  4008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008a4:	4770      	bx	lr
  4008a6:	bf00      	nop
  4008a8:	00200707 	.word	0x00200707

004008ac <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  4008ac:	b480      	push	{r7}
  4008ae:	b08d      	sub	sp, #52	; 0x34
  4008b0:	af00      	add	r7, sp, #0
  4008b2:	6078      	str	r0, [r7, #4]
  4008b4:	460b      	mov	r3, r1
  4008b6:	70fb      	strb	r3, [r7, #3]
  4008b8:	687b      	ldr	r3, [r7, #4]
  4008ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  4008bc:	78fb      	ldrb	r3, [r7, #3]
  4008be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4008c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008c4:	627b      	str	r3, [r7, #36]	; 0x24
  4008c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4008c8:	623b      	str	r3, [r7, #32]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4008ca:	6a3b      	ldr	r3, [r7, #32]
  4008cc:	095b      	lsrs	r3, r3, #5
  4008ce:	61fb      	str	r3, [r7, #28]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4008d0:	69fa      	ldr	r2, [r7, #28]
  4008d2:	4b17      	ldr	r3, [pc, #92]	; (400930 <ioport_set_pin_dir+0x84>)
  4008d4:	4413      	add	r3, r2
  4008d6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4008d8:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  4008da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008de:	2b01      	cmp	r3, #1
  4008e0:	d109      	bne.n	4008f6 <ioport_set_pin_dir+0x4a>
  4008e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008e4:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4008e6:	697b      	ldr	r3, [r7, #20]
  4008e8:	f003 031f 	and.w	r3, r3, #31
  4008ec:	2201      	movs	r2, #1
  4008ee:	409a      	lsls	r2, r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008f0:	69bb      	ldr	r3, [r7, #24]
  4008f2:	611a      	str	r2, [r3, #16]
  4008f4:	e00c      	b.n	400910 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4008f6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008fa:	2b00      	cmp	r3, #0
  4008fc:	d108      	bne.n	400910 <ioport_set_pin_dir+0x64>
  4008fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400900:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400902:	693b      	ldr	r3, [r7, #16]
  400904:	f003 031f 	and.w	r3, r3, #31
  400908:	2201      	movs	r2, #1
  40090a:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40090c:	69bb      	ldr	r3, [r7, #24]
  40090e:	615a      	str	r2, [r3, #20]
  400910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400912:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400914:	68fb      	ldr	r3, [r7, #12]
  400916:	f003 031f 	and.w	r3, r3, #31
  40091a:	2201      	movs	r2, #1
  40091c:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40091e:	69bb      	ldr	r3, [r7, #24]
  400920:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  400924:	3734      	adds	r7, #52	; 0x34
  400926:	46bd      	mov	sp, r7
  400928:	f85d 7b04 	ldr.w	r7, [sp], #4
  40092c:	4770      	bx	lr
  40092e:	bf00      	nop
  400930:	00200707 	.word	0x00200707

00400934 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400934:	b480      	push	{r7}
  400936:	b08b      	sub	sp, #44	; 0x2c
  400938:	af00      	add	r7, sp, #0
  40093a:	6078      	str	r0, [r7, #4]
  40093c:	460b      	mov	r3, r1
  40093e:	70fb      	strb	r3, [r7, #3]
  400940:	687b      	ldr	r3, [r7, #4]
  400942:	627b      	str	r3, [r7, #36]	; 0x24
  400944:	78fb      	ldrb	r3, [r7, #3]
  400946:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40094a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40094c:	61fb      	str	r3, [r7, #28]
  40094e:	69fb      	ldr	r3, [r7, #28]
  400950:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400952:	69bb      	ldr	r3, [r7, #24]
  400954:	095b      	lsrs	r3, r3, #5
  400956:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400958:	697a      	ldr	r2, [r7, #20]
  40095a:	4b10      	ldr	r3, [pc, #64]	; (40099c <ioport_set_pin_level+0x68>)
  40095c:	4413      	add	r3, r2
  40095e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400960:	613b      	str	r3, [r7, #16]

	if (level) {
  400962:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400966:	2b00      	cmp	r3, #0
  400968:	d009      	beq.n	40097e <ioport_set_pin_level+0x4a>
  40096a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40096c:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40096e:	68fb      	ldr	r3, [r7, #12]
  400970:	f003 031f 	and.w	r3, r3, #31
  400974:	2201      	movs	r2, #1
  400976:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400978:	693b      	ldr	r3, [r7, #16]
  40097a:	631a      	str	r2, [r3, #48]	; 0x30
  40097c:	e008      	b.n	400990 <ioport_set_pin_level+0x5c>
  40097e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400980:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400982:	68bb      	ldr	r3, [r7, #8]
  400984:	f003 031f 	and.w	r3, r3, #31
  400988:	2201      	movs	r2, #1
  40098a:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40098c:	693b      	ldr	r3, [r7, #16]
  40098e:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  400990:	372c      	adds	r7, #44	; 0x2c
  400992:	46bd      	mov	sp, r7
  400994:	f85d 7b04 	ldr.w	r7, [sp], #4
  400998:	4770      	bx	lr
  40099a:	bf00      	nop
  40099c:	00200707 	.word	0x00200707

004009a0 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  4009a0:	b480      	push	{r7}
  4009a2:	b08d      	sub	sp, #52	; 0x34
  4009a4:	af00      	add	r7, sp, #0
  4009a6:	6078      	str	r0, [r7, #4]
  4009a8:	460b      	mov	r3, r1
  4009aa:	70fb      	strb	r3, [r7, #3]
  4009ac:	687b      	ldr	r3, [r7, #4]
  4009ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  4009b0:	78fb      	ldrb	r3, [r7, #3]
  4009b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4009b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4009b8:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4009ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4009bc:	095a      	lsrs	r2, r3, #5
  4009be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4009c0:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4009c2:	6a3b      	ldr	r3, [r7, #32]
  4009c4:	f003 031f 	and.w	r3, r3, #31
  4009c8:	2101      	movs	r1, #1
  4009ca:	fa01 f303 	lsl.w	r3, r1, r3
  4009ce:	61fa      	str	r2, [r7, #28]
  4009d0:	61bb      	str	r3, [r7, #24]
  4009d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4009d6:	75fb      	strb	r3, [r7, #23]
  4009d8:	69fb      	ldr	r3, [r7, #28]
  4009da:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4009dc:	693a      	ldr	r2, [r7, #16]
  4009de:	4b22      	ldr	r3, [pc, #136]	; (400a68 <ioport_set_pin_sense_mode+0xc8>)
  4009e0:	4413      	add	r3, r2
  4009e2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4009e4:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4009e6:	7dfb      	ldrb	r3, [r7, #23]
  4009e8:	3b01      	subs	r3, #1
  4009ea:	2b03      	cmp	r3, #3
  4009ec:	d82e      	bhi.n	400a4c <ioport_set_pin_sense_mode+0xac>
  4009ee:	a201      	add	r2, pc, #4	; (adr r2, 4009f4 <ioport_set_pin_sense_mode+0x54>)
  4009f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4009f4:	00400a29 	.word	0x00400a29
  4009f8:	00400a3b 	.word	0x00400a3b
  4009fc:	00400a05 	.word	0x00400a05
  400a00:	00400a17 	.word	0x00400a17
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  400a04:	68fb      	ldr	r3, [r7, #12]
  400a06:	69ba      	ldr	r2, [r7, #24]
  400a08:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  400a0c:	68fb      	ldr	r3, [r7, #12]
  400a0e:	69ba      	ldr	r2, [r7, #24]
  400a10:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400a14:	e01f      	b.n	400a56 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  400a16:	68fb      	ldr	r3, [r7, #12]
  400a18:	69ba      	ldr	r2, [r7, #24]
  400a1a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  400a1e:	68fb      	ldr	r3, [r7, #12]
  400a20:	69ba      	ldr	r2, [r7, #24]
  400a22:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400a26:	e016      	b.n	400a56 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  400a28:	68fb      	ldr	r3, [r7, #12]
  400a2a:	69ba      	ldr	r2, [r7, #24]
  400a2c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  400a30:	68fb      	ldr	r3, [r7, #12]
  400a32:	69ba      	ldr	r2, [r7, #24]
  400a34:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400a38:	e00d      	b.n	400a56 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400a3a:	68fb      	ldr	r3, [r7, #12]
  400a3c:	69ba      	ldr	r2, [r7, #24]
  400a3e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400a42:	68fb      	ldr	r3, [r7, #12]
  400a44:	69ba      	ldr	r2, [r7, #24]
  400a46:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400a4a:	e004      	b.n	400a56 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400a4c:	68fb      	ldr	r3, [r7, #12]
  400a4e:	69ba      	ldr	r2, [r7, #24]
  400a50:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  400a54:	e003      	b.n	400a5e <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  400a56:	68fb      	ldr	r3, [r7, #12]
  400a58:	69ba      	ldr	r2, [r7, #24]
  400a5a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  400a5e:	3734      	adds	r7, #52	; 0x34
  400a60:	46bd      	mov	sp, r7
  400a62:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a66:	4770      	bx	lr
  400a68:	00200707 	.word	0x00200707

00400a6c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400a6c:	b580      	push	{r7, lr}
  400a6e:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a70:	4b3b      	ldr	r3, [pc, #236]	; (400b60 <board_init+0xf4>)
  400a72:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a76:	605a      	str	r2, [r3, #4]
#endif

	/* Initialize IOPORTs */
	ioport_init();
  400a78:	4b3a      	ldr	r3, [pc, #232]	; (400b64 <board_init+0xf8>)
  400a7a:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  400a7c:	2050      	movs	r0, #80	; 0x50
  400a7e:	2101      	movs	r1, #1
  400a80:	4b39      	ldr	r3, [pc, #228]	; (400b68 <board_init+0xfc>)
  400a82:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  400a84:	2050      	movs	r0, #80	; 0x50
  400a86:	2101      	movs	r1, #1
  400a88:	4b38      	ldr	r3, [pc, #224]	; (400b6c <board_init+0x100>)
  400a8a:	4798      	blx	r3
	
	ioport_set_pin_dir(ECLAVE_PSUPPLY_ONn, IOPORT_DIR_OUTPUT);
  400a8c:	2002      	movs	r0, #2
  400a8e:	2101      	movs	r1, #1
  400a90:	4b35      	ldr	r3, [pc, #212]	; (400b68 <board_init+0xfc>)
  400a92:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_PSUPPLY_ONn, IOPORT_PIN_LEVEL_HIGH);
  400a94:	2002      	movs	r0, #2
  400a96:	2101      	movs	r1, #1
  400a98:	4b34      	ldr	r3, [pc, #208]	; (400b6c <board_init+0x100>)
  400a9a:	4798      	blx	r3

	ioport_set_pin_dir(ECLAVE_LED_OEn, IOPORT_DIR_OUTPUT);
  400a9c:	2001      	movs	r0, #1
  400a9e:	2101      	movs	r1, #1
  400aa0:	4b31      	ldr	r3, [pc, #196]	; (400b68 <board_init+0xfc>)
  400aa2:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_LED_OEn, IOPORT_PIN_LEVEL_HIGH);
  400aa4:	2001      	movs	r0, #1
  400aa6:	2101      	movs	r1, #1
  400aa8:	4b30      	ldr	r3, [pc, #192]	; (400b6c <board_init+0x100>)
  400aaa:	4798      	blx	r3

	ioport_set_pin_dir(ECLAVE_MFP, IOPORT_DIR_OUTPUT);
  400aac:	2000      	movs	r0, #0
  400aae:	2101      	movs	r1, #1
  400ab0:	4b2d      	ldr	r3, [pc, #180]	; (400b68 <board_init+0xfc>)
  400ab2:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_MFP, IOPORT_PIN_LEVEL_LOW);
  400ab4:	2000      	movs	r0, #0
  400ab6:	2100      	movs	r1, #0
  400ab8:	4b2c      	ldr	r3, [pc, #176]	; (400b6c <board_init+0x100>)
  400aba:	4798      	blx	r3

	ioport_set_pin_dir(ECLAVE_SOLENOID, IOPORT_DIR_OUTPUT);
  400abc:	2015      	movs	r0, #21
  400abe:	2101      	movs	r1, #1
  400ac0:	4b29      	ldr	r3, [pc, #164]	; (400b68 <board_init+0xfc>)
  400ac2:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_SOLENOID, IOPORT_PIN_LEVEL_LOW);
  400ac4:	2015      	movs	r0, #21
  400ac6:	2100      	movs	r1, #0
  400ac8:	4b28      	ldr	r3, [pc, #160]	; (400b6c <board_init+0x100>)
  400aca:	4798      	blx	r3

	ioport_set_pin_dir(ECLAVE_DOORSW1, IOPORT_DIR_INPUT);
  400acc:	204d      	movs	r0, #77	; 0x4d
  400ace:	2100      	movs	r1, #0
  400ad0:	4b25      	ldr	r3, [pc, #148]	; (400b68 <board_init+0xfc>)
  400ad2:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_DOORSW2, IOPORT_DIR_INPUT);
  400ad4:	204e      	movs	r0, #78	; 0x4e
  400ad6:	2100      	movs	r1, #0
  400ad8:	4b23      	ldr	r3, [pc, #140]	; (400b68 <board_init+0xfc>)
  400ada:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  400adc:	200b      	movs	r0, #11
  400ade:	2100      	movs	r1, #0
  400ae0:	4b21      	ldr	r3, [pc, #132]	; (400b68 <board_init+0xfc>)
  400ae2:	4798      	blx	r3
  400ae4:	200b      	movs	r0, #11
  400ae6:	2188      	movs	r1, #136	; 0x88
  400ae8:	4b21      	ldr	r3, [pc, #132]	; (400b70 <board_init+0x104>)
  400aea:	4798      	blx	r3
  400aec:	200b      	movs	r0, #11
  400aee:	2102      	movs	r1, #2
  400af0:	4b20      	ldr	r3, [pc, #128]	; (400b74 <board_init+0x108>)
  400af2:	4798      	blx	r3
//jsi 7feb16 following defines are from the DMA-UART example project for the SAM4E
#define PINS_UART0_PORT		IOPORT_PIOA
#define PINS_UART0			(PIO_PA9A_URXD0 | PIO_PA10A_UTXD0)
#define PINS_UART0_FLAGS	IOPORT_MODE_MUX_A

	ioport_set_port_peripheral_mode(PINS_UART0_PORT, PINS_UART0, PINS_UART0_FLAGS); //jsi 6feb16 was USART1
  400af4:	2000      	movs	r0, #0
  400af6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400afa:	2200      	movs	r2, #0
  400afc:	4b1e      	ldr	r3, [pc, #120]	; (400b78 <board_init+0x10c>)
  400afe:	4798      	blx	r3
  400b00:	2000      	movs	r0, #0
  400b02:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400b06:	4b1d      	ldr	r3, [pc, #116]	; (400b7c <board_init+0x110>)
  400b08:	4798      	blx	r3

#endif

#define CONF_BOARD_TWIHS0 //jsi 7feb16
#ifdef CONF_BOARD_TWIHS0
	ioport_set_pin_peripheral_mode(TWIHS0_DATA_GPIO, TWIHS0_DATA_FLAGS);
  400b0a:	2003      	movs	r0, #3
  400b0c:	2100      	movs	r1, #0
  400b0e:	4b18      	ldr	r3, [pc, #96]	; (400b70 <board_init+0x104>)
  400b10:	4798      	blx	r3
  400b12:	2003      	movs	r0, #3
  400b14:	4b1a      	ldr	r3, [pc, #104]	; (400b80 <board_init+0x114>)
  400b16:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(TWIHS0_CLK_GPIO, TWIHS0_CLK_FLAGS);
  400b18:	2004      	movs	r0, #4
  400b1a:	2100      	movs	r1, #0
  400b1c:	4b14      	ldr	r3, [pc, #80]	; (400b70 <board_init+0x104>)
  400b1e:	4798      	blx	r3
  400b20:	2004      	movs	r0, #4
  400b22:	4b17      	ldr	r3, [pc, #92]	; (400b80 <board_init+0x114>)
  400b24:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(QSPI_QIO3_GPIO, QSPI_QIO3_FLAGS);
#endif

#ifdef CONF_BOARD_PWM_LED0
	/* Configure PWM LED0 pin */
	ioport_set_pin_peripheral_mode(PIN_PWM_LED0_GPIO, PIN_PWM_LED0_FLAGS);
  400b26:	200b      	movs	r0, #11
  400b28:	2101      	movs	r1, #1
  400b2a:	4b11      	ldr	r3, [pc, #68]	; (400b70 <board_init+0x104>)
  400b2c:	4798      	blx	r3
  400b2e:	200b      	movs	r0, #11
  400b30:	4b13      	ldr	r3, [pc, #76]	; (400b80 <board_init+0x114>)
  400b32:	4798      	blx	r3
#endif


#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	ioport_set_pin_peripheral_mode(USART0_RXD_GPIO, USART0_RXD_FLAGS);
  400b34:	2020      	movs	r0, #32
  400b36:	2102      	movs	r1, #2
  400b38:	4b0d      	ldr	r3, [pc, #52]	; (400b70 <board_init+0x104>)
  400b3a:	4798      	blx	r3
  400b3c:	2020      	movs	r0, #32
  400b3e:	4b10      	ldr	r3, [pc, #64]	; (400b80 <board_init+0x114>)
  400b40:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	ioport_set_pin_peripheral_mode(USART0_TXD_GPIO, USART0_TXD_FLAGS);
  400b42:	2021      	movs	r0, #33	; 0x21
  400b44:	2102      	movs	r1, #2
  400b46:	4b0a      	ldr	r3, [pc, #40]	; (400b70 <board_init+0x104>)
  400b48:	4798      	blx	r3
  400b4a:	2021      	movs	r0, #33	; 0x21
  400b4c:	4b0c      	ldr	r3, [pc, #48]	; (400b80 <board_init+0x114>)
  400b4e:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(PIN_USART0_CTS_IDX,PIN_USART0_CTS_FLAGS);
#endif

#ifdef CONF_BOARD_USART_RTS
	/* Configure USART RTS pin */
	ioport_set_pin_peripheral_mode(PIN_USART0_RTS_IDX, PIN_USART0_RTS_FLAGS);
  400b50:	2023      	movs	r0, #35	; 0x23
  400b52:	2102      	movs	r1, #2
  400b54:	4b06      	ldr	r3, [pc, #24]	; (400b70 <board_init+0x104>)
  400b56:	4798      	blx	r3
  400b58:	2023      	movs	r0, #35	; 0x23
  400b5a:	4b09      	ldr	r3, [pc, #36]	; (400b80 <board_init+0x114>)
  400b5c:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_CONFIG_MPU_AT_INIT
	_setup_memory_region();
#endif
}
  400b5e:	bd80      	pop	{r7, pc}
  400b60:	400e1850 	.word	0x400e1850
  400b64:	004005ed 	.word	0x004005ed
  400b68:	004008ad 	.word	0x004008ad
  400b6c:	00400935 	.word	0x00400935
  400b70:	00400791 	.word	0x00400791
  400b74:	004009a1 	.word	0x004009a1
  400b78:	00400691 	.word	0x00400691
  400b7c:	0040065d 	.word	0x0040065d
  400b80:	00400615 	.word	0x00400615

00400b84 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  400b84:	b480      	push	{r7}
  400b86:	b083      	sub	sp, #12
  400b88:	af00      	add	r7, sp, #0
  400b8a:	4603      	mov	r3, r0
  400b8c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400b8e:	4908      	ldr	r1, [pc, #32]	; (400bb0 <NVIC_EnableIRQ+0x2c>)
  400b90:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400b94:	095b      	lsrs	r3, r3, #5
  400b96:	79fa      	ldrb	r2, [r7, #7]
  400b98:	f002 021f 	and.w	r2, r2, #31
  400b9c:	2001      	movs	r0, #1
  400b9e:	fa00 f202 	lsl.w	r2, r0, r2
  400ba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  400ba6:	370c      	adds	r7, #12
  400ba8:	46bd      	mov	sp, r7
  400baa:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bae:	4770      	bx	lr
  400bb0:	e000e100 	.word	0xe000e100

00400bb4 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  400bb4:	b480      	push	{r7}
  400bb6:	b083      	sub	sp, #12
  400bb8:	af00      	add	r7, sp, #0
  400bba:	4603      	mov	r3, r0
  400bbc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400bbe:	4909      	ldr	r1, [pc, #36]	; (400be4 <NVIC_ClearPendingIRQ+0x30>)
  400bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400bc4:	095b      	lsrs	r3, r3, #5
  400bc6:	79fa      	ldrb	r2, [r7, #7]
  400bc8:	f002 021f 	and.w	r2, r2, #31
  400bcc:	2001      	movs	r0, #1
  400bce:	fa00 f202 	lsl.w	r2, r0, r2
  400bd2:	3360      	adds	r3, #96	; 0x60
  400bd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  400bd8:	370c      	adds	r7, #12
  400bda:	46bd      	mov	sp, r7
  400bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400be0:	4770      	bx	lr
  400be2:	bf00      	nop
  400be4:	e000e100 	.word	0xe000e100

00400be8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  400be8:	b480      	push	{r7}
  400bea:	b083      	sub	sp, #12
  400bec:	af00      	add	r7, sp, #0
  400bee:	4603      	mov	r3, r0
  400bf0:	6039      	str	r1, [r7, #0]
  400bf2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  400bf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400bf8:	2b00      	cmp	r3, #0
  400bfa:	da0b      	bge.n	400c14 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400bfc:	490d      	ldr	r1, [pc, #52]	; (400c34 <NVIC_SetPriority+0x4c>)
  400bfe:	79fb      	ldrb	r3, [r7, #7]
  400c00:	f003 030f 	and.w	r3, r3, #15
  400c04:	3b04      	subs	r3, #4
  400c06:	683a      	ldr	r2, [r7, #0]
  400c08:	b2d2      	uxtb	r2, r2
  400c0a:	0152      	lsls	r2, r2, #5
  400c0c:	b2d2      	uxtb	r2, r2
  400c0e:	440b      	add	r3, r1
  400c10:	761a      	strb	r2, [r3, #24]
  400c12:	e009      	b.n	400c28 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400c14:	4908      	ldr	r1, [pc, #32]	; (400c38 <NVIC_SetPriority+0x50>)
  400c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400c1a:	683a      	ldr	r2, [r7, #0]
  400c1c:	b2d2      	uxtb	r2, r2
  400c1e:	0152      	lsls	r2, r2, #5
  400c20:	b2d2      	uxtb	r2, r2
  400c22:	440b      	add	r3, r1
  400c24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  400c28:	370c      	adds	r7, #12
  400c2a:	46bd      	mov	sp, r7
  400c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c30:	4770      	bx	lr
  400c32:	bf00      	nop
  400c34:	e000ed00 	.word	0xe000ed00
  400c38:	e000e100 	.word	0xe000e100

00400c3c <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  400c3c:	b480      	push	{r7}
  400c3e:	b083      	sub	sp, #12
  400c40:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400c42:	f3ef 8310 	mrs	r3, PRIMASK
  400c46:	603b      	str	r3, [r7, #0]
  return(result);
  400c48:	683b      	ldr	r3, [r7, #0]
	irqflags_t flags = cpu_irq_is_enabled();
  400c4a:	2b00      	cmp	r3, #0
  400c4c:	bf0c      	ite	eq
  400c4e:	2301      	moveq	r3, #1
  400c50:	2300      	movne	r3, #0
  400c52:	b2db      	uxtb	r3, r3
  400c54:	607b      	str	r3, [r7, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400c56:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400c58:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400c5c:	4b04      	ldr	r3, [pc, #16]	; (400c70 <cpu_irq_save+0x34>)
  400c5e:	2200      	movs	r2, #0
  400c60:	701a      	strb	r2, [r3, #0]
	return flags;
  400c62:	687b      	ldr	r3, [r7, #4]
}
  400c64:	4618      	mov	r0, r3
  400c66:	370c      	adds	r7, #12
  400c68:	46bd      	mov	sp, r7
  400c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c6e:	4770      	bx	lr
  400c70:	20400000 	.word	0x20400000

00400c74 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  400c74:	b480      	push	{r7}
  400c76:	b083      	sub	sp, #12
  400c78:	af00      	add	r7, sp, #0
  400c7a:	6078      	str	r0, [r7, #4]
	return (flags);
  400c7c:	687b      	ldr	r3, [r7, #4]
  400c7e:	2b00      	cmp	r3, #0
  400c80:	bf14      	ite	ne
  400c82:	2301      	movne	r3, #1
  400c84:	2300      	moveq	r3, #0
  400c86:	b2db      	uxtb	r3, r3
}
  400c88:	4618      	mov	r0, r3
  400c8a:	370c      	adds	r7, #12
  400c8c:	46bd      	mov	sp, r7
  400c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c92:	4770      	bx	lr

00400c94 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  400c94:	b580      	push	{r7, lr}
  400c96:	b082      	sub	sp, #8
  400c98:	af00      	add	r7, sp, #0
  400c9a:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  400c9c:	6878      	ldr	r0, [r7, #4]
  400c9e:	4b07      	ldr	r3, [pc, #28]	; (400cbc <cpu_irq_restore+0x28>)
  400ca0:	4798      	blx	r3
  400ca2:	4603      	mov	r3, r0
  400ca4:	2b00      	cmp	r3, #0
  400ca6:	d005      	beq.n	400cb4 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  400ca8:	4b05      	ldr	r3, [pc, #20]	; (400cc0 <cpu_irq_restore+0x2c>)
  400caa:	2201      	movs	r2, #1
  400cac:	701a      	strb	r2, [r3, #0]
  400cae:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400cb2:	b662      	cpsie	i
}
  400cb4:	3708      	adds	r7, #8
  400cb6:	46bd      	mov	sp, r7
  400cb8:	bd80      	pop	{r7, pc}
  400cba:	bf00      	nop
  400cbc:	00400c75 	.word	0x00400c75
  400cc0:	20400000 	.word	0x20400000

00400cc4 <afec_ch_sanity_check>:
 * \param channel  AFEC channel number.
 *
 */
static inline void afec_ch_sanity_check(Afec *const afec,
		const enum afec_channel_num channel)
{
  400cc4:	b480      	push	{r7}
  400cc6:	b083      	sub	sp, #12
  400cc8:	af00      	add	r7, sp, #0
  400cca:	6078      	str	r0, [r7, #4]
  400ccc:	460b      	mov	r3, r1
  400cce:	807b      	strh	r3, [r7, #2]
	#endif
	} else if (afec == AFEC1) {
		Assert(channel < NB_CH_AFE1);
	}
	UNUSED(channel);
}
  400cd0:	370c      	adds	r7, #12
  400cd2:	46bd      	mov	sp, r7
  400cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cd8:	4770      	bx	lr
  400cda:	bf00      	nop

00400cdc <afec_get_interrupt_status>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
  400cdc:	b480      	push	{r7}
  400cde:	b083      	sub	sp, #12
  400ce0:	af00      	add	r7, sp, #0
  400ce2:	6078      	str	r0, [r7, #4]
	return afec->AFEC_ISR;
  400ce4:	687b      	ldr	r3, [r7, #4]
  400ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  400ce8:	4618      	mov	r0, r3
  400cea:	370c      	adds	r7, #12
  400cec:	46bd      	mov	sp, r7
  400cee:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cf2:	4770      	bx	lr

00400cf4 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
  400cf4:	b580      	push	{r7, lr}
  400cf6:	b084      	sub	sp, #16
  400cf8:	af00      	add	r7, sp, #0
  400cfa:	4603      	mov	r3, r0
  400cfc:	71fb      	strb	r3, [r7, #7]
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400cfe:	79fb      	ldrb	r3, [r7, #7]
  400d00:	4a0a      	ldr	r2, [pc, #40]	; (400d2c <sleepmgr_lock_mode+0x38>)
  400d02:	5cd3      	ldrb	r3, [r2, r3]
  400d04:	2bff      	cmp	r3, #255	; 0xff
  400d06:	d100      	bne.n	400d0a <sleepmgr_lock_mode+0x16>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
  400d08:	e7fe      	b.n	400d08 <sleepmgr_lock_mode+0x14>
	}

	// Enter a critical section
	flags = cpu_irq_save();
  400d0a:	4b09      	ldr	r3, [pc, #36]	; (400d30 <sleepmgr_lock_mode+0x3c>)
  400d0c:	4798      	blx	r3
  400d0e:	60f8      	str	r0, [r7, #12]

	++sleepmgr_locks[mode];
  400d10:	79fb      	ldrb	r3, [r7, #7]
  400d12:	4a06      	ldr	r2, [pc, #24]	; (400d2c <sleepmgr_lock_mode+0x38>)
  400d14:	5cd2      	ldrb	r2, [r2, r3]
  400d16:	3201      	adds	r2, #1
  400d18:	b2d1      	uxtb	r1, r2
  400d1a:	4a04      	ldr	r2, [pc, #16]	; (400d2c <sleepmgr_lock_mode+0x38>)
  400d1c:	54d1      	strb	r1, [r2, r3]

	// Leave the critical section
	cpu_irq_restore(flags);
  400d1e:	68f8      	ldr	r0, [r7, #12]
  400d20:	4b04      	ldr	r3, [pc, #16]	; (400d34 <sleepmgr_lock_mode+0x40>)
  400d22:	4798      	blx	r3
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  400d24:	3710      	adds	r7, #16
  400d26:	46bd      	mov	sp, r7
  400d28:	bd80      	pop	{r7, pc}
  400d2a:	bf00      	nop
  400d2c:	20400a00 	.word	0x20400a00
  400d30:	00400c3d 	.word	0x00400c3d
  400d34:	00400c95 	.word	0x00400c95

00400d38 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400d38:	b480      	push	{r7}
  400d3a:	b083      	sub	sp, #12
  400d3c:	af00      	add	r7, sp, #0
  400d3e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400d40:	687b      	ldr	r3, [r7, #4]
  400d42:	2b07      	cmp	r3, #7
  400d44:	d825      	bhi.n	400d92 <osc_get_rate+0x5a>
  400d46:	a201      	add	r2, pc, #4	; (adr r2, 400d4c <osc_get_rate+0x14>)
  400d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400d4c:	00400d6d 	.word	0x00400d6d
  400d50:	00400d73 	.word	0x00400d73
  400d54:	00400d79 	.word	0x00400d79
  400d58:	00400d7f 	.word	0x00400d7f
  400d5c:	00400d83 	.word	0x00400d83
  400d60:	00400d87 	.word	0x00400d87
  400d64:	00400d8b 	.word	0x00400d8b
  400d68:	00400d8f 	.word	0x00400d8f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400d6c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400d70:	e010      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400d72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d76:	e00d      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400d78:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d7c:	e00a      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400d7e:	4b08      	ldr	r3, [pc, #32]	; (400da0 <osc_get_rate+0x68>)
  400d80:	e008      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400d82:	4b08      	ldr	r3, [pc, #32]	; (400da4 <osc_get_rate+0x6c>)
  400d84:	e006      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400d86:	4b08      	ldr	r3, [pc, #32]	; (400da8 <osc_get_rate+0x70>)
  400d88:	e004      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400d8a:	4b08      	ldr	r3, [pc, #32]	; (400dac <osc_get_rate+0x74>)
  400d8c:	e002      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400d8e:	4b06      	ldr	r3, [pc, #24]	; (400da8 <osc_get_rate+0x70>)
  400d90:	e000      	b.n	400d94 <osc_get_rate+0x5c>
	}

	return 0;
  400d92:	2300      	movs	r3, #0
}
  400d94:	4618      	mov	r0, r3
  400d96:	370c      	adds	r7, #12
  400d98:	46bd      	mov	sp, r7
  400d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d9e:	4770      	bx	lr
  400da0:	003d0900 	.word	0x003d0900
  400da4:	007a1200 	.word	0x007a1200
  400da8:	00b71b00 	.word	0x00b71b00
  400dac:	00f42400 	.word	0x00f42400

00400db0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400db0:	b580      	push	{r7, lr}
  400db2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400db4:	2006      	movs	r0, #6
  400db6:	4b05      	ldr	r3, [pc, #20]	; (400dcc <sysclk_get_main_hz+0x1c>)
  400db8:	4798      	blx	r3
  400dba:	4602      	mov	r2, r0
  400dbc:	4613      	mov	r3, r2
  400dbe:	009b      	lsls	r3, r3, #2
  400dc0:	4413      	add	r3, r2
  400dc2:	009a      	lsls	r2, r3, #2
  400dc4:	4413      	add	r3, r2
  400dc6:	089b      	lsrs	r3, r3, #2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400dc8:	4618      	mov	r0, r3
  400dca:	bd80      	pop	{r7, pc}
  400dcc:	00400d39 	.word	0x00400d39

00400dd0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400dd0:	b580      	push	{r7, lr}
  400dd2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400dd4:	4b02      	ldr	r3, [pc, #8]	; (400de0 <sysclk_get_cpu_hz+0x10>)
  400dd6:	4798      	blx	r3
  400dd8:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400dda:	4618      	mov	r0, r3
  400ddc:	bd80      	pop	{r7, pc}
  400dde:	bf00      	nop
  400de0:	00400db1 	.word	0x00400db1

00400de4 <afec_find_inst_num>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC instance number
 */
static uint32_t afec_find_inst_num(Afec *const afec)
{
  400de4:	b480      	push	{r7}
  400de6:	b083      	sub	sp, #12
  400de8:	af00      	add	r7, sp, #0
  400dea:	6078      	str	r0, [r7, #4]
#if defined(AFEC1)
	if (afec == AFEC1) {
  400dec:	687b      	ldr	r3, [r7, #4]
  400dee:	4a09      	ldr	r2, [pc, #36]	; (400e14 <afec_find_inst_num+0x30>)
  400df0:	4293      	cmp	r3, r2
  400df2:	d101      	bne.n	400df8 <afec_find_inst_num+0x14>
		return 1;
  400df4:	2301      	movs	r3, #1
  400df6:	e006      	b.n	400e06 <afec_find_inst_num+0x22>
	}
#endif
#if defined(AFEC0)
	if (afec == AFEC0) {
  400df8:	687b      	ldr	r3, [r7, #4]
  400dfa:	4a07      	ldr	r2, [pc, #28]	; (400e18 <afec_find_inst_num+0x34>)
  400dfc:	4293      	cmp	r3, r2
  400dfe:	d101      	bne.n	400e04 <afec_find_inst_num+0x20>
		return 0;
  400e00:	2300      	movs	r3, #0
  400e02:	e000      	b.n	400e06 <afec_find_inst_num+0x22>
	}
#endif
	return 0;
  400e04:	2300      	movs	r3, #0
}
  400e06:	4618      	mov	r0, r3
  400e08:	370c      	adds	r7, #12
  400e0a:	46bd      	mov	sp, r7
  400e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e10:	4770      	bx	lr
  400e12:	bf00      	nop
  400e14:	40064000 	.word	0x40064000
  400e18:	4003c000 	.word	0x4003c000

00400e1c <afec_find_pid>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC Peripheral ID
 */
static uint32_t afec_find_pid(Afec *const afec)
{
  400e1c:	b480      	push	{r7}
  400e1e:	b083      	sub	sp, #12
  400e20:	af00      	add	r7, sp, #0
  400e22:	6078      	str	r0, [r7, #4]
#if defined(ID_AFEC1)
	if (afec == AFEC1) {
  400e24:	687b      	ldr	r3, [r7, #4]
  400e26:	4a09      	ldr	r2, [pc, #36]	; (400e4c <afec_find_pid+0x30>)
  400e28:	4293      	cmp	r3, r2
  400e2a:	d101      	bne.n	400e30 <afec_find_pid+0x14>
		return ID_AFEC1;
  400e2c:	2328      	movs	r3, #40	; 0x28
  400e2e:	e006      	b.n	400e3e <afec_find_pid+0x22>
	}
#endif
#if defined(ID_AFEC0)
	if (afec == AFEC0) {
  400e30:	687b      	ldr	r3, [r7, #4]
  400e32:	4a07      	ldr	r2, [pc, #28]	; (400e50 <afec_find_pid+0x34>)
  400e34:	4293      	cmp	r3, r2
  400e36:	d101      	bne.n	400e3c <afec_find_pid+0x20>
		return ID_AFEC0;
  400e38:	231d      	movs	r3, #29
  400e3a:	e000      	b.n	400e3e <afec_find_pid+0x22>
	}
#endif
	return ID_AFEC0;
  400e3c:	231d      	movs	r3, #29
}
  400e3e:	4618      	mov	r0, r3
  400e40:	370c      	adds	r7, #12
  400e42:	46bd      	mov	sp, r7
  400e44:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e48:	4770      	bx	lr
  400e4a:	bf00      	nop
  400e4c:	40064000 	.word	0x40064000
  400e50:	4003c000 	.word	0x4003c000

00400e54 <afec_set_config>:
 *
 * \param afec  Base address of the AFEC
 * \param config   Configuration for the AFEC
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
  400e54:	b480      	push	{r7}
  400e56:	b085      	sub	sp, #20
  400e58:	af00      	add	r7, sp, #0
  400e5a:	6078      	str	r0, [r7, #4]
  400e5c:	6039      	str	r1, [r7, #0]
	uint32_t reg = 0;
  400e5e:	2300      	movs	r3, #0
  400e60:	60fb      	str	r3, [r7, #12]

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400e62:	683b      	ldr	r3, [r7, #0]
  400e64:	7cdb      	ldrb	r3, [r3, #19]
  400e66:	2b00      	cmp	r3, #0
  400e68:	d002      	beq.n	400e70 <afec_set_config+0x1c>
  400e6a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  400e6e:	e000      	b.n	400e72 <afec_set_config+0x1e>
  400e70:	2200      	movs	r2, #0
		#if (SAMV71 || SAMV70 || SAME70 || SAMS70)
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400e72:	683b      	ldr	r3, [r7, #0]
  400e74:	6859      	ldr	r1, [r3, #4]
  400e76:	683b      	ldr	r3, [r7, #0]
  400e78:	689b      	ldr	r3, [r3, #8]
  400e7a:	fbb1 f3f3 	udiv	r3, r1, r3
  400e7e:	3b01      	subs	r3, #1
  400e80:	021b      	lsls	r3, r3, #8
  400e82:	b29b      	uxth	r3, r3
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400e84:	431a      	orrs	r2, r3
		#else
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
  400e86:	683b      	ldr	r3, [r7, #0]
  400e88:	7c1b      	ldrb	r3, [r3, #16]
  400e8a:	061b      	lsls	r3, r3, #24
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
		#if (SAMV71 || SAMV70 || SAME70 || SAMS70)
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
			AFEC_MR_ONE |
  400e8c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  400e90:	431a      	orrs	r2, r3
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
  400e92:	683b      	ldr	r3, [r7, #0]
  400e94:	7c5b      	ldrb	r3, [r3, #17]
  400e96:	071b      	lsls	r3, r3, #28
		#else
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
  400e98:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
  400e9c:	431a      	orrs	r2, r3
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);
  400e9e:	683b      	ldr	r3, [r7, #0]
  400ea0:	68db      	ldr	r3, [r3, #12]
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
  400ea2:	4313      	orrs	r3, r2
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400ea4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  400ea8:	60fb      	str	r3, [r7, #12]
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;
  400eaa:	687b      	ldr	r3, [r7, #4]
  400eac:	68fa      	ldr	r2, [r7, #12]
  400eae:	605a      	str	r2, [r3, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400eb0:	683b      	ldr	r3, [r7, #0]
  400eb2:	7d1b      	ldrb	r3, [r3, #20]
  400eb4:	2b00      	cmp	r3, #0
  400eb6:	d002      	beq.n	400ebe <afec_set_config+0x6a>
  400eb8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400ebc:	e000      	b.n	400ec0 <afec_set_config+0x6c>
  400ebe:	2200      	movs	r2, #0
			(config->resolution) |
  400ec0:	683b      	ldr	r3, [r7, #0]
  400ec2:	681b      	ldr	r3, [r3, #0]
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400ec4:	431a      	orrs	r2, r3
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  400ec6:	683b      	ldr	r3, [r7, #0]
  400ec8:	7d5b      	ldrb	r3, [r3, #21]
  400eca:	2b00      	cmp	r3, #0
  400ecc:	d002      	beq.n	400ed4 <afec_set_config+0x80>
  400ece:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  400ed2:	e000      	b.n	400ed6 <afec_set_config+0x82>
  400ed4:	2300      	movs	r3, #0
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
			(config->resolution) |
  400ed6:	431a      	orrs	r2, r3
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400ed8:	687b      	ldr	r3, [r7, #4]
  400eda:	609a      	str	r2, [r3, #8]
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400edc:	683b      	ldr	r3, [r7, #0]
  400ede:	7d9b      	ldrb	r3, [r3, #22]
  400ee0:	021b      	lsls	r3, r3, #8
  400ee2:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400ee6:	f043 020c 	orr.w	r2, r3, #12
  400eea:	687b      	ldr	r3, [r7, #4]
  400eec:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  #else
    afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl);
  #endif
}
  400ef0:	3714      	adds	r7, #20
  400ef2:	46bd      	mov	sp, r7
  400ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ef8:	4770      	bx	lr
  400efa:	bf00      	nop

00400efc <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  400efc:	b580      	push	{r7, lr}
  400efe:	b086      	sub	sp, #24
  400f00:	af00      	add	r7, sp, #0
  400f02:	60f8      	str	r0, [r7, #12]
  400f04:	460b      	mov	r3, r1
  400f06:	607a      	str	r2, [r7, #4]
  400f08:	817b      	strh	r3, [r7, #10]
	afec_ch_sanity_check(afec, channel);
  400f0a:	897b      	ldrh	r3, [r7, #10]
  400f0c:	68f8      	ldr	r0, [r7, #12]
  400f0e:	4619      	mov	r1, r3
  400f10:	4b1d      	ldr	r3, [pc, #116]	; (400f88 <afec_ch_set_config+0x8c>)
  400f12:	4798      	blx	r3
	uint32_t reg = 0;
  400f14:	2300      	movs	r3, #0
  400f16:	617b      	str	r3, [r7, #20]

	reg = afec->AFEC_DIFFR;
  400f18:	68fb      	ldr	r3, [r7, #12]
  400f1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  400f1c:	617b      	str	r3, [r7, #20]
	reg &= ~(0x1u << channel);
  400f1e:	897b      	ldrh	r3, [r7, #10]
  400f20:	2201      	movs	r2, #1
  400f22:	fa02 f303 	lsl.w	r3, r2, r3
  400f26:	43db      	mvns	r3, r3
  400f28:	697a      	ldr	r2, [r7, #20]
  400f2a:	4013      	ands	r3, r2
  400f2c:	617b      	str	r3, [r7, #20]
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400f2e:	687b      	ldr	r3, [r7, #4]
  400f30:	781b      	ldrb	r3, [r3, #0]
  400f32:	2b00      	cmp	r3, #0
  400f34:	d004      	beq.n	400f40 <afec_ch_set_config+0x44>
  400f36:	897b      	ldrh	r3, [r7, #10]
  400f38:	2201      	movs	r2, #1
  400f3a:	fa02 f303 	lsl.w	r3, r2, r3
  400f3e:	e000      	b.n	400f42 <afec_ch_set_config+0x46>
  400f40:	2300      	movs	r3, #0
  400f42:	697a      	ldr	r2, [r7, #20]
  400f44:	4313      	orrs	r3, r2
  400f46:	617b      	str	r3, [r7, #20]
	afec->AFEC_DIFFR = reg;
  400f48:	68fb      	ldr	r3, [r7, #12]
  400f4a:	697a      	ldr	r2, [r7, #20]
  400f4c:	661a      	str	r2, [r3, #96]	; 0x60

	reg = afec->AFEC_CGR;
  400f4e:	68fb      	ldr	r3, [r7, #12]
  400f50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  400f52:	617b      	str	r3, [r7, #20]
	reg &= ~(0x03u << (2 * channel));
  400f54:	897b      	ldrh	r3, [r7, #10]
  400f56:	005b      	lsls	r3, r3, #1
  400f58:	2203      	movs	r2, #3
  400f5a:	fa02 f303 	lsl.w	r3, r2, r3
  400f5e:	43db      	mvns	r3, r3
  400f60:	697a      	ldr	r2, [r7, #20]
  400f62:	4013      	ands	r3, r2
  400f64:	617b      	str	r3, [r7, #20]
	reg |= (config->gain) << (2 * channel);
  400f66:	687b      	ldr	r3, [r7, #4]
  400f68:	785b      	ldrb	r3, [r3, #1]
  400f6a:	461a      	mov	r2, r3
  400f6c:	897b      	ldrh	r3, [r7, #10]
  400f6e:	005b      	lsls	r3, r3, #1
  400f70:	fa02 f303 	lsl.w	r3, r2, r3
  400f74:	461a      	mov	r2, r3
  400f76:	697b      	ldr	r3, [r7, #20]
  400f78:	4313      	orrs	r3, r2
  400f7a:	617b      	str	r3, [r7, #20]
	afec->AFEC_CGR = reg;
  400f7c:	68fb      	ldr	r3, [r7, #12]
  400f7e:	697a      	ldr	r2, [r7, #20]
  400f80:	655a      	str	r2, [r3, #84]	; 0x54
}
  400f82:	3718      	adds	r7, #24
  400f84:	46bd      	mov	sp, r7
  400f86:	bd80      	pop	{r7, pc}
  400f88:	00400cc5 	.word	0x00400cc5

00400f8c <afec_get_config_defaults>:
 * - AFE Bias Current Control value is 1
 *
 * \param cfg Pointer to configuration structure to be initiated.
 */
void afec_get_config_defaults(struct afec_config *const cfg)
{
  400f8c:	b580      	push	{r7, lr}
  400f8e:	b082      	sub	sp, #8
  400f90:	af00      	add	r7, sp, #0
  400f92:	6078      	str	r0, [r7, #4]
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  400f94:	687b      	ldr	r3, [r7, #4]
  400f96:	2200      	movs	r2, #0
  400f98:	601a      	str	r2, [r3, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400f9a:	4b12      	ldr	r3, [pc, #72]	; (400fe4 <afec_get_config_defaults+0x58>)
  400f9c:	4798      	blx	r3
  400f9e:	4602      	mov	r2, r0
  400fa0:	687b      	ldr	r3, [r7, #4]
  400fa2:	605a      	str	r2, [r3, #4]
		cfg->afec_clock = 6000000UL;
  400fa4:	687b      	ldr	r3, [r7, #4]
  400fa6:	4a10      	ldr	r2, [pc, #64]	; (400fe8 <afec_get_config_defaults+0x5c>)
  400fa8:	609a      	str	r2, [r3, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400faa:	687b      	ldr	r3, [r7, #4]
  400fac:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400fb0:	60da      	str	r2, [r3, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  400fb2:	687b      	ldr	r3, [r7, #4]
  400fb4:	2202      	movs	r2, #2
  400fb6:	741a      	strb	r2, [r3, #16]
		cfg->transfer = 1;
  400fb8:	687b      	ldr	r3, [r7, #4]
  400fba:	2201      	movs	r2, #1
  400fbc:	745a      	strb	r2, [r3, #17]
		cfg->anach = true;
  400fbe:	687b      	ldr	r3, [r7, #4]
  400fc0:	2201      	movs	r2, #1
  400fc2:	749a      	strb	r2, [r3, #18]
		cfg->useq = false;
  400fc4:	687b      	ldr	r3, [r7, #4]
  400fc6:	2200      	movs	r2, #0
  400fc8:	74da      	strb	r2, [r3, #19]
		cfg->tag = true;
  400fca:	687b      	ldr	r3, [r7, #4]
  400fcc:	2201      	movs	r2, #1
  400fce:	751a      	strb	r2, [r3, #20]
		cfg->stm = true;
  400fd0:	687b      	ldr	r3, [r7, #4]
  400fd2:	2201      	movs	r2, #1
  400fd4:	755a      	strb	r2, [r3, #21]
		cfg->ibctl = 1;
  400fd6:	687b      	ldr	r3, [r7, #4]
  400fd8:	2201      	movs	r2, #1
  400fda:	759a      	strb	r2, [r3, #22]
}
  400fdc:	3708      	adds	r7, #8
  400fde:	46bd      	mov	sp, r7
  400fe0:	bd80      	pop	{r7, pc}
  400fe2:	bf00      	nop
  400fe4:	00400dd1 	.word	0x00400dd1
  400fe8:	005b8d80 	.word	0x005b8d80

00400fec <afec_ch_get_config_defaults>:
 * - Gain value is 1
 *
 * \param cfg Pointer to channel configuration structure to be initiated.
 */
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
  400fec:	b480      	push	{r7}
  400fee:	b083      	sub	sp, #12
  400ff0:	af00      	add	r7, sp, #0
  400ff2:	6078      	str	r0, [r7, #4]
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  400ff4:	687b      	ldr	r3, [r7, #4]
  400ff6:	2200      	movs	r2, #0
  400ff8:	701a      	strb	r2, [r3, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400ffa:	687b      	ldr	r3, [r7, #4]
  400ffc:	2201      	movs	r2, #1
  400ffe:	705a      	strb	r2, [r3, #1]

}
  401000:	370c      	adds	r7, #12
  401002:	46bd      	mov	sp, r7
  401004:	f85d 7b04 	ldr.w	r7, [sp], #4
  401008:	4770      	bx	lr
  40100a:	bf00      	nop

0040100c <afec_init>:
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  40100c:	b580      	push	{r7, lr}
  40100e:	b084      	sub	sp, #16
  401010:	af00      	add	r7, sp, #0
  401012:	6078      	str	r0, [r7, #4]
  401014:	6039      	str	r1, [r7, #0]
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  401016:	6878      	ldr	r0, [r7, #4]
  401018:	4b17      	ldr	r3, [pc, #92]	; (401078 <afec_init+0x6c>)
  40101a:	4798      	blx	r3
  40101c:	4603      	mov	r3, r0
  40101e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401022:	2b00      	cmp	r3, #0
  401024:	d001      	beq.n	40102a <afec_init+0x1e>
		return STATUS_ERR_BUSY;
  401026:	2319      	movs	r3, #25
  401028:	e021      	b.n	40106e <afec_init+0x62>
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  40102a:	687b      	ldr	r3, [r7, #4]
  40102c:	2201      	movs	r2, #1
  40102e:	601a      	str	r2, [r3, #0]
	afec_set_config(afec, config);
  401030:	6878      	ldr	r0, [r7, #4]
  401032:	6839      	ldr	r1, [r7, #0]
  401034:	4b11      	ldr	r3, [pc, #68]	; (40107c <afec_init+0x70>)
  401036:	4798      	blx	r3

	uint32_t i, j;
	for (i = 0; i < NUM_OF_AFEC; i++) {
  401038:	2300      	movs	r3, #0
  40103a:	60fb      	str	r3, [r7, #12]
  40103c:	e013      	b.n	401066 <afec_init+0x5a>
		for (j = 0; j < _AFEC_NUM_OF_INTERRUPT_SOURCE; j++) {
  40103e:	2300      	movs	r3, #0
  401040:	60bb      	str	r3, [r7, #8]
  401042:	e00a      	b.n	40105a <afec_init+0x4e>
			afec_callback_pointer[i][j] = 0;
  401044:	490e      	ldr	r1, [pc, #56]	; (401080 <afec_init+0x74>)
  401046:	68fb      	ldr	r3, [r7, #12]
  401048:	011a      	lsls	r2, r3, #4
  40104a:	68bb      	ldr	r3, [r7, #8]
  40104c:	4413      	add	r3, r2
  40104e:	2200      	movs	r2, #0
  401050:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i, j;
	for (i = 0; i < NUM_OF_AFEC; i++) {
		for (j = 0; j < _AFEC_NUM_OF_INTERRUPT_SOURCE; j++) {
  401054:	68bb      	ldr	r3, [r7, #8]
  401056:	3301      	adds	r3, #1
  401058:	60bb      	str	r3, [r7, #8]
  40105a:	68bb      	ldr	r3, [r7, #8]
  40105c:	2b0f      	cmp	r3, #15
  40105e:	d9f1      	bls.n	401044 <afec_init+0x38>
	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i, j;
	for (i = 0; i < NUM_OF_AFEC; i++) {
  401060:	68fb      	ldr	r3, [r7, #12]
  401062:	3301      	adds	r3, #1
  401064:	60fb      	str	r3, [r7, #12]
  401066:	68fb      	ldr	r3, [r7, #12]
  401068:	2b01      	cmp	r3, #1
  40106a:	d9e8      	bls.n	40103e <afec_init+0x32>
		for (j = 0; j < _AFEC_NUM_OF_INTERRUPT_SOURCE; j++) {
			afec_callback_pointer[i][j] = 0;
		}
	}

	return STATUS_OK;
  40106c:	2300      	movs	r3, #0
  40106e:	b25b      	sxtb	r3, r3
}
  401070:	4618      	mov	r0, r3
  401072:	3710      	adds	r7, #16
  401074:	46bd      	mov	sp, r7
  401076:	bd80      	pop	{r7, pc}
  401078:	00400cdd 	.word	0x00400cdd
  40107c:	00400e55 	.word	0x00400e55
  401080:	20400a14 	.word	0x20400a14

00401084 <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  401084:	b580      	push	{r7, lr}
  401086:	b086      	sub	sp, #24
  401088:	af00      	add	r7, sp, #0
  40108a:	60f8      	str	r0, [r7, #12]
  40108c:	60b9      	str	r1, [r7, #8]
  40108e:	607a      	str	r2, [r7, #4]
  401090:	70fb      	strb	r3, [r7, #3]
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
  401092:	68f8      	ldr	r0, [r7, #12]
  401094:	4b17      	ldr	r3, [pc, #92]	; (4010f4 <afec_set_callback+0x70>)
  401096:	4798      	blx	r3
  401098:	6178      	str	r0, [r7, #20]
	afec_callback_pointer[i][source] = callback;
  40109a:	4917      	ldr	r1, [pc, #92]	; (4010f8 <afec_set_callback+0x74>)
  40109c:	697b      	ldr	r3, [r7, #20]
  40109e:	011a      	lsls	r2, r3, #4
  4010a0:	68bb      	ldr	r3, [r7, #8]
  4010a2:	4413      	add	r3, r2
  4010a4:	687a      	ldr	r2, [r7, #4]
  4010a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if (!i) {
  4010aa:	697b      	ldr	r3, [r7, #20]
  4010ac:	2b00      	cmp	r3, #0
  4010ae:	d10b      	bne.n	4010c8 <afec_set_callback+0x44>
		irq_register_handler(AFEC0_IRQn, irq_level);
  4010b0:	201d      	movs	r0, #29
  4010b2:	4b12      	ldr	r3, [pc, #72]	; (4010fc <afec_set_callback+0x78>)
  4010b4:	4798      	blx	r3
  4010b6:	78fb      	ldrb	r3, [r7, #3]
  4010b8:	201d      	movs	r0, #29
  4010ba:	4619      	mov	r1, r3
  4010bc:	4b10      	ldr	r3, [pc, #64]	; (401100 <afec_set_callback+0x7c>)
  4010be:	4798      	blx	r3
  4010c0:	201d      	movs	r0, #29
  4010c2:	4b10      	ldr	r3, [pc, #64]	; (401104 <afec_set_callback+0x80>)
  4010c4:	4798      	blx	r3
  4010c6:	e00d      	b.n	4010e4 <afec_set_callback+0x60>
	} else if (i == 1) {
  4010c8:	697b      	ldr	r3, [r7, #20]
  4010ca:	2b01      	cmp	r3, #1
  4010cc:	d10a      	bne.n	4010e4 <afec_set_callback+0x60>
		irq_register_handler(AFEC1_IRQn, irq_level);
  4010ce:	2028      	movs	r0, #40	; 0x28
  4010d0:	4b0a      	ldr	r3, [pc, #40]	; (4010fc <afec_set_callback+0x78>)
  4010d2:	4798      	blx	r3
  4010d4:	78fb      	ldrb	r3, [r7, #3]
  4010d6:	2028      	movs	r0, #40	; 0x28
  4010d8:	4619      	mov	r1, r3
  4010da:	4b09      	ldr	r3, [pc, #36]	; (401100 <afec_set_callback+0x7c>)
  4010dc:	4798      	blx	r3
  4010de:	2028      	movs	r0, #40	; 0x28
  4010e0:	4b08      	ldr	r3, [pc, #32]	; (401104 <afec_set_callback+0x80>)
  4010e2:	4798      	blx	r3
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  4010e4:	68f8      	ldr	r0, [r7, #12]
  4010e6:	68b9      	ldr	r1, [r7, #8]
  4010e8:	4b07      	ldr	r3, [pc, #28]	; (401108 <afec_set_callback+0x84>)
  4010ea:	4798      	blx	r3
}
  4010ec:	3718      	adds	r7, #24
  4010ee:	46bd      	mov	sp, r7
  4010f0:	bd80      	pop	{r7, pc}
  4010f2:	bf00      	nop
  4010f4:	00400de5 	.word	0x00400de5
  4010f8:	20400a14 	.word	0x20400a14
  4010fc:	00400bb5 	.word	0x00400bb5
  401100:	00400be9 	.word	0x00400be9
  401104:	00400b85 	.word	0x00400b85
  401108:	0040110d 	.word	0x0040110d

0040110c <afec_enable_interrupt>:
 * \param afec  Base address of the AFEC.
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
  40110c:	b480      	push	{r7}
  40110e:	b083      	sub	sp, #12
  401110:	af00      	add	r7, sp, #0
  401112:	6078      	str	r0, [r7, #4]
  401114:	6039      	str	r1, [r7, #0]
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  401116:	683b      	ldr	r3, [r7, #0]
  401118:	4a19      	ldr	r2, [pc, #100]	; (401180 <afec_enable_interrupt+0x74>)
  40111a:	4293      	cmp	r3, r2
  40111c:	d103      	bne.n	401126 <afec_enable_interrupt+0x1a>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  40111e:	687b      	ldr	r3, [r7, #4]
  401120:	4a17      	ldr	r2, [pc, #92]	; (401180 <afec_enable_interrupt+0x74>)
  401122:	625a      	str	r2, [r3, #36]	; 0x24
		return;
  401124:	e026      	b.n	401174 <afec_enable_interrupt+0x68>
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  401126:	683b      	ldr	r3, [r7, #0]
  401128:	2b0b      	cmp	r3, #11
  40112a:	d80f      	bhi.n	40114c <afec_enable_interrupt+0x40>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  40112c:	683b      	ldr	r3, [r7, #0]
  40112e:	2b0b      	cmp	r3, #11
  401130:	d104      	bne.n	40113c <afec_enable_interrupt+0x30>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  401132:	687b      	ldr	r3, [r7, #4]
  401134:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401138:	625a      	str	r2, [r3, #36]	; 0x24
  40113a:	e01b      	b.n	401174 <afec_enable_interrupt+0x68>
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  40113c:	683b      	ldr	r3, [r7, #0]
  40113e:	2201      	movs	r2, #1
  401140:	fa02 f303 	lsl.w	r3, r2, r3
  401144:	461a      	mov	r2, r3
  401146:	687b      	ldr	r3, [r7, #4]
  401148:	625a      	str	r2, [r3, #36]	; 0x24
  40114a:	e013      	b.n	401174 <afec_enable_interrupt+0x68>
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  40114c:	683b      	ldr	r3, [r7, #0]
  40114e:	2b0e      	cmp	r3, #14
  401150:	d808      	bhi.n	401164 <afec_enable_interrupt+0x58>
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  401152:	683b      	ldr	r3, [r7, #0]
  401154:	330c      	adds	r3, #12
  401156:	461a      	mov	r2, r3
  401158:	2301      	movs	r3, #1
  40115a:	4093      	lsls	r3, r2
  40115c:	461a      	mov	r2, r3
  40115e:	687b      	ldr	r3, [r7, #4]
  401160:	625a      	str	r2, [r3, #36]	; 0x24
  401162:	e007      	b.n	401174 <afec_enable_interrupt+0x68>
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
				+ AFEC_INTERRUPT_GAP2);
  401164:	683b      	ldr	r3, [r7, #0]
  401166:	330f      	adds	r3, #15
			afec->AFEC_IER = 1 << interrupt_source;
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  401168:	461a      	mov	r2, r3
  40116a:	2301      	movs	r3, #1
  40116c:	4093      	lsls	r3, r2
  40116e:	461a      	mov	r2, r3
  401170:	687b      	ldr	r3, [r7, #4]
  401172:	625a      	str	r2, [r3, #36]	; 0x24
				+ AFEC_INTERRUPT_GAP2);
	}
}
  401174:	370c      	adds	r7, #12
  401176:	46bd      	mov	sp, r7
  401178:	f85d 7b04 	ldr.w	r7, [sp], #4
  40117c:	4770      	bx	lr
  40117e:	bf00      	nop
  401180:	47000fff 	.word	0x47000fff

00401184 <afec_interrupt>:
 * \param inst_num AFEC instance number to handle interrupt for
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
  401184:	b580      	push	{r7, lr}
  401186:	b082      	sub	sp, #8
  401188:	af00      	add	r7, sp, #0
  40118a:	4603      	mov	r3, r0
  40118c:	6039      	str	r1, [r7, #0]
  40118e:	71fb      	strb	r3, [r7, #7]
	if (afec_callback_pointer[inst_num][source]) {
  401190:	79fb      	ldrb	r3, [r7, #7]
  401192:	4909      	ldr	r1, [pc, #36]	; (4011b8 <afec_interrupt+0x34>)
  401194:	011a      	lsls	r2, r3, #4
  401196:	683b      	ldr	r3, [r7, #0]
  401198:	4413      	add	r3, r2
  40119a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  40119e:	2b00      	cmp	r3, #0
  4011a0:	d007      	beq.n	4011b2 <afec_interrupt+0x2e>
		afec_callback_pointer[inst_num][source]();
  4011a2:	79fb      	ldrb	r3, [r7, #7]
  4011a4:	4904      	ldr	r1, [pc, #16]	; (4011b8 <afec_interrupt+0x34>)
  4011a6:	011a      	lsls	r2, r3, #4
  4011a8:	683b      	ldr	r3, [r7, #0]
  4011aa:	4413      	add	r3, r2
  4011ac:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  4011b0:	4798      	blx	r3
	}
}
  4011b2:	3708      	adds	r7, #8
  4011b4:	46bd      	mov	sp, r7
  4011b6:	bd80      	pop	{r7, pc}
  4011b8:	20400a14 	.word	0x20400a14

004011bc <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  4011bc:	b580      	push	{r7, lr}
  4011be:	b086      	sub	sp, #24
  4011c0:	af00      	add	r7, sp, #0
  4011c2:	6078      	str	r0, [r7, #4]
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec);
  4011c4:	6878      	ldr	r0, [r7, #4]
  4011c6:	4b25      	ldr	r3, [pc, #148]	; (40125c <afec_process_callback+0xa0>)
  4011c8:	4798      	blx	r3
  4011ca:	4603      	mov	r3, r0
  4011cc:	60fb      	str	r3, [r7, #12]
	inst_num = afec_find_inst_num(afec);
  4011ce:	6878      	ldr	r0, [r7, #4]
  4011d0:	4b23      	ldr	r3, [pc, #140]	; (401260 <afec_process_callback+0xa4>)
  4011d2:	4798      	blx	r3
  4011d4:	6138      	str	r0, [r7, #16]

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4011d6:	2300      	movs	r3, #0
  4011d8:	617b      	str	r3, [r7, #20]
  4011da:	e039      	b.n	401250 <afec_process_callback+0x94>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  4011dc:	697b      	ldr	r3, [r7, #20]
  4011de:	2b0b      	cmp	r3, #11
  4011e0:	d80f      	bhi.n	401202 <afec_process_callback+0x46>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  4011e2:	697b      	ldr	r3, [r7, #20]
  4011e4:	2201      	movs	r2, #1
  4011e6:	fa02 f303 	lsl.w	r3, r2, r3
  4011ea:	461a      	mov	r2, r3
  4011ec:	68fb      	ldr	r3, [r7, #12]
  4011ee:	4013      	ands	r3, r2
  4011f0:	2b00      	cmp	r3, #0
  4011f2:	d02a      	beq.n	40124a <afec_process_callback+0x8e>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  4011f4:	693b      	ldr	r3, [r7, #16]
  4011f6:	b2db      	uxtb	r3, r3
  4011f8:	4618      	mov	r0, r3
  4011fa:	6979      	ldr	r1, [r7, #20]
  4011fc:	4b19      	ldr	r3, [pc, #100]	; (401264 <afec_process_callback+0xa8>)
  4011fe:	4798      	blx	r3
  401200:	e023      	b.n	40124a <afec_process_callback+0x8e>
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  401202:	697b      	ldr	r3, [r7, #20]
  401204:	2b0e      	cmp	r3, #14
  401206:	d810      	bhi.n	40122a <afec_process_callback+0x6e>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  401208:	697b      	ldr	r3, [r7, #20]
  40120a:	330c      	adds	r3, #12
  40120c:	461a      	mov	r2, r3
  40120e:	2301      	movs	r3, #1
  401210:	4093      	lsls	r3, r2
  401212:	461a      	mov	r2, r3
  401214:	68fb      	ldr	r3, [r7, #12]
  401216:	4013      	ands	r3, r2
  401218:	2b00      	cmp	r3, #0
  40121a:	d016      	beq.n	40124a <afec_process_callback+0x8e>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  40121c:	693b      	ldr	r3, [r7, #16]
  40121e:	b2db      	uxtb	r3, r3
  401220:	4618      	mov	r0, r3
  401222:	6979      	ldr	r1, [r7, #20]
  401224:	4b0f      	ldr	r3, [pc, #60]	; (401264 <afec_process_callback+0xa8>)
  401226:	4798      	blx	r3
  401228:	e00f      	b.n	40124a <afec_process_callback+0x8e>
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  40122a:	697b      	ldr	r3, [r7, #20]
  40122c:	330f      	adds	r3, #15
  40122e:	461a      	mov	r2, r3
  401230:	2301      	movs	r3, #1
  401232:	4093      	lsls	r3, r2
  401234:	461a      	mov	r2, r3
  401236:	68fb      	ldr	r3, [r7, #12]
  401238:	4013      	ands	r3, r2
  40123a:	2b00      	cmp	r3, #0
  40123c:	d005      	beq.n	40124a <afec_process_callback+0x8e>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  40123e:	693b      	ldr	r3, [r7, #16]
  401240:	b2db      	uxtb	r3, r3
  401242:	4618      	mov	r0, r3
  401244:	6979      	ldr	r1, [r7, #20]
  401246:	4b07      	ldr	r3, [pc, #28]	; (401264 <afec_process_callback+0xa8>)
  401248:	4798      	blx	r3
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  40124a:	697b      	ldr	r3, [r7, #20]
  40124c:	3301      	adds	r3, #1
  40124e:	617b      	str	r3, [r7, #20]
  401250:	697b      	ldr	r3, [r7, #20]
  401252:	2b0f      	cmp	r3, #15
  401254:	d9c2      	bls.n	4011dc <afec_process_callback+0x20>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  401256:	3718      	adds	r7, #24
  401258:	46bd      	mov	sp, r7
  40125a:	bd80      	pop	{r7, pc}
  40125c:	00400cdd 	.word	0x00400cdd
  401260:	00400de5 	.word	0x00400de5
  401264:	00401185 	.word	0x00401185

00401268 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  401268:	b580      	push	{r7, lr}
  40126a:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC0);
  40126c:	4801      	ldr	r0, [pc, #4]	; (401274 <AFEC0_Handler+0xc>)
  40126e:	4b02      	ldr	r3, [pc, #8]	; (401278 <AFEC0_Handler+0x10>)
  401270:	4798      	blx	r3
}
  401272:	bd80      	pop	{r7, pc}
  401274:	4003c000 	.word	0x4003c000
  401278:	004011bd 	.word	0x004011bd

0040127c <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  40127c:	b580      	push	{r7, lr}
  40127e:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC1);
  401280:	4801      	ldr	r0, [pc, #4]	; (401288 <AFEC1_Handler+0xc>)
  401282:	4b02      	ldr	r3, [pc, #8]	; (40128c <AFEC1_Handler+0x10>)
  401284:	4798      	blx	r3
}
  401286:	bd80      	pop	{r7, pc}
  401288:	40064000 	.word	0x40064000
  40128c:	004011bd 	.word	0x004011bd

00401290 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  401290:	b580      	push	{r7, lr}
  401292:	b084      	sub	sp, #16
  401294:	af00      	add	r7, sp, #0
  401296:	6078      	str	r0, [r7, #4]
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
  401298:	6878      	ldr	r0, [r7, #4]
  40129a:	4b06      	ldr	r3, [pc, #24]	; (4012b4 <afec_enable+0x24>)
  40129c:	4798      	blx	r3
  40129e:	60f8      	str	r0, [r7, #12]
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  4012a0:	68f8      	ldr	r0, [r7, #12]
  4012a2:	4b05      	ldr	r3, [pc, #20]	; (4012b8 <afec_enable+0x28>)
  4012a4:	4798      	blx	r3
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
  4012a6:	2002      	movs	r0, #2
  4012a8:	4b04      	ldr	r3, [pc, #16]	; (4012bc <afec_enable+0x2c>)
  4012aa:	4798      	blx	r3
}
  4012ac:	3710      	adds	r7, #16
  4012ae:	46bd      	mov	sp, r7
  4012b0:	bd80      	pop	{r7, pc}
  4012b2:	bf00      	nop
  4012b4:	00400e1d 	.word	0x00400e1d
  4012b8:	004016d1 	.word	0x004016d1
  4012bc:	00400cf5 	.word	0x00400cf5

004012c0 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4012c0:	b480      	push	{r7}
  4012c2:	b083      	sub	sp, #12
  4012c4:	af00      	add	r7, sp, #0
  4012c6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4012c8:	687b      	ldr	r3, [r7, #4]
  4012ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4012cc:	4618      	mov	r0, r3
  4012ce:	370c      	adds	r7, #12
  4012d0:	46bd      	mov	sp, r7
  4012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012d6:	4770      	bx	lr

004012d8 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4012d8:	b480      	push	{r7}
  4012da:	b083      	sub	sp, #12
  4012dc:	af00      	add	r7, sp, #0
  4012de:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4012e0:	687b      	ldr	r3, [r7, #4]
  4012e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4012e4:	4618      	mov	r0, r3
  4012e6:	370c      	adds	r7, #12
  4012e8:	46bd      	mov	sp, r7
  4012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012ee:	4770      	bx	lr

004012f0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4012f0:	b580      	push	{r7, lr}
  4012f2:	b084      	sub	sp, #16
  4012f4:	af00      	add	r7, sp, #0
  4012f6:	6078      	str	r0, [r7, #4]
  4012f8:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4012fa:	6878      	ldr	r0, [r7, #4]
  4012fc:	4b24      	ldr	r3, [pc, #144]	; (401390 <pio_handler_process+0xa0>)
  4012fe:	4798      	blx	r3
  401300:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401302:	6878      	ldr	r0, [r7, #4]
  401304:	4b23      	ldr	r3, [pc, #140]	; (401394 <pio_handler_process+0xa4>)
  401306:	4798      	blx	r3
  401308:	4602      	mov	r2, r0
  40130a:	68fb      	ldr	r3, [r7, #12]
  40130c:	4013      	ands	r3, r2
  40130e:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401310:	68fb      	ldr	r3, [r7, #12]
  401312:	2b00      	cmp	r3, #0
  401314:	d038      	beq.n	401388 <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  401316:	2300      	movs	r3, #0
  401318:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40131a:	e032      	b.n	401382 <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40131c:	4a1e      	ldr	r2, [pc, #120]	; (401398 <pio_handler_process+0xa8>)
  40131e:	68bb      	ldr	r3, [r7, #8]
  401320:	011b      	lsls	r3, r3, #4
  401322:	4413      	add	r3, r2
  401324:	681a      	ldr	r2, [r3, #0]
  401326:	683b      	ldr	r3, [r7, #0]
  401328:	429a      	cmp	r2, r3
  40132a:	d123      	bne.n	401374 <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40132c:	4a1a      	ldr	r2, [pc, #104]	; (401398 <pio_handler_process+0xa8>)
  40132e:	68bb      	ldr	r3, [r7, #8]
  401330:	011b      	lsls	r3, r3, #4
  401332:	4413      	add	r3, r2
  401334:	685a      	ldr	r2, [r3, #4]
  401336:	68fb      	ldr	r3, [r7, #12]
  401338:	4013      	ands	r3, r2
  40133a:	2b00      	cmp	r3, #0
  40133c:	d01a      	beq.n	401374 <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40133e:	4a16      	ldr	r2, [pc, #88]	; (401398 <pio_handler_process+0xa8>)
  401340:	68bb      	ldr	r3, [r7, #8]
  401342:	011b      	lsls	r3, r3, #4
  401344:	4413      	add	r3, r2
  401346:	3308      	adds	r3, #8
  401348:	685b      	ldr	r3, [r3, #4]
  40134a:	4913      	ldr	r1, [pc, #76]	; (401398 <pio_handler_process+0xa8>)
  40134c:	68ba      	ldr	r2, [r7, #8]
  40134e:	0112      	lsls	r2, r2, #4
  401350:	440a      	add	r2, r1
  401352:	6810      	ldr	r0, [r2, #0]
  401354:	4910      	ldr	r1, [pc, #64]	; (401398 <pio_handler_process+0xa8>)
  401356:	68ba      	ldr	r2, [r7, #8]
  401358:	0112      	lsls	r2, r2, #4
  40135a:	440a      	add	r2, r1
  40135c:	6852      	ldr	r2, [r2, #4]
  40135e:	4611      	mov	r1, r2
  401360:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401362:	4a0d      	ldr	r2, [pc, #52]	; (401398 <pio_handler_process+0xa8>)
  401364:	68bb      	ldr	r3, [r7, #8]
  401366:	011b      	lsls	r3, r3, #4
  401368:	4413      	add	r3, r2
  40136a:	685b      	ldr	r3, [r3, #4]
  40136c:	43db      	mvns	r3, r3
  40136e:	68fa      	ldr	r2, [r7, #12]
  401370:	4013      	ands	r3, r2
  401372:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  401374:	68bb      	ldr	r3, [r7, #8]
  401376:	3301      	adds	r3, #1
  401378:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  40137a:	68bb      	ldr	r3, [r7, #8]
  40137c:	2b06      	cmp	r3, #6
  40137e:	d900      	bls.n	401382 <pio_handler_process+0x92>
				break;
  401380:	e002      	b.n	401388 <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401382:	68fb      	ldr	r3, [r7, #12]
  401384:	2b00      	cmp	r3, #0
  401386:	d1c9      	bne.n	40131c <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  401388:	3710      	adds	r7, #16
  40138a:	46bd      	mov	sp, r7
  40138c:	bd80      	pop	{r7, pc}
  40138e:	bf00      	nop
  401390:	004012c1 	.word	0x004012c1
  401394:	004012d9 	.word	0x004012d9
  401398:	20400920 	.word	0x20400920

0040139c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40139c:	b580      	push	{r7, lr}
  40139e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4013a0:	4802      	ldr	r0, [pc, #8]	; (4013ac <PIOA_Handler+0x10>)
  4013a2:	210a      	movs	r1, #10
  4013a4:	4b02      	ldr	r3, [pc, #8]	; (4013b0 <PIOA_Handler+0x14>)
  4013a6:	4798      	blx	r3
}
  4013a8:	bd80      	pop	{r7, pc}
  4013aa:	bf00      	nop
  4013ac:	400e0e00 	.word	0x400e0e00
  4013b0:	004012f1 	.word	0x004012f1

004013b4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4013b4:	b580      	push	{r7, lr}
  4013b6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4013b8:	4802      	ldr	r0, [pc, #8]	; (4013c4 <PIOB_Handler+0x10>)
  4013ba:	210b      	movs	r1, #11
  4013bc:	4b02      	ldr	r3, [pc, #8]	; (4013c8 <PIOB_Handler+0x14>)
  4013be:	4798      	blx	r3
}
  4013c0:	bd80      	pop	{r7, pc}
  4013c2:	bf00      	nop
  4013c4:	400e1000 	.word	0x400e1000
  4013c8:	004012f1 	.word	0x004012f1

004013cc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4013cc:	b580      	push	{r7, lr}
  4013ce:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4013d0:	4802      	ldr	r0, [pc, #8]	; (4013dc <PIOC_Handler+0x10>)
  4013d2:	210c      	movs	r1, #12
  4013d4:	4b02      	ldr	r3, [pc, #8]	; (4013e0 <PIOC_Handler+0x14>)
  4013d6:	4798      	blx	r3
}
  4013d8:	bd80      	pop	{r7, pc}
  4013da:	bf00      	nop
  4013dc:	400e1200 	.word	0x400e1200
  4013e0:	004012f1 	.word	0x004012f1

004013e4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4013e4:	b580      	push	{r7, lr}
  4013e6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4013e8:	4802      	ldr	r0, [pc, #8]	; (4013f4 <PIOD_Handler+0x10>)
  4013ea:	2110      	movs	r1, #16
  4013ec:	4b02      	ldr	r3, [pc, #8]	; (4013f8 <PIOD_Handler+0x14>)
  4013ee:	4798      	blx	r3
}
  4013f0:	bd80      	pop	{r7, pc}
  4013f2:	bf00      	nop
  4013f4:	400e1400 	.word	0x400e1400
  4013f8:	004012f1 	.word	0x004012f1

004013fc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4013fc:	b580      	push	{r7, lr}
  4013fe:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  401400:	4802      	ldr	r0, [pc, #8]	; (40140c <PIOE_Handler+0x10>)
  401402:	2111      	movs	r1, #17
  401404:	4b02      	ldr	r3, [pc, #8]	; (401410 <PIOE_Handler+0x14>)
  401406:	4798      	blx	r3
}
  401408:	bd80      	pop	{r7, pc}
  40140a:	bf00      	nop
  40140c:	400e1600 	.word	0x400e1600
  401410:	004012f1 	.word	0x004012f1

00401414 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401414:	b480      	push	{r7}
  401416:	b083      	sub	sp, #12
  401418:	af00      	add	r7, sp, #0
  40141a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  40141c:	687b      	ldr	r3, [r7, #4]
  40141e:	3b01      	subs	r3, #1
  401420:	2b03      	cmp	r3, #3
  401422:	d81a      	bhi.n	40145a <pmc_mck_set_division+0x46>
  401424:	a201      	add	r2, pc, #4	; (adr r2, 40142c <pmc_mck_set_division+0x18>)
  401426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40142a:	bf00      	nop
  40142c:	0040143d 	.word	0x0040143d
  401430:	00401443 	.word	0x00401443
  401434:	0040144b 	.word	0x0040144b
  401438:	00401453 	.word	0x00401453
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40143c:	2300      	movs	r3, #0
  40143e:	607b      	str	r3, [r7, #4]
			break;
  401440:	e00e      	b.n	401460 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  401442:	f44f 7380 	mov.w	r3, #256	; 0x100
  401446:	607b      	str	r3, [r7, #4]
			break;
  401448:	e00a      	b.n	401460 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40144a:	f44f 7340 	mov.w	r3, #768	; 0x300
  40144e:	607b      	str	r3, [r7, #4]
			break;
  401450:	e006      	b.n	401460 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401452:	f44f 7300 	mov.w	r3, #512	; 0x200
  401456:	607b      	str	r3, [r7, #4]
			break;
  401458:	e002      	b.n	401460 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40145a:	2300      	movs	r3, #0
  40145c:	607b      	str	r3, [r7, #4]
			break;
  40145e:	bf00      	nop
	}
	PMC->PMC_MCKR =
  401460:	4909      	ldr	r1, [pc, #36]	; (401488 <pmc_mck_set_division+0x74>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401462:	4b09      	ldr	r3, [pc, #36]	; (401488 <pmc_mck_set_division+0x74>)
  401464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401466:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  40146a:	687b      	ldr	r3, [r7, #4]
  40146c:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  40146e:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401470:	bf00      	nop
  401472:	4b05      	ldr	r3, [pc, #20]	; (401488 <pmc_mck_set_division+0x74>)
  401474:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401476:	f003 0308 	and.w	r3, r3, #8
  40147a:	2b00      	cmp	r3, #0
  40147c:	d0f9      	beq.n	401472 <pmc_mck_set_division+0x5e>
}
  40147e:	370c      	adds	r7, #12
  401480:	46bd      	mov	sp, r7
  401482:	f85d 7b04 	ldr.w	r7, [sp], #4
  401486:	4770      	bx	lr
  401488:	400e0600 	.word	0x400e0600

0040148c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  40148c:	b480      	push	{r7}
  40148e:	b085      	sub	sp, #20
  401490:	af00      	add	r7, sp, #0
  401492:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401494:	491d      	ldr	r1, [pc, #116]	; (40150c <pmc_switch_mck_to_pllack+0x80>)
  401496:	4b1d      	ldr	r3, [pc, #116]	; (40150c <pmc_switch_mck_to_pllack+0x80>)
  401498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40149a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40149e:	687b      	ldr	r3, [r7, #4]
  4014a0:	4313      	orrs	r3, r2
  4014a2:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4014a8:	60fb      	str	r3, [r7, #12]
  4014aa:	e007      	b.n	4014bc <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4014ac:	68fb      	ldr	r3, [r7, #12]
  4014ae:	2b00      	cmp	r3, #0
  4014b0:	d101      	bne.n	4014b6 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4014b2:	2301      	movs	r3, #1
  4014b4:	e023      	b.n	4014fe <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4014b6:	68fb      	ldr	r3, [r7, #12]
  4014b8:	3b01      	subs	r3, #1
  4014ba:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014bc:	4b13      	ldr	r3, [pc, #76]	; (40150c <pmc_switch_mck_to_pllack+0x80>)
  4014be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4014c0:	f003 0308 	and.w	r3, r3, #8
  4014c4:	2b00      	cmp	r3, #0
  4014c6:	d0f1      	beq.n	4014ac <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4014c8:	4a10      	ldr	r2, [pc, #64]	; (40150c <pmc_switch_mck_to_pllack+0x80>)
  4014ca:	4b10      	ldr	r3, [pc, #64]	; (40150c <pmc_switch_mck_to_pllack+0x80>)
  4014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014ce:	f023 0303 	bic.w	r3, r3, #3
  4014d2:	f043 0302 	orr.w	r3, r3, #2
  4014d6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4014dc:	60fb      	str	r3, [r7, #12]
  4014de:	e007      	b.n	4014f0 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4014e0:	68fb      	ldr	r3, [r7, #12]
  4014e2:	2b00      	cmp	r3, #0
  4014e4:	d101      	bne.n	4014ea <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4014e6:	2301      	movs	r3, #1
  4014e8:	e009      	b.n	4014fe <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4014ea:	68fb      	ldr	r3, [r7, #12]
  4014ec:	3b01      	subs	r3, #1
  4014ee:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014f0:	4b06      	ldr	r3, [pc, #24]	; (40150c <pmc_switch_mck_to_pllack+0x80>)
  4014f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4014f4:	f003 0308 	and.w	r3, r3, #8
  4014f8:	2b00      	cmp	r3, #0
  4014fa:	d0f1      	beq.n	4014e0 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4014fc:	2300      	movs	r3, #0
}
  4014fe:	4618      	mov	r0, r3
  401500:	3714      	adds	r7, #20
  401502:	46bd      	mov	sp, r7
  401504:	f85d 7b04 	ldr.w	r7, [sp], #4
  401508:	4770      	bx	lr
  40150a:	bf00      	nop
  40150c:	400e0600 	.word	0x400e0600

00401510 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401510:	b480      	push	{r7}
  401512:	b083      	sub	sp, #12
  401514:	af00      	add	r7, sp, #0
  401516:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401518:	687b      	ldr	r3, [r7, #4]
  40151a:	2b01      	cmp	r3, #1
  40151c:	d105      	bne.n	40152a <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40151e:	4907      	ldr	r1, [pc, #28]	; (40153c <pmc_switch_sclk_to_32kxtal+0x2c>)
  401520:	4b06      	ldr	r3, [pc, #24]	; (40153c <pmc_switch_sclk_to_32kxtal+0x2c>)
  401522:	689a      	ldr	r2, [r3, #8]
  401524:	4b06      	ldr	r3, [pc, #24]	; (401540 <pmc_switch_sclk_to_32kxtal+0x30>)
  401526:	4313      	orrs	r3, r2
  401528:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40152a:	4b04      	ldr	r3, [pc, #16]	; (40153c <pmc_switch_sclk_to_32kxtal+0x2c>)
  40152c:	4a05      	ldr	r2, [pc, #20]	; (401544 <pmc_switch_sclk_to_32kxtal+0x34>)
  40152e:	601a      	str	r2, [r3, #0]
}
  401530:	370c      	adds	r7, #12
  401532:	46bd      	mov	sp, r7
  401534:	f85d 7b04 	ldr.w	r7, [sp], #4
  401538:	4770      	bx	lr
  40153a:	bf00      	nop
  40153c:	400e1810 	.word	0x400e1810
  401540:	a5100000 	.word	0xa5100000
  401544:	a5000008 	.word	0xa5000008

00401548 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  401548:	b480      	push	{r7}
  40154a:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  40154c:	4b09      	ldr	r3, [pc, #36]	; (401574 <pmc_osc_is_ready_32kxtal+0x2c>)
  40154e:	695b      	ldr	r3, [r3, #20]
  401550:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401554:	2b00      	cmp	r3, #0
  401556:	d007      	beq.n	401568 <pmc_osc_is_ready_32kxtal+0x20>
  401558:	4b07      	ldr	r3, [pc, #28]	; (401578 <pmc_osc_is_ready_32kxtal+0x30>)
  40155a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40155c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401560:	2b00      	cmp	r3, #0
  401562:	d001      	beq.n	401568 <pmc_osc_is_ready_32kxtal+0x20>
  401564:	2301      	movs	r3, #1
  401566:	e000      	b.n	40156a <pmc_osc_is_ready_32kxtal+0x22>
  401568:	2300      	movs	r3, #0
}
  40156a:	4618      	mov	r0, r3
  40156c:	46bd      	mov	sp, r7
  40156e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401572:	4770      	bx	lr
  401574:	400e1810 	.word	0x400e1810
  401578:	400e0600 	.word	0x400e0600

0040157c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  40157c:	b480      	push	{r7}
  40157e:	b083      	sub	sp, #12
  401580:	af00      	add	r7, sp, #0
  401582:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401584:	4915      	ldr	r1, [pc, #84]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  401586:	4b15      	ldr	r3, [pc, #84]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  401588:	6a1a      	ldr	r2, [r3, #32]
  40158a:	4b15      	ldr	r3, [pc, #84]	; (4015e0 <pmc_switch_mainck_to_fastrc+0x64>)
  40158c:	4313      	orrs	r3, r2
  40158e:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401590:	bf00      	nop
  401592:	4b12      	ldr	r3, [pc, #72]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  401594:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40159a:	2b00      	cmp	r3, #0
  40159c:	d0f9      	beq.n	401592 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40159e:	490f      	ldr	r1, [pc, #60]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  4015a0:	4b0e      	ldr	r3, [pc, #56]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  4015a2:	6a1a      	ldr	r2, [r3, #32]
  4015a4:	4b0f      	ldr	r3, [pc, #60]	; (4015e4 <pmc_switch_mainck_to_fastrc+0x68>)
  4015a6:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4015a8:	687a      	ldr	r2, [r7, #4]
  4015aa:	4313      	orrs	r3, r2
  4015ac:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4015b0:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4015b2:	bf00      	nop
  4015b4:	4b09      	ldr	r3, [pc, #36]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  4015b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4015b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4015bc:	2b00      	cmp	r3, #0
  4015be:	d0f9      	beq.n	4015b4 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4015c0:	4906      	ldr	r1, [pc, #24]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  4015c2:	4b06      	ldr	r3, [pc, #24]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  4015c4:	6a1a      	ldr	r2, [r3, #32]
  4015c6:	4b08      	ldr	r3, [pc, #32]	; (4015e8 <pmc_switch_mainck_to_fastrc+0x6c>)
  4015c8:	4013      	ands	r3, r2
  4015ca:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4015ce:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4015d0:	370c      	adds	r7, #12
  4015d2:	46bd      	mov	sp, r7
  4015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015d8:	4770      	bx	lr
  4015da:	bf00      	nop
  4015dc:	400e0600 	.word	0x400e0600
  4015e0:	00370008 	.word	0x00370008
  4015e4:	ffc8ff8f 	.word	0xffc8ff8f
  4015e8:	fec8ffff 	.word	0xfec8ffff

004015ec <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4015ec:	b480      	push	{r7}
  4015ee:	b083      	sub	sp, #12
  4015f0:	af00      	add	r7, sp, #0
  4015f2:	6078      	str	r0, [r7, #4]
  4015f4:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4015f6:	687b      	ldr	r3, [r7, #4]
  4015f8:	2b00      	cmp	r3, #0
  4015fa:	d008      	beq.n	40160e <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4015fc:	4913      	ldr	r1, [pc, #76]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  4015fe:	4b13      	ldr	r3, [pc, #76]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  401600:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401602:	4a13      	ldr	r2, [pc, #76]	; (401650 <pmc_switch_mainck_to_xtal+0x64>)
  401604:	401a      	ands	r2, r3
  401606:	4b13      	ldr	r3, [pc, #76]	; (401654 <pmc_switch_mainck_to_xtal+0x68>)
  401608:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40160a:	620b      	str	r3, [r1, #32]
  40160c:	e018      	b.n	401640 <pmc_switch_mainck_to_xtal+0x54>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40160e:	490f      	ldr	r1, [pc, #60]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  401610:	4b0e      	ldr	r3, [pc, #56]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  401612:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401614:	4b10      	ldr	r3, [pc, #64]	; (401658 <pmc_switch_mainck_to_xtal+0x6c>)
  401616:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401618:	683a      	ldr	r2, [r7, #0]
  40161a:	0212      	lsls	r2, r2, #8
  40161c:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40161e:	431a      	orrs	r2, r3
  401620:	4b0e      	ldr	r3, [pc, #56]	; (40165c <pmc_switch_mainck_to_xtal+0x70>)
  401622:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401624:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401626:	bf00      	nop
  401628:	4b08      	ldr	r3, [pc, #32]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  40162a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40162c:	f003 0301 	and.w	r3, r3, #1
  401630:	2b00      	cmp	r3, #0
  401632:	d0f9      	beq.n	401628 <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401634:	4905      	ldr	r1, [pc, #20]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  401636:	4b05      	ldr	r3, [pc, #20]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  401638:	6a1a      	ldr	r2, [r3, #32]
  40163a:	4b09      	ldr	r3, [pc, #36]	; (401660 <pmc_switch_mainck_to_xtal+0x74>)
  40163c:	4313      	orrs	r3, r2
  40163e:	620b      	str	r3, [r1, #32]
	}
}
  401640:	370c      	adds	r7, #12
  401642:	46bd      	mov	sp, r7
  401644:	f85d 7b04 	ldr.w	r7, [sp], #4
  401648:	4770      	bx	lr
  40164a:	bf00      	nop
  40164c:	400e0600 	.word	0x400e0600
  401650:	fec8fffc 	.word	0xfec8fffc
  401654:	01370002 	.word	0x01370002
  401658:	ffc8fffc 	.word	0xffc8fffc
  40165c:	00370001 	.word	0x00370001
  401660:	01370000 	.word	0x01370000

00401664 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401664:	b480      	push	{r7}
  401666:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401668:	4b04      	ldr	r3, [pc, #16]	; (40167c <pmc_osc_is_ready_mainck+0x18>)
  40166a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40166c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401670:	4618      	mov	r0, r3
  401672:	46bd      	mov	sp, r7
  401674:	f85d 7b04 	ldr.w	r7, [sp], #4
  401678:	4770      	bx	lr
  40167a:	bf00      	nop
  40167c:	400e0600 	.word	0x400e0600

00401680 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401680:	b480      	push	{r7}
  401682:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401684:	4b03      	ldr	r3, [pc, #12]	; (401694 <pmc_disable_pllack+0x14>)
  401686:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40168a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  40168c:	46bd      	mov	sp, r7
  40168e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401692:	4770      	bx	lr
  401694:	400e0600 	.word	0x400e0600

00401698 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  401698:	b480      	push	{r7}
  40169a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40169c:	4b04      	ldr	r3, [pc, #16]	; (4016b0 <pmc_is_locked_pllack+0x18>)
  40169e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4016a0:	f003 0302 	and.w	r3, r3, #2
}
  4016a4:	4618      	mov	r0, r3
  4016a6:	46bd      	mov	sp, r7
  4016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016ac:	4770      	bx	lr
  4016ae:	bf00      	nop
  4016b0:	400e0600 	.word	0x400e0600

004016b4 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  4016b4:	b480      	push	{r7}
  4016b6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  4016b8:	4b04      	ldr	r3, [pc, #16]	; (4016cc <pmc_is_locked_upll+0x18>)
  4016ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4016bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  4016c0:	4618      	mov	r0, r3
  4016c2:	46bd      	mov	sp, r7
  4016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016c8:	4770      	bx	lr
  4016ca:	bf00      	nop
  4016cc:	400e0600 	.word	0x400e0600

004016d0 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4016d0:	b480      	push	{r7}
  4016d2:	b083      	sub	sp, #12
  4016d4:	af00      	add	r7, sp, #0
  4016d6:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4016d8:	687b      	ldr	r3, [r7, #4]
  4016da:	2b3f      	cmp	r3, #63	; 0x3f
  4016dc:	d901      	bls.n	4016e2 <pmc_enable_periph_clk+0x12>
		return 1;
  4016de:	2301      	movs	r3, #1
  4016e0:	e02f      	b.n	401742 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4016e2:	687b      	ldr	r3, [r7, #4]
  4016e4:	2b1f      	cmp	r3, #31
  4016e6:	d813      	bhi.n	401710 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4016e8:	4b19      	ldr	r3, [pc, #100]	; (401750 <pmc_enable_periph_clk+0x80>)
  4016ea:	699a      	ldr	r2, [r3, #24]
  4016ec:	687b      	ldr	r3, [r7, #4]
  4016ee:	2101      	movs	r1, #1
  4016f0:	fa01 f303 	lsl.w	r3, r1, r3
  4016f4:	401a      	ands	r2, r3
  4016f6:	687b      	ldr	r3, [r7, #4]
  4016f8:	2101      	movs	r1, #1
  4016fa:	fa01 f303 	lsl.w	r3, r1, r3
  4016fe:	429a      	cmp	r2, r3
  401700:	d01e      	beq.n	401740 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  401702:	4a13      	ldr	r2, [pc, #76]	; (401750 <pmc_enable_periph_clk+0x80>)
  401704:	687b      	ldr	r3, [r7, #4]
  401706:	2101      	movs	r1, #1
  401708:	fa01 f303 	lsl.w	r3, r1, r3
  40170c:	6113      	str	r3, [r2, #16]
  40170e:	e017      	b.n	401740 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401710:	687b      	ldr	r3, [r7, #4]
  401712:	3b20      	subs	r3, #32
  401714:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401716:	4b0e      	ldr	r3, [pc, #56]	; (401750 <pmc_enable_periph_clk+0x80>)
  401718:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40171c:	687b      	ldr	r3, [r7, #4]
  40171e:	2101      	movs	r1, #1
  401720:	fa01 f303 	lsl.w	r3, r1, r3
  401724:	401a      	ands	r2, r3
  401726:	687b      	ldr	r3, [r7, #4]
  401728:	2101      	movs	r1, #1
  40172a:	fa01 f303 	lsl.w	r3, r1, r3
  40172e:	429a      	cmp	r2, r3
  401730:	d006      	beq.n	401740 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  401732:	4a07      	ldr	r2, [pc, #28]	; (401750 <pmc_enable_periph_clk+0x80>)
  401734:	687b      	ldr	r3, [r7, #4]
  401736:	2101      	movs	r1, #1
  401738:	fa01 f303 	lsl.w	r3, r1, r3
  40173c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401740:	2300      	movs	r3, #0
}
  401742:	4618      	mov	r0, r3
  401744:	370c      	adds	r7, #12
  401746:	46bd      	mov	sp, r7
  401748:	f85d 7b04 	ldr.w	r7, [sp], #4
  40174c:	4770      	bx	lr
  40174e:	bf00      	nop
  401750:	400e0600 	.word	0x400e0600

00401754 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
  401754:	b4b0      	push	{r4, r5, r7}
  401756:	b091      	sub	sp, #68	; 0x44
  401758:	af00      	add	r7, sp, #0
  40175a:	6078      	str	r0, [r7, #4]
  40175c:	6039      	str	r1, [r7, #0]
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
  40175e:	4b1b      	ldr	r3, [pc, #108]	; (4017cc <pwm_clocks_generate+0x78>)
  401760:	f107 040c 	add.w	r4, r7, #12
  401764:	461d      	mov	r5, r3
  401766:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401768:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40176a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40176c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40176e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  401772:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
  401776:	2300      	movs	r3, #0
  401778:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
  40177a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  40177c:	009b      	lsls	r3, r3, #2
  40177e:	f107 0240 	add.w	r2, r7, #64	; 0x40
  401782:	4413      	add	r3, r2
  401784:	f853 3c34 	ldr.w	r3, [r3, #-52]
  401788:	683a      	ldr	r2, [r7, #0]
  40178a:	fbb2 f2f3 	udiv	r2, r2, r3
  40178e:	687b      	ldr	r3, [r7, #4]
  401790:	fbb2 f3f3 	udiv	r3, r2, r3
  401794:	63bb      	str	r3, [r7, #56]	; 0x38
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
  401796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  401798:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  40179c:	d800      	bhi.n	4017a0 <pwm_clocks_generate+0x4c>
			break;
  40179e:	e005      	b.n	4017ac <pwm_clocks_generate+0x58>
		}
		ul_pre++;
  4017a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4017a2:	3301      	adds	r3, #1
  4017a4:	63fb      	str	r3, [r7, #60]	; 0x3c
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
  4017a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4017a8:	2b0a      	cmp	r3, #10
  4017aa:	d9e6      	bls.n	40177a <pwm_clocks_generate+0x26>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
  4017ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4017ae:	2b0a      	cmp	r3, #10
  4017b0:	d804      	bhi.n	4017bc <pwm_clocks_generate+0x68>
		return ul_div | (ul_pre << 8);
  4017b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4017b4:	021a      	lsls	r2, r3, #8
  4017b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4017b8:	4313      	orrs	r3, r2
  4017ba:	e001      	b.n	4017c0 <pwm_clocks_generate+0x6c>
	} else {
		return PWM_INVALID_ARGUMENT;
  4017bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
	}
}
  4017c0:	4618      	mov	r0, r3
  4017c2:	3744      	adds	r7, #68	; 0x44
  4017c4:	46bd      	mov	sp, r7
  4017c6:	bcb0      	pop	{r4, r5, r7}
  4017c8:	4770      	bx	lr
  4017ca:	bf00      	nop
  4017cc:	0040a5b0 	.word	0x0040a5b0

004017d0 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
  4017d0:	b580      	push	{r7, lr}
  4017d2:	b084      	sub	sp, #16
  4017d4:	af00      	add	r7, sp, #0
  4017d6:	6078      	str	r0, [r7, #4]
  4017d8:	6039      	str	r1, [r7, #0]
	uint32_t clock = 0;
  4017da:	2300      	movs	r3, #0
  4017dc:	60fb      	str	r3, [r7, #12]
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
  4017de:	683b      	ldr	r3, [r7, #0]
  4017e0:	681b      	ldr	r3, [r3, #0]
  4017e2:	2b00      	cmp	r3, #0
  4017e4:	d011      	beq.n	40180a <pwm_init+0x3a>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
  4017e6:	683b      	ldr	r3, [r7, #0]
  4017e8:	681a      	ldr	r2, [r3, #0]
  4017ea:	683b      	ldr	r3, [r7, #0]
  4017ec:	689b      	ldr	r3, [r3, #8]
  4017ee:	4610      	mov	r0, r2
  4017f0:	4619      	mov	r1, r3
  4017f2:	4b16      	ldr	r3, [pc, #88]	; (40184c <pwm_init+0x7c>)
  4017f4:	4798      	blx	r3
  4017f6:	60b8      	str	r0, [r7, #8]
		if (result == PWM_INVALID_ARGUMENT) {
  4017f8:	68bb      	ldr	r3, [r7, #8]
  4017fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
  4017fe:	4293      	cmp	r3, r2
  401800:	d101      	bne.n	401806 <pwm_init+0x36>
			return result;
  401802:	68bb      	ldr	r3, [r7, #8]
  401804:	e01e      	b.n	401844 <pwm_init+0x74>
		}

		clock = result;
  401806:	68bb      	ldr	r3, [r7, #8]
  401808:	60fb      	str	r3, [r7, #12]
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
  40180a:	683b      	ldr	r3, [r7, #0]
  40180c:	685b      	ldr	r3, [r3, #4]
  40180e:	2b00      	cmp	r3, #0
  401810:	d014      	beq.n	40183c <pwm_init+0x6c>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
  401812:	683b      	ldr	r3, [r7, #0]
  401814:	685a      	ldr	r2, [r3, #4]
  401816:	683b      	ldr	r3, [r7, #0]
  401818:	689b      	ldr	r3, [r3, #8]
  40181a:	4610      	mov	r0, r2
  40181c:	4619      	mov	r1, r3
  40181e:	4b0b      	ldr	r3, [pc, #44]	; (40184c <pwm_init+0x7c>)
  401820:	4798      	blx	r3
  401822:	60b8      	str	r0, [r7, #8]

		if (result == PWM_INVALID_ARGUMENT) {
  401824:	68bb      	ldr	r3, [r7, #8]
  401826:	f64f 72ff 	movw	r2, #65535	; 0xffff
  40182a:	4293      	cmp	r3, r2
  40182c:	d101      	bne.n	401832 <pwm_init+0x62>
			return result;
  40182e:	68bb      	ldr	r3, [r7, #8]
  401830:	e008      	b.n	401844 <pwm_init+0x74>
		}

		clock |= (result << 16);
  401832:	68bb      	ldr	r3, [r7, #8]
  401834:	041b      	lsls	r3, r3, #16
  401836:	68fa      	ldr	r2, [r7, #12]
  401838:	4313      	orrs	r3, r2
  40183a:	60fb      	str	r3, [r7, #12]
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
  40183c:	687b      	ldr	r3, [r7, #4]
  40183e:	68fa      	ldr	r2, [r7, #12]
  401840:	601a      	str	r2, [r3, #0]
#endif
	return 0;
  401842:	2300      	movs	r3, #0
}
  401844:	4618      	mov	r0, r3
  401846:	3710      	adds	r7, #16
  401848:	46bd      	mov	sp, r7
  40184a:	bd80      	pop	{r7, pc}
  40184c:	00401755 	.word	0x00401755

00401850 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
  401850:	b480      	push	{r7}
  401852:	b087      	sub	sp, #28
  401854:	af00      	add	r7, sp, #0
  401856:	6078      	str	r0, [r7, #4]
  401858:	6039      	str	r1, [r7, #0]
	uint32_t tmp_reg = 0;
  40185a:	2300      	movs	r3, #0
  40185c:	617b      	str	r3, [r7, #20]
	uint32_t ch_num = p_channel->channel;
  40185e:	683b      	ldr	r3, [r7, #0]
  401860:	681b      	ldr	r3, [r3, #0]
  401862:	613b      	str	r3, [r7, #16]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  401864:	683b      	ldr	r3, [r7, #0]
  401866:	685b      	ldr	r3, [r3, #4]
  401868:	f003 030f 	and.w	r3, r3, #15
			(p_channel->polarity << 9) |
  40186c:	683a      	ldr	r2, [r7, #0]
  40186e:	7a92      	ldrb	r2, [r2, #10]
  401870:	0252      	lsls	r2, r2, #9
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  401872:	4313      	orrs	r3, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
  401874:	683a      	ldr	r2, [r7, #0]
  401876:	8a92      	ldrh	r2, [r2, #20]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
  401878:	4313      	orrs	r3, r2
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
  40187a:	683a      	ldr	r2, [r7, #0]
  40187c:	7d92      	ldrb	r2, [r2, #22]
  40187e:	0412      	lsls	r2, r2, #16

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
  401880:	4313      	orrs	r3, r2
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
  401882:	683a      	ldr	r2, [r7, #0]
  401884:	7dd2      	ldrb	r2, [r2, #23]
  401886:	0452      	lsls	r2, r2, #17
	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
  401888:	4313      	orrs	r3, r2
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
  40188a:	683a      	ldr	r2, [r7, #0]
  40188c:	7e12      	ldrb	r2, [r2, #24]
  40188e:	0492      	lsls	r2, r2, #18
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
  401890:	4313      	orrs	r3, r2
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
  401892:	683a      	ldr	r2, [r7, #0]
  401894:	8912      	ldrh	r2, [r2, #8]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  401896:	4313      	orrs	r3, r2
  401898:	617b      	str	r3, [r7, #20]
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
  40189a:	687a      	ldr	r2, [r7, #4]
  40189c:	693b      	ldr	r3, [r7, #16]
  40189e:	3310      	adds	r3, #16
  4018a0:	015b      	lsls	r3, r3, #5
  4018a2:	4413      	add	r3, r2
  4018a4:	697a      	ldr	r2, [r7, #20]
  4018a6:	601a      	str	r2, [r3, #0]

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
  4018a8:	683b      	ldr	r3, [r7, #0]
  4018aa:	68da      	ldr	r2, [r3, #12]
  4018ac:	6879      	ldr	r1, [r7, #4]
  4018ae:	693b      	ldr	r3, [r7, #16]
  4018b0:	3310      	adds	r3, #16
  4018b2:	015b      	lsls	r3, r3, #5
  4018b4:	440b      	add	r3, r1
  4018b6:	605a      	str	r2, [r3, #4]

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
  4018b8:	683b      	ldr	r3, [r7, #0]
  4018ba:	691a      	ldr	r2, [r3, #16]
  4018bc:	6879      	ldr	r1, [r7, #4]
  4018be:	693b      	ldr	r3, [r7, #16]
  4018c0:	015b      	lsls	r3, r3, #5
  4018c2:	440b      	add	r3, r1
  4018c4:	f503 7302 	add.w	r3, r3, #520	; 0x208
  4018c8:	605a      	str	r2, [r3, #4]
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
  4018ca:	683b      	ldr	r3, [r7, #0]
  4018cc:	7d9b      	ldrb	r3, [r3, #22]
  4018ce:	2b00      	cmp	r3, #0
  4018d0:	d00d      	beq.n	4018ee <pwm_channel_init+0x9e>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
  4018d2:	683b      	ldr	r3, [r7, #0]
  4018d4:	8b9b      	ldrh	r3, [r3, #28]
  4018d6:	041b      	lsls	r3, r3, #16
  4018d8:	461a      	mov	r2, r3
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
  4018da:	683b      	ldr	r3, [r7, #0]
  4018dc:	8b5b      	ldrh	r3, [r3, #26]
  4018de:	431a      	orrs	r2, r3
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
  4018e0:	6879      	ldr	r1, [r7, #4]
  4018e2:	693b      	ldr	r3, [r7, #16]
  4018e4:	015b      	lsls	r3, r3, #5
  4018e6:	440b      	add	r3, r1
  4018e8:	f503 7306 	add.w	r3, r3, #536	; 0x218
  4018ec:	601a      	str	r2, [r3, #0]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
  4018ee:	687b      	ldr	r3, [r7, #4]
  4018f0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  4018f2:	693b      	ldr	r3, [r7, #16]
  4018f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  4018f8:	fa01 f303 	lsl.w	r3, r1, r3
  4018fc:	43db      	mvns	r3, r3
  4018fe:	4013      	ands	r3, r2
  401900:	617b      	str	r3, [r7, #20]
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
  401902:	683b      	ldr	r3, [r7, #0]
  401904:	7f9b      	ldrb	r3, [r3, #30]
  401906:	461a      	mov	r2, r3
  401908:	693b      	ldr	r3, [r7, #16]
  40190a:	409a      	lsls	r2, r3
			(((p_channel->output_selection.b_override_pwml) << ch_num)
  40190c:	683b      	ldr	r3, [r7, #0]
  40190e:	7fdb      	ldrb	r3, [r3, #31]
  401910:	4619      	mov	r1, r3
  401912:	693b      	ldr	r3, [r7, #16]
  401914:	fa01 f303 	lsl.w	r3, r1, r3
					<< 16);
  401918:	041b      	lsls	r3, r3, #16
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
  40191a:	4313      	orrs	r3, r2
  40191c:	461a      	mov	r2, r3
  40191e:	697b      	ldr	r3, [r7, #20]
  401920:	4313      	orrs	r3, r2
  401922:	617b      	str	r3, [r7, #20]
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
  401924:	687b      	ldr	r3, [r7, #4]
  401926:	697a      	ldr	r2, [r7, #20]
  401928:	649a      	str	r2, [r3, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
  40192a:	687b      	ldr	r3, [r7, #4]
  40192c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  40192e:	693b      	ldr	r3, [r7, #16]
  401930:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  401934:	fa01 f303 	lsl.w	r3, r1, r3
  401938:	43db      	mvns	r3, r3
  40193a:	4013      	ands	r3, r2
  40193c:	617b      	str	r3, [r7, #20]
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
  40193e:	683b      	ldr	r3, [r7, #0]
  401940:	f893 3020 	ldrb.w	r3, [r3, #32]
  401944:	461a      	mov	r2, r3
  401946:	693b      	ldr	r3, [r7, #16]
  401948:	409a      	lsls	r2, r3
			(((p_channel->output_selection.override_level_pwml) << ch_num)
  40194a:	683b      	ldr	r3, [r7, #0]
  40194c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
  401950:	4619      	mov	r1, r3
  401952:	693b      	ldr	r3, [r7, #16]
  401954:	fa01 f303 	lsl.w	r3, r1, r3
					<< 16);
  401958:	041b      	lsls	r3, r3, #16
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
  40195a:	4313      	orrs	r3, r2
  40195c:	461a      	mov	r2, r3
  40195e:	697b      	ldr	r3, [r7, #20]
  401960:	4313      	orrs	r3, r2
  401962:	617b      	str	r3, [r7, #20]
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
  401964:	687b      	ldr	r3, [r7, #4]
  401966:	697a      	ldr	r2, [r7, #20]
  401968:	645a      	str	r2, [r3, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
  40196a:	693b      	ldr	r3, [r7, #16]
  40196c:	2201      	movs	r2, #1
  40196e:	fa02 f303 	lsl.w	r3, r2, r3
  401972:	60fb      	str	r3, [r7, #12]
	if (p_channel->b_sync_ch) {
  401974:	683b      	ldr	r3, [r7, #0]
  401976:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
  40197a:	2b00      	cmp	r3, #0
  40197c:	d006      	beq.n	40198c <pwm_channel_init+0x13c>
		p_pwm->PWM_SCM |= channel;
  40197e:	687b      	ldr	r3, [r7, #4]
  401980:	6a1a      	ldr	r2, [r3, #32]
  401982:	68fb      	ldr	r3, [r7, #12]
  401984:	431a      	orrs	r2, r3
  401986:	687b      	ldr	r3, [r7, #4]
  401988:	621a      	str	r2, [r3, #32]
  40198a:	e006      	b.n	40199a <pwm_channel_init+0x14a>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
  40198c:	687b      	ldr	r3, [r7, #4]
  40198e:	6a1a      	ldr	r2, [r3, #32]
  401990:	68fb      	ldr	r3, [r7, #12]
  401992:	43db      	mvns	r3, r3
  401994:	401a      	ands	r2, r3
  401996:	687b      	ldr	r3, [r7, #4]
  401998:	621a      	str	r2, [r3, #32]
	}

	/* Fault Protection Value Register */
#if (SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	if (p_channel->ul_fault_output_pwmh == PWM_HIGHZ) {
  40199a:	683b      	ldr	r3, [r7, #0]
  40199c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
  4019a0:	2b02      	cmp	r3, #2
  4019a2:	d10b      	bne.n	4019bc <pwm_channel_init+0x16c>
		p_pwm->PWM_FPV2 |= (0x01 << ch_num);
  4019a4:	687b      	ldr	r3, [r7, #4]
  4019a6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  4019aa:	693a      	ldr	r2, [r7, #16]
  4019ac:	2101      	movs	r1, #1
  4019ae:	fa01 f202 	lsl.w	r2, r1, r2
  4019b2:	431a      	orrs	r2, r3
  4019b4:	687b      	ldr	r3, [r7, #4]
  4019b6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  4019ba:	e024      	b.n	401a06 <pwm_channel_init+0x1b6>
	} else {
		p_pwm->PWM_FPV2 &= ~(0x01 << ch_num);
  4019bc:	687b      	ldr	r3, [r7, #4]
  4019be:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  4019c2:	693a      	ldr	r2, [r7, #16]
  4019c4:	2101      	movs	r1, #1
  4019c6:	fa01 f202 	lsl.w	r2, r1, r2
  4019ca:	43d2      	mvns	r2, r2
  4019cc:	401a      	ands	r2, r3
  4019ce:	687b      	ldr	r3, [r7, #4]
  4019d0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
  4019d4:	683b      	ldr	r3, [r7, #0]
  4019d6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
  4019da:	2b01      	cmp	r3, #1
  4019dc:	d109      	bne.n	4019f2 <pwm_channel_init+0x1a2>
			p_pwm->PWM_FPV1 |= (0x01 << ch_num);
  4019de:	687b      	ldr	r3, [r7, #4]
  4019e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4019e2:	693a      	ldr	r2, [r7, #16]
  4019e4:	2101      	movs	r1, #1
  4019e6:	fa01 f202 	lsl.w	r2, r1, r2
  4019ea:	431a      	orrs	r2, r3
  4019ec:	687b      	ldr	r3, [r7, #4]
  4019ee:	669a      	str	r2, [r3, #104]	; 0x68
  4019f0:	e009      	b.n	401a06 <pwm_channel_init+0x1b6>
		} else {
			p_pwm->PWM_FPV1 &= (~(0x01 << ch_num));
  4019f2:	687b      	ldr	r3, [r7, #4]
  4019f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4019f6:	693a      	ldr	r2, [r7, #16]
  4019f8:	2101      	movs	r1, #1
  4019fa:	fa01 f202 	lsl.w	r2, r1, r2
  4019fe:	43d2      	mvns	r2, r2
  401a00:	401a      	ands	r2, r3
  401a02:	687b      	ldr	r3, [r7, #4]
  401a04:	669a      	str	r2, [r3, #104]	; 0x68
		}
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGHZ) {
  401a06:	683b      	ldr	r3, [r7, #0]
  401a08:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
  401a0c:	2b02      	cmp	r3, #2
  401a0e:	d10c      	bne.n	401a2a <pwm_channel_init+0x1da>
		p_pwm->PWM_FPV2 |= ((0x01 << ch_num) << 16);
  401a10:	687b      	ldr	r3, [r7, #4]
  401a12:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  401a16:	693a      	ldr	r2, [r7, #16]
  401a18:	2101      	movs	r1, #1
  401a1a:	fa01 f202 	lsl.w	r2, r1, r2
  401a1e:	0412      	lsls	r2, r2, #16
  401a20:	431a      	orrs	r2, r3
  401a22:	687b      	ldr	r3, [r7, #4]
  401a24:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  401a28:	e027      	b.n	401a7a <pwm_channel_init+0x22a>
	} else {
		p_pwm->PWM_FPV2 &= ~((0x01 << ch_num) << 16);
  401a2a:	687b      	ldr	r3, [r7, #4]
  401a2c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  401a30:	693a      	ldr	r2, [r7, #16]
  401a32:	2101      	movs	r1, #1
  401a34:	fa01 f202 	lsl.w	r2, r1, r2
  401a38:	0412      	lsls	r2, r2, #16
  401a3a:	43d2      	mvns	r2, r2
  401a3c:	401a      	ands	r2, r3
  401a3e:	687b      	ldr	r3, [r7, #4]
  401a40:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
  401a44:	683b      	ldr	r3, [r7, #0]
  401a46:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
  401a4a:	2b01      	cmp	r3, #1
  401a4c:	d10a      	bne.n	401a64 <pwm_channel_init+0x214>
			p_pwm->PWM_FPV1 |= ((0x01 << ch_num) << 16);
  401a4e:	687b      	ldr	r3, [r7, #4]
  401a50:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401a52:	693a      	ldr	r2, [r7, #16]
  401a54:	2101      	movs	r1, #1
  401a56:	fa01 f202 	lsl.w	r2, r1, r2
  401a5a:	0412      	lsls	r2, r2, #16
  401a5c:	431a      	orrs	r2, r3
  401a5e:	687b      	ldr	r3, [r7, #4]
  401a60:	669a      	str	r2, [r3, #104]	; 0x68
  401a62:	e00a      	b.n	401a7a <pwm_channel_init+0x22a>
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
  401a64:	687b      	ldr	r3, [r7, #4]
  401a66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401a68:	693a      	ldr	r2, [r7, #16]
  401a6a:	2101      	movs	r1, #1
  401a6c:	fa01 f202 	lsl.w	r2, r1, r2
  401a70:	0412      	lsls	r2, r2, #16
  401a72:	43d2      	mvns	r2, r2
  401a74:	401a      	ands	r2, r3
  401a76:	687b      	ldr	r3, [r7, #4]
  401a78:	669a      	str	r2, [r3, #104]	; 0x68
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
  401a7a:	2300      	movs	r3, #0
  401a7c:	60bb      	str	r3, [r7, #8]
		p_pwm->PWM_FPE2 = fault_enable_reg;
	}
#endif

#if (SAM3U || SAM3S || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	ch_num *= 8;
  401a7e:	693b      	ldr	r3, [r7, #16]
  401a80:	00db      	lsls	r3, r3, #3
  401a82:	613b      	str	r3, [r7, #16]
	fault_enable_reg = p_pwm->PWM_FPE;
  401a84:	687b      	ldr	r3, [r7, #4]
  401a86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
  401a88:	60bb      	str	r3, [r7, #8]
	fault_enable_reg &= ~(0xFF << ch_num);
  401a8a:	693b      	ldr	r3, [r7, #16]
  401a8c:	22ff      	movs	r2, #255	; 0xff
  401a8e:	fa02 f303 	lsl.w	r3, r2, r3
  401a92:	43db      	mvns	r3, r3
  401a94:	461a      	mov	r2, r3
  401a96:	68bb      	ldr	r3, [r7, #8]
  401a98:	4013      	ands	r3, r2
  401a9a:	60bb      	str	r3, [r7, #8]
	fault_enable_reg |= ((p_channel->fault_id) << ch_num);
  401a9c:	683b      	ldr	r3, [r7, #0]
  401a9e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
  401aa2:	461a      	mov	r2, r3
  401aa4:	693b      	ldr	r3, [r7, #16]
  401aa6:	fa02 f303 	lsl.w	r3, r2, r3
  401aaa:	461a      	mov	r2, r3
  401aac:	68bb      	ldr	r3, [r7, #8]
  401aae:	4313      	orrs	r3, r2
  401ab0:	60bb      	str	r3, [r7, #8]
	p_pwm->PWM_FPE = fault_enable_reg;
  401ab2:	687b      	ldr	r3, [r7, #4]
  401ab4:	68ba      	ldr	r2, [r7, #8]
  401ab6:	66da      	str	r2, [r3, #108]	; 0x6c
	}
	p_pwm->PWM_CH_NUM_0X400[ch_num].PWM_CAE =
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#elif (SAMV70 || SAMV71 || SAME70 || SAMS70)
	if (!ch_num) {
  401ab8:	693b      	ldr	r3, [r7, #16]
  401aba:	2b00      	cmp	r3, #0
  401abc:	d115      	bne.n	401aea <pwm_channel_init+0x29a>
		if (p_channel->spread_spectrum_mode ==
  401abe:	683b      	ldr	r3, [r7, #0]
  401ac0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
  401ac4:	2b01      	cmp	r3, #1
  401ac6:	d109      	bne.n	401adc <pwm_channel_init+0x28c>
		PWM_SPREAD_SPECTRUM_MODE_RANDOM) {
			p_pwm->PWM_SSPR = PWM_SSPR_SPRD(p_channel->ul_spread) |
  401ac8:	683b      	ldr	r3, [r7, #0]
  401aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401acc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401ad0:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
  401ad4:	687b      	ldr	r3, [r7, #4]
  401ad6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  401ada:	e006      	b.n	401aea <pwm_channel_init+0x29a>
			PWM_SSPR_SPRDM;
			} else {
			p_pwm->PWM_SSPR = PWM_SSPR_SPRD(p_channel->ul_spread);
  401adc:	683b      	ldr	r3, [r7, #0]
  401ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401ae0:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  401ae4:	687b      	ldr	r3, [r7, #4]
  401ae6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		}
	}
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
  401aea:	687a      	ldr	r2, [r7, #4]
  401aec:	693b      	ldr	r3, [r7, #16]
  401aee:	3310      	adds	r3, #16
  401af0:	015b      	lsls	r3, r3, #5
  401af2:	4413      	add	r3, r2
  401af4:	681b      	ldr	r3, [r3, #0]
  401af6:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
  401afa:	6879      	ldr	r1, [r7, #4]
  401afc:	693b      	ldr	r3, [r7, #16]
  401afe:	3310      	adds	r3, #16
  401b00:	015b      	lsls	r3, r3, #5
  401b02:	440b      	add	r3, r1
  401b04:	601a      	str	r2, [r3, #0]
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
  401b06:	687a      	ldr	r2, [r7, #4]
  401b08:	693b      	ldr	r3, [r7, #16]
  401b0a:	3310      	adds	r3, #16
  401b0c:	015b      	lsls	r3, r3, #5
  401b0e:	4413      	add	r3, r2
  401b10:	681a      	ldr	r2, [r3, #0]
  401b12:	683b      	ldr	r3, [r7, #0]
  401b14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  401b16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  401b1a:	431a      	orrs	r2, r3
  401b1c:	6879      	ldr	r1, [r7, #4]
  401b1e:	693b      	ldr	r3, [r7, #16]
  401b20:	3310      	adds	r3, #16
  401b22:	015b      	lsls	r3, r3, #5
  401b24:	440b      	add	r3, r1
  401b26:	601a      	str	r2, [r3, #0]
#endif

	return 0;
  401b28:	2300      	movs	r3, #0
}
  401b2a:	4618      	mov	r0, r3
  401b2c:	371c      	adds	r7, #28
  401b2e:	46bd      	mov	sp, r7
  401b30:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b34:	4770      	bx	lr
  401b36:	bf00      	nop

00401b38 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
  401b38:	b480      	push	{r7}
  401b3a:	b087      	sub	sp, #28
  401b3c:	af00      	add	r7, sp, #0
  401b3e:	60f8      	str	r0, [r7, #12]
  401b40:	60b9      	str	r1, [r7, #8]
  401b42:	607a      	str	r2, [r7, #4]
	uint32_t ch_num = p_channel->channel;
  401b44:	68bb      	ldr	r3, [r7, #8]
  401b46:	681b      	ldr	r3, [r3, #0]
  401b48:	617b      	str	r3, [r7, #20]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
  401b4a:	68bb      	ldr	r3, [r7, #8]
  401b4c:	691a      	ldr	r2, [r3, #16]
  401b4e:	687b      	ldr	r3, [r7, #4]
  401b50:	429a      	cmp	r2, r3
  401b52:	d202      	bcs.n	401b5a <pwm_channel_update_duty+0x22>
		return PWM_INVALID_ARGUMENT;
  401b54:	f64f 73ff 	movw	r3, #65535	; 0xffff
  401b58:	e00b      	b.n	401b72 <pwm_channel_update_duty+0x3a>
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
  401b5a:	68bb      	ldr	r3, [r7, #8]
  401b5c:	687a      	ldr	r2, [r7, #4]
  401b5e:	60da      	str	r2, [r3, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
  401b60:	68fa      	ldr	r2, [r7, #12]
  401b62:	697b      	ldr	r3, [r7, #20]
  401b64:	015b      	lsls	r3, r3, #5
  401b66:	4413      	add	r3, r2
  401b68:	f503 7302 	add.w	r3, r3, #520	; 0x208
  401b6c:	687a      	ldr	r2, [r7, #4]
  401b6e:	601a      	str	r2, [r3, #0]
#endif
	}

	return 0;
  401b70:	2300      	movs	r3, #0
}
  401b72:	4618      	mov	r0, r3
  401b74:	371c      	adds	r7, #28
  401b76:	46bd      	mov	sp, r7
  401b78:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b7c:	4770      	bx	lr
  401b7e:	bf00      	nop

00401b80 <pwm_channel_enable>:
 *
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
  401b80:	b480      	push	{r7}
  401b82:	b083      	sub	sp, #12
  401b84:	af00      	add	r7, sp, #0
  401b86:	6078      	str	r0, [r7, #4]
  401b88:	6039      	str	r1, [r7, #0]
	p_pwm->PWM_ENA = (1 << ul_channel);
  401b8a:	683b      	ldr	r3, [r7, #0]
  401b8c:	2201      	movs	r2, #1
  401b8e:	fa02 f303 	lsl.w	r3, r2, r3
  401b92:	461a      	mov	r2, r3
  401b94:	687b      	ldr	r3, [r7, #4]
  401b96:	605a      	str	r2, [r3, #4]
}
  401b98:	370c      	adds	r7, #12
  401b9a:	46bd      	mov	sp, r7
  401b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ba0:	4770      	bx	lr
  401ba2:	bf00      	nop

00401ba4 <pwm_channel_disable>:
 *
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
  401ba4:	b480      	push	{r7}
  401ba6:	b083      	sub	sp, #12
  401ba8:	af00      	add	r7, sp, #0
  401baa:	6078      	str	r0, [r7, #4]
  401bac:	6039      	str	r1, [r7, #0]
	p_pwm->PWM_DIS = (1 << ul_channel);
  401bae:	683b      	ldr	r3, [r7, #0]
  401bb0:	2201      	movs	r2, #1
  401bb2:	fa02 f303 	lsl.w	r3, r2, r3
  401bb6:	461a      	mov	r2, r3
  401bb8:	687b      	ldr	r3, [r7, #4]
  401bba:	609a      	str	r2, [r3, #8]
}
  401bbc:	370c      	adds	r7, #12
  401bbe:	46bd      	mov	sp, r7
  401bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bc4:	4770      	bx	lr
  401bc6:	bf00      	nop

00401bc8 <pwm_channel_get_interrupt_status>:
 * \param p_pwm Pointer to a PWM instance.
 *
 * \return Channel counter event and fault protection trigger interrupt status.
 */
uint32_t pwm_channel_get_interrupt_status(Pwm *p_pwm)
{
  401bc8:	b480      	push	{r7}
  401bca:	b083      	sub	sp, #12
  401bcc:	af00      	add	r7, sp, #0
  401bce:	6078      	str	r0, [r7, #4]
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	return p_pwm->PWM_ISR;
#else
	return p_pwm->PWM_ISR1;
  401bd0:	687b      	ldr	r3, [r7, #4]
  401bd2:	69db      	ldr	r3, [r3, #28]
#endif
}
  401bd4:	4618      	mov	r0, r3
  401bd6:	370c      	adds	r7, #12
  401bd8:	46bd      	mov	sp, r7
  401bda:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bde:	4770      	bx	lr

00401be0 <pwm_channel_enable_interrupt>:
 * \param ul_fault Channel number to enable fault protection interrupt(ignored
 * by SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM).
 */
void pwm_channel_enable_interrupt(Pwm *p_pwm, uint32_t ul_event,
		uint32_t ul_fault)
{
  401be0:	b480      	push	{r7}
  401be2:	b085      	sub	sp, #20
  401be4:	af00      	add	r7, sp, #0
  401be6:	60f8      	str	r0, [r7, #12]
  401be8:	60b9      	str	r1, [r7, #8]
  401bea:	607a      	str	r2, [r7, #4]
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_IER = (1 << ul_event);
	/* avoid Cppcheck Warning */
	UNUSED(ul_fault);
#else
	p_pwm->PWM_IER1 = (1 << ul_event) | (1 << (ul_fault + 16));
  401bec:	68bb      	ldr	r3, [r7, #8]
  401bee:	2201      	movs	r2, #1
  401bf0:	409a      	lsls	r2, r3
  401bf2:	687b      	ldr	r3, [r7, #4]
  401bf4:	3310      	adds	r3, #16
  401bf6:	4619      	mov	r1, r3
  401bf8:	2301      	movs	r3, #1
  401bfa:	408b      	lsls	r3, r1
  401bfc:	4313      	orrs	r3, r2
  401bfe:	461a      	mov	r2, r3
  401c00:	68fb      	ldr	r3, [r7, #12]
  401c02:	611a      	str	r2, [r3, #16]
#endif
}
  401c04:	3714      	adds	r7, #20
  401c06:	46bd      	mov	sp, r7
  401c08:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c0c:	4770      	bx	lr
  401c0e:	bf00      	nop

00401c10 <pwm_channel_disable_interrupt>:
 * \param ul_fault Bitmask of channel number to disable fault protection
 * interrupt(ignored by SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM).
 */
void pwm_channel_disable_interrupt(Pwm *p_pwm, uint32_t ul_event,
		uint32_t ul_fault)
{
  401c10:	b480      	push	{r7}
  401c12:	b085      	sub	sp, #20
  401c14:	af00      	add	r7, sp, #0
  401c16:	60f8      	str	r0, [r7, #12]
  401c18:	60b9      	str	r1, [r7, #8]
  401c1a:	607a      	str	r2, [r7, #4]
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_IDR = (1 << ul_event);
	/* avoid Cppcheck Warning */
	UNUSED(ul_fault);
#else
	p_pwm->PWM_IDR1 = (1 << ul_event) | (1 << (ul_fault + 16));
  401c1c:	68bb      	ldr	r3, [r7, #8]
  401c1e:	2201      	movs	r2, #1
  401c20:	409a      	lsls	r2, r3
  401c22:	687b      	ldr	r3, [r7, #4]
  401c24:	3310      	adds	r3, #16
  401c26:	4619      	mov	r1, r3
  401c28:	2301      	movs	r3, #1
  401c2a:	408b      	lsls	r3, r1
  401c2c:	4313      	orrs	r3, r2
  401c2e:	461a      	mov	r2, r3
  401c30:	68fb      	ldr	r3, [r7, #12]
  401c32:	615a      	str	r2, [r3, #20]
#endif
}
  401c34:	3714      	adds	r7, #20
  401c36:	46bd      	mov	sp, r7
  401c38:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c3c:	4770      	bx	lr
  401c3e:	bf00      	nop

00401c40 <twihs_enable_master_mode>:
 * \brief Enable TWIHS master mode.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_enable_master_mode(Twihs *p_twihs)
{
  401c40:	b480      	push	{r7}
  401c42:	b083      	sub	sp, #12
  401c44:	af00      	add	r7, sp, #0
  401c46:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  401c48:	687b      	ldr	r3, [r7, #4]
  401c4a:	2208      	movs	r2, #8
  401c4c:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  401c4e:	687b      	ldr	r3, [r7, #4]
  401c50:	2220      	movs	r2, #32
  401c52:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  401c54:	687b      	ldr	r3, [r7, #4]
  401c56:	2204      	movs	r2, #4
  401c58:	601a      	str	r2, [r3, #0]
}
  401c5a:	370c      	adds	r7, #12
  401c5c:	46bd      	mov	sp, r7
  401c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c62:	4770      	bx	lr

00401c64 <twihs_master_init>:
 * \param p_opt Options for initializing the TWIHS module (see \ref twihs_options_t).
 *
 * \return TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twihs_master_init(Twihs *p_twihs, const twihs_options_t *p_opt)
{
  401c64:	b580      	push	{r7, lr}
  401c66:	b084      	sub	sp, #16
  401c68:	af00      	add	r7, sp, #0
  401c6a:	6078      	str	r0, [r7, #4]
  401c6c:	6039      	str	r1, [r7, #0]
	uint32_t status = TWIHS_SUCCESS;
  401c6e:	2300      	movs	r3, #0
  401c70:	60fb      	str	r3, [r7, #12]

	/* Disable TWIHS interrupts */
	p_twihs->TWIHS_IDR = ~0UL;
  401c72:	687b      	ldr	r3, [r7, #4]
  401c74:	f04f 32ff 	mov.w	r2, #4294967295
  401c78:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twihs->TWIHS_SR;
  401c7a:	687b      	ldr	r3, [r7, #4]
  401c7c:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWIHS peripheral */
	twihs_reset(p_twihs);
  401c7e:	6878      	ldr	r0, [r7, #4]
  401c80:	4b0b      	ldr	r3, [pc, #44]	; (401cb0 <twihs_master_init+0x4c>)
  401c82:	4798      	blx	r3

	twihs_enable_master_mode(p_twihs);
  401c84:	6878      	ldr	r0, [r7, #4]
  401c86:	4b0b      	ldr	r3, [pc, #44]	; (401cb4 <twihs_master_init+0x50>)
  401c88:	4798      	blx	r3

	/* Select the speed */
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  401c8a:	683b      	ldr	r3, [r7, #0]
  401c8c:	685a      	ldr	r2, [r3, #4]
  401c8e:	683b      	ldr	r3, [r7, #0]
  401c90:	681b      	ldr	r3, [r3, #0]
  401c92:	6878      	ldr	r0, [r7, #4]
  401c94:	4611      	mov	r1, r2
  401c96:	461a      	mov	r2, r3
  401c98:	4b07      	ldr	r3, [pc, #28]	; (401cb8 <twihs_master_init+0x54>)
  401c9a:	4798      	blx	r3
  401c9c:	4603      	mov	r3, r0
  401c9e:	2b01      	cmp	r3, #1
  401ca0:	d101      	bne.n	401ca6 <twihs_master_init+0x42>
		/* The desired speed setting is rejected */
		status = TWIHS_INVALID_ARGUMENT;
  401ca2:	2301      	movs	r3, #1
  401ca4:	60fb      	str	r3, [r7, #12]
	}

	return status;
  401ca6:	68fb      	ldr	r3, [r7, #12]
}
  401ca8:	4618      	mov	r0, r3
  401caa:	3710      	adds	r7, #16
  401cac:	46bd      	mov	sp, r7
  401cae:	bd80      	pop	{r7, pc}
  401cb0:	00401f4d 	.word	0x00401f4d
  401cb4:	00401c41 	.word	0x00401c41
  401cb8:	00401cbd 	.word	0x00401cbd

00401cbc <twihs_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twihs_set_speed(Twihs *p_twihs, uint32_t ul_speed, uint32_t ul_mck)
{
  401cbc:	b480      	push	{r7}
  401cbe:	b087      	sub	sp, #28
  401cc0:	af00      	add	r7, sp, #0
  401cc2:	60f8      	str	r0, [r7, #12]
  401cc4:	60b9      	str	r1, [r7, #8]
  401cc6:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  401cc8:	2300      	movs	r3, #0
  401cca:	617b      	str	r3, [r7, #20]
	uint32_t c_lh_div;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401ccc:	68bb      	ldr	r3, [r7, #8]
  401cce:	4a16      	ldr	r2, [pc, #88]	; (401d28 <twihs_set_speed+0x6c>)
  401cd0:	4293      	cmp	r3, r2
  401cd2:	d901      	bls.n	401cd8 <twihs_set_speed+0x1c>
		return FAIL;
  401cd4:	2301      	movs	r3, #1
  401cd6:	e021      	b.n	401d1c <twihs_set_speed+0x60>
	}

	c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401cd8:	68bb      	ldr	r3, [r7, #8]
  401cda:	005b      	lsls	r3, r3, #1
  401cdc:	687a      	ldr	r2, [r7, #4]
  401cde:	fbb2 f3f3 	udiv	r3, r2, r3
  401ce2:	3b04      	subs	r3, #4
  401ce4:	613b      	str	r3, [r7, #16]

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401ce6:	e005      	b.n	401cf4 <twihs_set_speed+0x38>
		/* Increase clock divider */
		ckdiv++;
  401ce8:	697b      	ldr	r3, [r7, #20]
  401cea:	3301      	adds	r3, #1
  401cec:	617b      	str	r3, [r7, #20]
		/* Divide cldiv value */
		c_lh_div /= TWIHS_CLK_DIVIDER;
  401cee:	693b      	ldr	r3, [r7, #16]
  401cf0:	085b      	lsrs	r3, r3, #1
  401cf2:	613b      	str	r3, [r7, #16]
	}

	c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401cf4:	693b      	ldr	r3, [r7, #16]
  401cf6:	2bff      	cmp	r3, #255	; 0xff
  401cf8:	d902      	bls.n	401d00 <twihs_set_speed+0x44>
  401cfa:	697b      	ldr	r3, [r7, #20]
  401cfc:	2b06      	cmp	r3, #6
  401cfe:	d9f3      	bls.n	401ce8 <twihs_set_speed+0x2c>
		c_lh_div /= TWIHS_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twihs->TWIHS_CWGR =
			TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401d00:	693b      	ldr	r3, [r7, #16]
  401d02:	b2da      	uxtb	r2, r3
  401d04:	693b      	ldr	r3, [r7, #16]
  401d06:	021b      	lsls	r3, r3, #8
  401d08:	b29b      	uxth	r3, r3
  401d0a:	431a      	orrs	r2, r3
			TWIHS_CWGR_CKDIV(ckdiv);
  401d0c:	697b      	ldr	r3, [r7, #20]
  401d0e:	041b      	lsls	r3, r3, #16
  401d10:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWIHS_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twihs->TWIHS_CWGR =
			TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401d14:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWIHS_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twihs->TWIHS_CWGR =
  401d16:	68fb      	ldr	r3, [r7, #12]
  401d18:	611a      	str	r2, [r3, #16]
			TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
			TWIHS_CWGR_CKDIV(ckdiv);

	return PASS;
  401d1a:	2300      	movs	r3, #0
}
  401d1c:	4618      	mov	r0, r3
  401d1e:	371c      	adds	r7, #28
  401d20:	46bd      	mov	sp, r7
  401d22:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d26:	4770      	bx	lr
  401d28:	00061a80 	.word	0x00061a80

00401d2c <twihs_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twihs_mk_addr(const uint8_t *addr, int len)
{
  401d2c:	b480      	push	{r7}
  401d2e:	b085      	sub	sp, #20
  401d30:	af00      	add	r7, sp, #0
  401d32:	6078      	str	r0, [r7, #4]
  401d34:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  401d36:	683b      	ldr	r3, [r7, #0]
  401d38:	2b00      	cmp	r3, #0
  401d3a:	d101      	bne.n	401d40 <twihs_mk_addr+0x14>
		return 0;
  401d3c:	2300      	movs	r3, #0
  401d3e:	e01d      	b.n	401d7c <twihs_mk_addr+0x50>

	val = addr[0];
  401d40:	687b      	ldr	r3, [r7, #4]
  401d42:	781b      	ldrb	r3, [r3, #0]
  401d44:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  401d46:	683b      	ldr	r3, [r7, #0]
  401d48:	2b01      	cmp	r3, #1
  401d4a:	dd09      	ble.n	401d60 <twihs_mk_addr+0x34>
		val <<= 8;
  401d4c:	68fb      	ldr	r3, [r7, #12]
  401d4e:	021b      	lsls	r3, r3, #8
  401d50:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  401d52:	687b      	ldr	r3, [r7, #4]
  401d54:	3301      	adds	r3, #1
  401d56:	781b      	ldrb	r3, [r3, #0]
  401d58:	461a      	mov	r2, r3
  401d5a:	68fb      	ldr	r3, [r7, #12]
  401d5c:	4313      	orrs	r3, r2
  401d5e:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  401d60:	683b      	ldr	r3, [r7, #0]
  401d62:	2b02      	cmp	r3, #2
  401d64:	dd09      	ble.n	401d7a <twihs_mk_addr+0x4e>
		val <<= 8;
  401d66:	68fb      	ldr	r3, [r7, #12]
  401d68:	021b      	lsls	r3, r3, #8
  401d6a:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  401d6c:	687b      	ldr	r3, [r7, #4]
  401d6e:	3302      	adds	r3, #2
  401d70:	781b      	ldrb	r3, [r3, #0]
  401d72:	461a      	mov	r2, r3
  401d74:	68fb      	ldr	r3, [r7, #12]
  401d76:	4313      	orrs	r3, r2
  401d78:	60fb      	str	r3, [r7, #12]
	}
	return val;
  401d7a:	68fb      	ldr	r3, [r7, #12]
}
  401d7c:	4618      	mov	r0, r3
  401d7e:	3714      	adds	r7, #20
  401d80:	46bd      	mov	sp, r7
  401d82:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d86:	4770      	bx	lr

00401d88 <twihs_master_read>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twihs_master_read(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401d88:	b580      	push	{r7, lr}
  401d8a:	b086      	sub	sp, #24
  401d8c:	af00      	add	r7, sp, #0
  401d8e:	6078      	str	r0, [r7, #4]
  401d90:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401d92:	683b      	ldr	r3, [r7, #0]
  401d94:	68db      	ldr	r3, [r3, #12]
  401d96:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401d98:	683b      	ldr	r3, [r7, #0]
  401d9a:	689b      	ldr	r3, [r3, #8]
  401d9c:	613b      	str	r3, [r7, #16]
	uint32_t timeout = TWIHS_TIMEOUT;
  401d9e:	f643 2398 	movw	r3, #15000	; 0x3a98
  401da2:	60fb      	str	r3, [r7, #12]

	/* Check argument */
	if (cnt == 0) {
  401da4:	697b      	ldr	r3, [r7, #20]
  401da6:	2b00      	cmp	r3, #0
  401da8:	d101      	bne.n	401dae <twihs_master_read+0x26>
		return TWIHS_INVALID_ARGUMENT;
  401daa:	2301      	movs	r3, #1
  401dac:	e059      	b.n	401e62 <twihs_master_read+0xda>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401dae:	687b      	ldr	r3, [r7, #4]
  401db0:	2200      	movs	r2, #0
  401db2:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401db4:	683b      	ldr	r3, [r7, #0]
  401db6:	7c1b      	ldrb	r3, [r3, #16]
  401db8:	041b      	lsls	r3, r3, #16
  401dba:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401dbe:	683b      	ldr	r3, [r7, #0]
  401dc0:	685b      	ldr	r3, [r3, #4]
  401dc2:	021b      	lsls	r3, r3, #8
  401dc4:	f403 7340 	and.w	r3, r3, #768	; 0x300
		return TWIHS_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401dc8:	4313      	orrs	r3, r2
  401dca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  401dce:	687b      	ldr	r3, [r7, #4]
  401dd0:	605a      	str	r2, [r3, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  401dd2:	687b      	ldr	r3, [r7, #4]
  401dd4:	2200      	movs	r2, #0
  401dd6:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401dd8:	683a      	ldr	r2, [r7, #0]
  401dda:	683b      	ldr	r3, [r7, #0]
  401ddc:	685b      	ldr	r3, [r3, #4]
  401dde:	4610      	mov	r0, r2
  401de0:	4619      	mov	r1, r3
  401de2:	4b22      	ldr	r3, [pc, #136]	; (401e6c <twihs_master_read+0xe4>)
  401de4:	4798      	blx	r3
  401de6:	4602      	mov	r2, r0
  401de8:	687b      	ldr	r3, [r7, #4]
  401dea:	60da      	str	r2, [r3, #12]

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  401dec:	687b      	ldr	r3, [r7, #4]
  401dee:	2201      	movs	r2, #1
  401df0:	601a      	str	r2, [r3, #0]

	while (cnt > 0) {
  401df2:	e029      	b.n	401e48 <twihs_master_read+0xc0>
		status = p_twihs->TWIHS_SR;
  401df4:	687b      	ldr	r3, [r7, #4]
  401df6:	6a1b      	ldr	r3, [r3, #32]
  401df8:	60bb      	str	r3, [r7, #8]
		if (status & TWIHS_SR_NACK) {
  401dfa:	68bb      	ldr	r3, [r7, #8]
  401dfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401e00:	2b00      	cmp	r3, #0
  401e02:	d001      	beq.n	401e08 <twihs_master_read+0x80>
			return TWIHS_RECEIVE_NACK;
  401e04:	2305      	movs	r3, #5
  401e06:	e02c      	b.n	401e62 <twihs_master_read+0xda>
		}
		if (!timeout--) {
  401e08:	68fb      	ldr	r3, [r7, #12]
  401e0a:	1e5a      	subs	r2, r3, #1
  401e0c:	60fa      	str	r2, [r7, #12]
  401e0e:	2b00      	cmp	r3, #0
  401e10:	d101      	bne.n	401e16 <twihs_master_read+0x8e>
			return TWIHS_ERROR_TIMEOUT;
  401e12:	2309      	movs	r3, #9
  401e14:	e025      	b.n	401e62 <twihs_master_read+0xda>
		}
		/* Last byte ? */
		if (cnt == 1) {
  401e16:	697b      	ldr	r3, [r7, #20]
  401e18:	2b01      	cmp	r3, #1
  401e1a:	d102      	bne.n	401e22 <twihs_master_read+0x9a>
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401e1c:	687b      	ldr	r3, [r7, #4]
  401e1e:	2202      	movs	r2, #2
  401e20:	601a      	str	r2, [r3, #0]
		}

		if (!(status & TWIHS_SR_RXRDY)) {
  401e22:	68bb      	ldr	r3, [r7, #8]
  401e24:	f003 0302 	and.w	r3, r3, #2
  401e28:	2b00      	cmp	r3, #0
  401e2a:	d100      	bne.n	401e2e <twihs_master_read+0xa6>
			continue;
  401e2c:	e00c      	b.n	401e48 <twihs_master_read+0xc0>
		}
		*buffer++ = p_twihs->TWIHS_RHR;
  401e2e:	693b      	ldr	r3, [r7, #16]
  401e30:	1c5a      	adds	r2, r3, #1
  401e32:	613a      	str	r2, [r7, #16]
  401e34:	687a      	ldr	r2, [r7, #4]
  401e36:	6b12      	ldr	r2, [r2, #48]	; 0x30
  401e38:	b2d2      	uxtb	r2, r2
  401e3a:	701a      	strb	r2, [r3, #0]

		cnt--;
  401e3c:	697b      	ldr	r3, [r7, #20]
  401e3e:	3b01      	subs	r3, #1
  401e40:	617b      	str	r3, [r7, #20]
		timeout = TWIHS_TIMEOUT;
  401e42:	f643 2398 	movw	r3, #15000	; 0x3a98
  401e46:	60fb      	str	r3, [r7, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;

	while (cnt > 0) {
  401e48:	697b      	ldr	r3, [r7, #20]
  401e4a:	2b00      	cmp	r3, #0
  401e4c:	d1d2      	bne.n	401df4 <twihs_master_read+0x6c>

		cnt--;
		timeout = TWIHS_TIMEOUT;
	}

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401e4e:	bf00      	nop
  401e50:	687b      	ldr	r3, [r7, #4]
  401e52:	6a1b      	ldr	r3, [r3, #32]
  401e54:	f003 0301 	and.w	r3, r3, #1
  401e58:	2b00      	cmp	r3, #0
  401e5a:	d0f9      	beq.n	401e50 <twihs_master_read+0xc8>
	}

	p_twihs->TWIHS_SR;
  401e5c:	687b      	ldr	r3, [r7, #4]
  401e5e:	6a1b      	ldr	r3, [r3, #32]

	return TWIHS_SUCCESS;
  401e60:	2300      	movs	r3, #0
}
  401e62:	4618      	mov	r0, r3
  401e64:	3718      	adds	r7, #24
  401e66:	46bd      	mov	sp, r7
  401e68:	bd80      	pop	{r7, pc}
  401e6a:	bf00      	nop
  401e6c:	00401d2d 	.word	0x00401d2d

00401e70 <twihs_master_write>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twihs_master_write(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401e70:	b580      	push	{r7, lr}
  401e72:	b086      	sub	sp, #24
  401e74:	af00      	add	r7, sp, #0
  401e76:	6078      	str	r0, [r7, #4]
  401e78:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401e7a:	683b      	ldr	r3, [r7, #0]
  401e7c:	68db      	ldr	r3, [r3, #12]
  401e7e:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401e80:	683b      	ldr	r3, [r7, #0]
  401e82:	689b      	ldr	r3, [r3, #8]
  401e84:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  401e86:	697b      	ldr	r3, [r7, #20]
  401e88:	2b00      	cmp	r3, #0
  401e8a:	d101      	bne.n	401e90 <twihs_master_write+0x20>
		return TWIHS_INVALID_ARGUMENT;
  401e8c:	2301      	movs	r3, #1
  401e8e:	e056      	b.n	401f3e <twihs_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401e90:	687b      	ldr	r3, [r7, #4]
  401e92:	2200      	movs	r2, #0
  401e94:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401e96:	683b      	ldr	r3, [r7, #0]
  401e98:	7c1b      	ldrb	r3, [r3, #16]
  401e9a:	041b      	lsls	r3, r3, #16
  401e9c:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401ea0:	683b      	ldr	r3, [r7, #0]
  401ea2:	685b      	ldr	r3, [r3, #4]
  401ea4:	021b      	lsls	r3, r3, #8
  401ea6:	f403 7340 	and.w	r3, r3, #768	; 0x300
		return TWIHS_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401eaa:	431a      	orrs	r2, r3
  401eac:	687b      	ldr	r3, [r7, #4]
  401eae:	605a      	str	r2, [r3, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  401eb0:	687b      	ldr	r3, [r7, #4]
  401eb2:	2200      	movs	r2, #0
  401eb4:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401eb6:	683a      	ldr	r2, [r7, #0]
  401eb8:	683b      	ldr	r3, [r7, #0]
  401eba:	685b      	ldr	r3, [r3, #4]
  401ebc:	4610      	mov	r0, r2
  401ebe:	4619      	mov	r1, r3
  401ec0:	4b21      	ldr	r3, [pc, #132]	; (401f48 <twihs_master_write+0xd8>)
  401ec2:	4798      	blx	r3
  401ec4:	4602      	mov	r2, r0
  401ec6:	687b      	ldr	r3, [r7, #4]
  401ec8:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  401eca:	e019      	b.n	401f00 <twihs_master_write+0x90>
		status = p_twihs->TWIHS_SR;
  401ecc:	687b      	ldr	r3, [r7, #4]
  401ece:	6a1b      	ldr	r3, [r3, #32]
  401ed0:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  401ed2:	68fb      	ldr	r3, [r7, #12]
  401ed4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401ed8:	2b00      	cmp	r3, #0
  401eda:	d001      	beq.n	401ee0 <twihs_master_write+0x70>
			return TWIHS_RECEIVE_NACK;
  401edc:	2305      	movs	r3, #5
  401ede:	e02e      	b.n	401f3e <twihs_master_write+0xce>
		}

		if (!(status & TWIHS_SR_TXRDY)) {
  401ee0:	68fb      	ldr	r3, [r7, #12]
  401ee2:	f003 0304 	and.w	r3, r3, #4
  401ee6:	2b00      	cmp	r3, #0
  401ee8:	d100      	bne.n	401eec <twihs_master_write+0x7c>
			continue;
  401eea:	e009      	b.n	401f00 <twihs_master_write+0x90>
		}
		p_twihs->TWIHS_THR = *buffer++;
  401eec:	693b      	ldr	r3, [r7, #16]
  401eee:	1c5a      	adds	r2, r3, #1
  401ef0:	613a      	str	r2, [r7, #16]
  401ef2:	781b      	ldrb	r3, [r3, #0]
  401ef4:	461a      	mov	r2, r3
  401ef6:	687b      	ldr	r3, [r7, #4]
  401ef8:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  401efa:	697b      	ldr	r3, [r7, #20]
  401efc:	3b01      	subs	r3, #1
  401efe:	617b      	str	r3, [r7, #20]
	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  401f00:	697b      	ldr	r3, [r7, #20]
  401f02:	2b00      	cmp	r3, #0
  401f04:	d1e2      	bne.n	401ecc <twihs_master_write+0x5c>

		cnt--;
	}

	while (1) {
		status = p_twihs->TWIHS_SR;
  401f06:	687b      	ldr	r3, [r7, #4]
  401f08:	6a1b      	ldr	r3, [r3, #32]
  401f0a:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  401f0c:	68fb      	ldr	r3, [r7, #12]
  401f0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401f12:	2b00      	cmp	r3, #0
  401f14:	d001      	beq.n	401f1a <twihs_master_write+0xaa>
			return TWIHS_RECEIVE_NACK;
  401f16:	2305      	movs	r3, #5
  401f18:	e011      	b.n	401f3e <twihs_master_write+0xce>
		}

		if (status & TWIHS_SR_TXRDY) {
  401f1a:	68fb      	ldr	r3, [r7, #12]
  401f1c:	f003 0304 	and.w	r3, r3, #4
  401f20:	2b00      	cmp	r3, #0
  401f22:	d004      	beq.n	401f2e <twihs_master_write+0xbe>
			break;
  401f24:	bf00      	nop
		}
	}

	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401f26:	687b      	ldr	r3, [r7, #4]
  401f28:	2202      	movs	r2, #2
  401f2a:	601a      	str	r2, [r3, #0]

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401f2c:	e000      	b.n	401f30 <twihs_master_write+0xc0>
		}

		if (status & TWIHS_SR_TXRDY) {
			break;
		}
	}
  401f2e:	e7ea      	b.n	401f06 <twihs_master_write+0x96>

	p_twihs->TWIHS_CR = TWIHS_CR_STOP;

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401f30:	687b      	ldr	r3, [r7, #4]
  401f32:	6a1b      	ldr	r3, [r3, #32]
  401f34:	f003 0301 	and.w	r3, r3, #1
  401f38:	2b00      	cmp	r3, #0
  401f3a:	d0f9      	beq.n	401f30 <twihs_master_write+0xc0>
	}

	return TWIHS_SUCCESS;
  401f3c:	2300      	movs	r3, #0
}
  401f3e:	4618      	mov	r0, r3
  401f40:	3718      	adds	r7, #24
  401f42:	46bd      	mov	sp, r7
  401f44:	bd80      	pop	{r7, pc}
  401f46:	bf00      	nop
  401f48:	00401d2d 	.word	0x00401d2d

00401f4c <twihs_reset>:
 * \brief Reset TWIHS.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
  401f4c:	b480      	push	{r7}
  401f4e:	b083      	sub	sp, #12
  401f50:	af00      	add	r7, sp, #0
  401f52:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  401f54:	687b      	ldr	r3, [r7, #4]
  401f56:	2280      	movs	r2, #128	; 0x80
  401f58:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_RHR;
  401f5a:	687b      	ldr	r3, [r7, #4]
  401f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  401f5e:	370c      	adds	r7, #12
  401f60:	46bd      	mov	sp, r7
  401f62:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f66:	4770      	bx	lr

00401f68 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401f68:	b480      	push	{r7}
  401f6a:	b085      	sub	sp, #20
  401f6c:	af00      	add	r7, sp, #0
  401f6e:	6078      	str	r0, [r7, #4]
  401f70:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401f72:	2300      	movs	r3, #0
  401f74:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401f76:	687b      	ldr	r3, [r7, #4]
  401f78:	22ac      	movs	r2, #172	; 0xac
  401f7a:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401f7c:	683b      	ldr	r3, [r7, #0]
  401f7e:	681a      	ldr	r2, [r3, #0]
  401f80:	683b      	ldr	r3, [r7, #0]
  401f82:	685b      	ldr	r3, [r3, #4]
  401f84:	fbb2 f3f3 	udiv	r3, r2, r3
  401f88:	091b      	lsrs	r3, r3, #4
  401f8a:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401f8c:	68fb      	ldr	r3, [r7, #12]
  401f8e:	2b00      	cmp	r3, #0
  401f90:	d003      	beq.n	401f9a <uart_init+0x32>
  401f92:	68fb      	ldr	r3, [r7, #12]
  401f94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401f98:	d301      	bcc.n	401f9e <uart_init+0x36>
		return 1;
  401f9a:	2301      	movs	r3, #1
  401f9c:	e00a      	b.n	401fb4 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  401f9e:	687b      	ldr	r3, [r7, #4]
  401fa0:	68fa      	ldr	r2, [r7, #12]
  401fa2:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401fa4:	683b      	ldr	r3, [r7, #0]
  401fa6:	689a      	ldr	r2, [r3, #8]
  401fa8:	687b      	ldr	r3, [r7, #4]
  401faa:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401fac:	687b      	ldr	r3, [r7, #4]
  401fae:	2250      	movs	r2, #80	; 0x50
  401fb0:	601a      	str	r2, [r3, #0]

	return 0;
  401fb2:	2300      	movs	r3, #0
}
  401fb4:	4618      	mov	r0, r3
  401fb6:	3714      	adds	r7, #20
  401fb8:	46bd      	mov	sp, r7
  401fba:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fbe:	4770      	bx	lr

00401fc0 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401fc0:	b480      	push	{r7}
  401fc2:	b083      	sub	sp, #12
  401fc4:	af00      	add	r7, sp, #0
  401fc6:	6078      	str	r0, [r7, #4]
  401fc8:	460b      	mov	r3, r1
  401fca:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401fcc:	687b      	ldr	r3, [r7, #4]
  401fce:	695b      	ldr	r3, [r3, #20]
  401fd0:	f003 0302 	and.w	r3, r3, #2
  401fd4:	2b00      	cmp	r3, #0
  401fd6:	d101      	bne.n	401fdc <uart_write+0x1c>
		return 1;
  401fd8:	2301      	movs	r3, #1
  401fda:	e003      	b.n	401fe4 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  401fdc:	78fa      	ldrb	r2, [r7, #3]
  401fde:	687b      	ldr	r3, [r7, #4]
  401fe0:	61da      	str	r2, [r3, #28]
	return 0;
  401fe2:	2300      	movs	r3, #0
}
  401fe4:	4618      	mov	r0, r3
  401fe6:	370c      	adds	r7, #12
  401fe8:	46bd      	mov	sp, r7
  401fea:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fee:	4770      	bx	lr

00401ff0 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401ff0:	b480      	push	{r7}
  401ff2:	b083      	sub	sp, #12
  401ff4:	af00      	add	r7, sp, #0
  401ff6:	6078      	str	r0, [r7, #4]
  401ff8:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401ffa:	687b      	ldr	r3, [r7, #4]
  401ffc:	695b      	ldr	r3, [r3, #20]
  401ffe:	f003 0301 	and.w	r3, r3, #1
  402002:	2b00      	cmp	r3, #0
  402004:	d101      	bne.n	40200a <uart_read+0x1a>
		return 1;
  402006:	2301      	movs	r3, #1
  402008:	e005      	b.n	402016 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40200a:	687b      	ldr	r3, [r7, #4]
  40200c:	699b      	ldr	r3, [r3, #24]
  40200e:	b2da      	uxtb	r2, r3
  402010:	683b      	ldr	r3, [r7, #0]
  402012:	701a      	strb	r2, [r3, #0]
	return 0;
  402014:	2300      	movs	r3, #0
}
  402016:	4618      	mov	r0, r3
  402018:	370c      	adds	r7, #12
  40201a:	46bd      	mov	sp, r7
  40201c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402020:	4770      	bx	lr
  402022:	bf00      	nop

00402024 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  402024:	b480      	push	{r7}
  402026:	b089      	sub	sp, #36	; 0x24
  402028:	af00      	add	r7, sp, #0
  40202a:	60f8      	str	r0, [r7, #12]
  40202c:	60b9      	str	r1, [r7, #8]
  40202e:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  402030:	68bb      	ldr	r3, [r7, #8]
  402032:	011a      	lsls	r2, r3, #4
  402034:	687b      	ldr	r3, [r7, #4]
  402036:	429a      	cmp	r2, r3
  402038:	d802      	bhi.n	402040 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  40203a:	2310      	movs	r3, #16
  40203c:	61fb      	str	r3, [r7, #28]
  40203e:	e001      	b.n	402044 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  402040:	2308      	movs	r3, #8
  402042:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  402044:	687b      	ldr	r3, [r7, #4]
  402046:	00da      	lsls	r2, r3, #3
  402048:	69fb      	ldr	r3, [r7, #28]
  40204a:	68b9      	ldr	r1, [r7, #8]
  40204c:	fb01 f303 	mul.w	r3, r1, r3
  402050:	085b      	lsrs	r3, r3, #1
  402052:	441a      	add	r2, r3
  402054:	69fb      	ldr	r3, [r7, #28]
  402056:	68b9      	ldr	r1, [r7, #8]
  402058:	fb01 f303 	mul.w	r3, r1, r3
  40205c:	fbb2 f3f3 	udiv	r3, r2, r3
  402060:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  402062:	69bb      	ldr	r3, [r7, #24]
  402064:	08db      	lsrs	r3, r3, #3
  402066:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  402068:	69bb      	ldr	r3, [r7, #24]
  40206a:	f003 0307 	and.w	r3, r3, #7
  40206e:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  402070:	697b      	ldr	r3, [r7, #20]
  402072:	2b00      	cmp	r3, #0
  402074:	d003      	beq.n	40207e <usart_set_async_baudrate+0x5a>
  402076:	697b      	ldr	r3, [r7, #20]
  402078:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40207c:	d301      	bcc.n	402082 <usart_set_async_baudrate+0x5e>
		return 1;
  40207e:	2301      	movs	r3, #1
  402080:	e00f      	b.n	4020a2 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  402082:	69fb      	ldr	r3, [r7, #28]
  402084:	2b08      	cmp	r3, #8
  402086:	d105      	bne.n	402094 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  402088:	68fb      	ldr	r3, [r7, #12]
  40208a:	685b      	ldr	r3, [r3, #4]
  40208c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  402090:	68fb      	ldr	r3, [r7, #12]
  402092:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  402094:	693b      	ldr	r3, [r7, #16]
  402096:	041a      	lsls	r2, r3, #16
  402098:	697b      	ldr	r3, [r7, #20]
  40209a:	431a      	orrs	r2, r3
  40209c:	68fb      	ldr	r3, [r7, #12]
  40209e:	621a      	str	r2, [r3, #32]

	return 0;
  4020a0:	2300      	movs	r3, #0
}
  4020a2:	4618      	mov	r0, r3
  4020a4:	3724      	adds	r7, #36	; 0x24
  4020a6:	46bd      	mov	sp, r7
  4020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020ac:	4770      	bx	lr
  4020ae:	bf00      	nop

004020b0 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  4020b0:	b580      	push	{r7, lr}
  4020b2:	b082      	sub	sp, #8
  4020b4:	af00      	add	r7, sp, #0
  4020b6:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  4020b8:	6878      	ldr	r0, [r7, #4]
  4020ba:	4b0d      	ldr	r3, [pc, #52]	; (4020f0 <usart_reset+0x40>)
  4020bc:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4020be:	687b      	ldr	r3, [r7, #4]
  4020c0:	2200      	movs	r2, #0
  4020c2:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  4020c4:	687b      	ldr	r3, [r7, #4]
  4020c6:	2200      	movs	r2, #0
  4020c8:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4020ca:	687b      	ldr	r3, [r7, #4]
  4020cc:	2200      	movs	r2, #0
  4020ce:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4020d0:	6878      	ldr	r0, [r7, #4]
  4020d2:	4b08      	ldr	r3, [pc, #32]	; (4020f4 <usart_reset+0x44>)
  4020d4:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4020d6:	6878      	ldr	r0, [r7, #4]
  4020d8:	4b07      	ldr	r3, [pc, #28]	; (4020f8 <usart_reset+0x48>)
  4020da:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  4020dc:	6878      	ldr	r0, [r7, #4]
  4020de:	4b07      	ldr	r3, [pc, #28]	; (4020fc <usart_reset+0x4c>)
  4020e0:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  4020e2:	6878      	ldr	r0, [r7, #4]
  4020e4:	4b06      	ldr	r3, [pc, #24]	; (402100 <usart_reset+0x50>)
  4020e6:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  4020e8:	3708      	adds	r7, #8
  4020ea:	46bd      	mov	sp, r7
  4020ec:	bd80      	pop	{r7, pc}
  4020ee:	bf00      	nop
  4020f0:	00402345 	.word	0x00402345
  4020f4:	004021a1 	.word	0x004021a1
  4020f8:	004021ed 	.word	0x004021ed
  4020fc:	00402255 	.word	0x00402255
  402100:	00402271 	.word	0x00402271

00402104 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  402104:	b580      	push	{r7, lr}
  402106:	b084      	sub	sp, #16
  402108:	af00      	add	r7, sp, #0
  40210a:	60f8      	str	r0, [r7, #12]
  40210c:	60b9      	str	r1, [r7, #8]
  40210e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  402110:	68f8      	ldr	r0, [r7, #12]
  402112:	4b1a      	ldr	r3, [pc, #104]	; (40217c <usart_init_rs232+0x78>)
  402114:	4798      	blx	r3

	ul_reg_val = 0;
  402116:	4b1a      	ldr	r3, [pc, #104]	; (402180 <usart_init_rs232+0x7c>)
  402118:	2200      	movs	r2, #0
  40211a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40211c:	68bb      	ldr	r3, [r7, #8]
  40211e:	2b00      	cmp	r3, #0
  402120:	d009      	beq.n	402136 <usart_init_rs232+0x32>
  402122:	68bb      	ldr	r3, [r7, #8]
  402124:	681b      	ldr	r3, [r3, #0]
  402126:	68f8      	ldr	r0, [r7, #12]
  402128:	4619      	mov	r1, r3
  40212a:	687a      	ldr	r2, [r7, #4]
  40212c:	4b15      	ldr	r3, [pc, #84]	; (402184 <usart_init_rs232+0x80>)
  40212e:	4798      	blx	r3
  402130:	4603      	mov	r3, r0
  402132:	2b00      	cmp	r3, #0
  402134:	d001      	beq.n	40213a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  402136:	2301      	movs	r3, #1
  402138:	e01b      	b.n	402172 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40213a:	68bb      	ldr	r3, [r7, #8]
  40213c:	685a      	ldr	r2, [r3, #4]
  40213e:	68bb      	ldr	r3, [r7, #8]
  402140:	689b      	ldr	r3, [r3, #8]
  402142:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  402144:	68bb      	ldr	r3, [r7, #8]
  402146:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402148:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40214a:	68bb      	ldr	r3, [r7, #8]
  40214c:	68db      	ldr	r3, [r3, #12]
  40214e:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402150:	4b0b      	ldr	r3, [pc, #44]	; (402180 <usart_init_rs232+0x7c>)
  402152:	681b      	ldr	r3, [r3, #0]
  402154:	4313      	orrs	r3, r2
  402156:	4a0a      	ldr	r2, [pc, #40]	; (402180 <usart_init_rs232+0x7c>)
  402158:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40215a:	4b09      	ldr	r3, [pc, #36]	; (402180 <usart_init_rs232+0x7c>)
  40215c:	681b      	ldr	r3, [r3, #0]
  40215e:	4a08      	ldr	r2, [pc, #32]	; (402180 <usart_init_rs232+0x7c>)
  402160:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  402162:	68fb      	ldr	r3, [r7, #12]
  402164:	685a      	ldr	r2, [r3, #4]
  402166:	4b06      	ldr	r3, [pc, #24]	; (402180 <usart_init_rs232+0x7c>)
  402168:	681b      	ldr	r3, [r3, #0]
  40216a:	431a      	orrs	r2, r3
  40216c:	68fb      	ldr	r3, [r7, #12]
  40216e:	605a      	str	r2, [r3, #4]

	return 0;
  402170:	2300      	movs	r3, #0
}
  402172:	4618      	mov	r0, r3
  402174:	3710      	adds	r7, #16
  402176:	46bd      	mov	sp, r7
  402178:	bd80      	pop	{r7, pc}
  40217a:	bf00      	nop
  40217c:	004020b1 	.word	0x004020b1
  402180:	20400990 	.word	0x20400990
  402184:	00402025 	.word	0x00402025

00402188 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  402188:	b480      	push	{r7}
  40218a:	b083      	sub	sp, #12
  40218c:	af00      	add	r7, sp, #0
  40218e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  402190:	687b      	ldr	r3, [r7, #4]
  402192:	2240      	movs	r2, #64	; 0x40
  402194:	601a      	str	r2, [r3, #0]
}
  402196:	370c      	adds	r7, #12
  402198:	46bd      	mov	sp, r7
  40219a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40219e:	4770      	bx	lr

004021a0 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4021a0:	b480      	push	{r7}
  4021a2:	b083      	sub	sp, #12
  4021a4:	af00      	add	r7, sp, #0
  4021a6:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4021a8:	687b      	ldr	r3, [r7, #4]
  4021aa:	2288      	movs	r2, #136	; 0x88
  4021ac:	601a      	str	r2, [r3, #0]
}
  4021ae:	370c      	adds	r7, #12
  4021b0:	46bd      	mov	sp, r7
  4021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021b6:	4770      	bx	lr

004021b8 <usart_set_tx_timeguard>:
 *
 * \param p_usart Pointer to a USART instance.
 * \param timeguard The value of transmit timeguard.
 */
void usart_set_tx_timeguard(Usart *p_usart, uint32_t timeguard)
{
  4021b8:	b480      	push	{r7}
  4021ba:	b083      	sub	sp, #12
  4021bc:	af00      	add	r7, sp, #0
  4021be:	6078      	str	r0, [r7, #4]
  4021c0:	6039      	str	r1, [r7, #0]
	p_usart->US_TTGR = timeguard;
  4021c2:	687b      	ldr	r3, [r7, #4]
  4021c4:	683a      	ldr	r2, [r7, #0]
  4021c6:	629a      	str	r2, [r3, #40]	; 0x28
}
  4021c8:	370c      	adds	r7, #12
  4021ca:	46bd      	mov	sp, r7
  4021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021d0:	4770      	bx	lr
  4021d2:	bf00      	nop

004021d4 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4021d4:	b480      	push	{r7}
  4021d6:	b083      	sub	sp, #12
  4021d8:	af00      	add	r7, sp, #0
  4021da:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4021dc:	687b      	ldr	r3, [r7, #4]
  4021de:	2210      	movs	r2, #16
  4021e0:	601a      	str	r2, [r3, #0]
}
  4021e2:	370c      	adds	r7, #12
  4021e4:	46bd      	mov	sp, r7
  4021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021ea:	4770      	bx	lr

004021ec <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4021ec:	b480      	push	{r7}
  4021ee:	b083      	sub	sp, #12
  4021f0:	af00      	add	r7, sp, #0
  4021f2:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4021f4:	687b      	ldr	r3, [r7, #4]
  4021f6:	2224      	movs	r2, #36	; 0x24
  4021f8:	601a      	str	r2, [r3, #0]
}
  4021fa:	370c      	adds	r7, #12
  4021fc:	46bd      	mov	sp, r7
  4021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  402202:	4770      	bx	lr

00402204 <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  402204:	b480      	push	{r7}
  402206:	b083      	sub	sp, #12
  402208:	af00      	add	r7, sp, #0
  40220a:	6078      	str	r0, [r7, #4]
  40220c:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
  40220e:	687b      	ldr	r3, [r7, #4]
  402210:	683a      	ldr	r2, [r7, #0]
  402212:	609a      	str	r2, [r3, #8]
}
  402214:	370c      	adds	r7, #12
  402216:	46bd      	mov	sp, r7
  402218:	f85d 7b04 	ldr.w	r7, [sp], #4
  40221c:	4770      	bx	lr
  40221e:	bf00      	nop

00402220 <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  402220:	b480      	push	{r7}
  402222:	b083      	sub	sp, #12
  402224:	af00      	add	r7, sp, #0
  402226:	6078      	str	r0, [r7, #4]
  402228:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
  40222a:	687b      	ldr	r3, [r7, #4]
  40222c:	683a      	ldr	r2, [r7, #0]
  40222e:	60da      	str	r2, [r3, #12]
}
  402230:	370c      	adds	r7, #12
  402232:	46bd      	mov	sp, r7
  402234:	f85d 7b04 	ldr.w	r7, [sp], #4
  402238:	4770      	bx	lr
  40223a:	bf00      	nop

0040223c <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  40223c:	b480      	push	{r7}
  40223e:	b083      	sub	sp, #12
  402240:	af00      	add	r7, sp, #0
  402242:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  402244:	687b      	ldr	r3, [r7, #4]
  402246:	695b      	ldr	r3, [r3, #20]
}
  402248:	4618      	mov	r0, r3
  40224a:	370c      	adds	r7, #12
  40224c:	46bd      	mov	sp, r7
  40224e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402252:	4770      	bx	lr

00402254 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  402254:	b480      	push	{r7}
  402256:	b083      	sub	sp, #12
  402258:	af00      	add	r7, sp, #0
  40225a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  40225c:	687b      	ldr	r3, [r7, #4]
  40225e:	f44f 7280 	mov.w	r2, #256	; 0x100
  402262:	601a      	str	r2, [r3, #0]
}
  402264:	370c      	adds	r7, #12
  402266:	46bd      	mov	sp, r7
  402268:	f85d 7b04 	ldr.w	r7, [sp], #4
  40226c:	4770      	bx	lr
  40226e:	bf00      	nop

00402270 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  402270:	b480      	push	{r7}
  402272:	b083      	sub	sp, #12
  402274:	af00      	add	r7, sp, #0
  402276:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  402278:	687b      	ldr	r3, [r7, #4]
  40227a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40227e:	601a      	str	r2, [r3, #0]
}
  402280:	370c      	adds	r7, #12
  402282:	46bd      	mov	sp, r7
  402284:	f85d 7b04 	ldr.w	r7, [sp], #4
  402288:	4770      	bx	lr
  40228a:	bf00      	nop

0040228c <usart_is_tx_empty>:
 *
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t usart_is_tx_empty(Usart *p_usart)
{
  40228c:	b480      	push	{r7}
  40228e:	b083      	sub	sp, #12
  402290:	af00      	add	r7, sp, #0
  402292:	6078      	str	r0, [r7, #4]
	return (p_usart->US_CSR & US_CSR_TXEMPTY) > 0;
  402294:	687b      	ldr	r3, [r7, #4]
  402296:	695b      	ldr	r3, [r3, #20]
  402298:	f403 7300 	and.w	r3, r3, #512	; 0x200
  40229c:	2b00      	cmp	r3, #0
  40229e:	bf14      	ite	ne
  4022a0:	2301      	movne	r3, #1
  4022a2:	2300      	moveq	r3, #0
  4022a4:	b2db      	uxtb	r3, r3
}
  4022a6:	4618      	mov	r0, r3
  4022a8:	370c      	adds	r7, #12
  4022aa:	46bd      	mov	sp, r7
  4022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022b0:	4770      	bx	lr
  4022b2:	bf00      	nop

004022b4 <usart_is_rx_ready>:
 *
 * \retval 1 Some data has been received.
 * \retval 0 No data has been received.
 */
uint32_t usart_is_rx_ready(Usart *p_usart)
{
  4022b4:	b480      	push	{r7}
  4022b6:	b083      	sub	sp, #12
  4022b8:	af00      	add	r7, sp, #0
  4022ba:	6078      	str	r0, [r7, #4]
	return (p_usart->US_CSR & US_CSR_RXRDY) > 0;
  4022bc:	687b      	ldr	r3, [r7, #4]
  4022be:	695b      	ldr	r3, [r3, #20]
  4022c0:	f003 0301 	and.w	r3, r3, #1
  4022c4:	2b00      	cmp	r3, #0
  4022c6:	bf14      	ite	ne
  4022c8:	2301      	movne	r3, #1
  4022ca:	2300      	moveq	r3, #0
  4022cc:	b2db      	uxtb	r3, r3
}
  4022ce:	4618      	mov	r0, r3
  4022d0:	370c      	adds	r7, #12
  4022d2:	46bd      	mov	sp, r7
  4022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022d8:	4770      	bx	lr
  4022da:	bf00      	nop

004022dc <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  4022dc:	b480      	push	{r7}
  4022de:	b083      	sub	sp, #12
  4022e0:	af00      	add	r7, sp, #0
  4022e2:	6078      	str	r0, [r7, #4]
  4022e4:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4022e6:	687b      	ldr	r3, [r7, #4]
  4022e8:	695b      	ldr	r3, [r3, #20]
  4022ea:	f003 0302 	and.w	r3, r3, #2
  4022ee:	2b00      	cmp	r3, #0
  4022f0:	d101      	bne.n	4022f6 <usart_write+0x1a>
		return 1;
  4022f2:	2301      	movs	r3, #1
  4022f4:	e005      	b.n	402302 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4022f6:	683b      	ldr	r3, [r7, #0]
  4022f8:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4022fc:	687b      	ldr	r3, [r7, #4]
  4022fe:	61da      	str	r2, [r3, #28]
	return 0;
  402300:	2300      	movs	r3, #0
}
  402302:	4618      	mov	r0, r3
  402304:	370c      	adds	r7, #12
  402306:	46bd      	mov	sp, r7
  402308:	f85d 7b04 	ldr.w	r7, [sp], #4
  40230c:	4770      	bx	lr
  40230e:	bf00      	nop

00402310 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  402310:	b480      	push	{r7}
  402312:	b083      	sub	sp, #12
  402314:	af00      	add	r7, sp, #0
  402316:	6078      	str	r0, [r7, #4]
  402318:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40231a:	687b      	ldr	r3, [r7, #4]
  40231c:	695b      	ldr	r3, [r3, #20]
  40231e:	f003 0301 	and.w	r3, r3, #1
  402322:	2b00      	cmp	r3, #0
  402324:	d101      	bne.n	40232a <usart_read+0x1a>
		return 1;
  402326:	2301      	movs	r3, #1
  402328:	e006      	b.n	402338 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40232a:	687b      	ldr	r3, [r7, #4]
  40232c:	699b      	ldr	r3, [r3, #24]
  40232e:	f3c3 0208 	ubfx	r2, r3, #0, #9
  402332:	683b      	ldr	r3, [r7, #0]
  402334:	601a      	str	r2, [r3, #0]

	return 0;
  402336:	2300      	movs	r3, #0
}
  402338:	4618      	mov	r0, r3
  40233a:	370c      	adds	r7, #12
  40233c:	46bd      	mov	sp, r7
  40233e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402342:	4770      	bx	lr

00402344 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  402344:	b480      	push	{r7}
  402346:	b083      	sub	sp, #12
  402348:	af00      	add	r7, sp, #0
  40234a:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  40234c:	687b      	ldr	r3, [r7, #4]
  40234e:	4a04      	ldr	r2, [pc, #16]	; (402360 <usart_disable_writeprotect+0x1c>)
  402350:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  402354:	370c      	adds	r7, #12
  402356:	46bd      	mov	sp, r7
  402358:	f85d 7b04 	ldr.w	r7, [sp], #4
  40235c:	4770      	bx	lr
  40235e:	bf00      	nop
  402360:	55534100 	.word	0x55534100

00402364 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402364:	b580      	push	{r7, lr}
  402366:	b082      	sub	sp, #8
  402368:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40236a:	4b16      	ldr	r3, [pc, #88]	; (4023c4 <Reset_Handler+0x60>)
  40236c:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
  40236e:	4b16      	ldr	r3, [pc, #88]	; (4023c8 <Reset_Handler+0x64>)
  402370:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
  402372:	687a      	ldr	r2, [r7, #4]
  402374:	683b      	ldr	r3, [r7, #0]
  402376:	429a      	cmp	r2, r3
  402378:	d00c      	beq.n	402394 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40237a:	e007      	b.n	40238c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  40237c:	683b      	ldr	r3, [r7, #0]
  40237e:	1d1a      	adds	r2, r3, #4
  402380:	603a      	str	r2, [r7, #0]
  402382:	687a      	ldr	r2, [r7, #4]
  402384:	1d11      	adds	r1, r2, #4
  402386:	6079      	str	r1, [r7, #4]
  402388:	6812      	ldr	r2, [r2, #0]
  40238a:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  40238c:	683b      	ldr	r3, [r7, #0]
  40238e:	4a0f      	ldr	r2, [pc, #60]	; (4023cc <Reset_Handler+0x68>)
  402390:	4293      	cmp	r3, r2
  402392:	d3f3      	bcc.n	40237c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  402394:	4b0e      	ldr	r3, [pc, #56]	; (4023d0 <Reset_Handler+0x6c>)
  402396:	603b      	str	r3, [r7, #0]
  402398:	e004      	b.n	4023a4 <Reset_Handler+0x40>
                *pDest++ = 0;
  40239a:	683b      	ldr	r3, [r7, #0]
  40239c:	1d1a      	adds	r2, r3, #4
  40239e:	603a      	str	r2, [r7, #0]
  4023a0:	2200      	movs	r2, #0
  4023a2:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4023a4:	683b      	ldr	r3, [r7, #0]
  4023a6:	4a0b      	ldr	r2, [pc, #44]	; (4023d4 <Reset_Handler+0x70>)
  4023a8:	4293      	cmp	r3, r2
  4023aa:	d3f6      	bcc.n	40239a <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4023ac:	4b0a      	ldr	r3, [pc, #40]	; (4023d8 <Reset_Handler+0x74>)
  4023ae:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4023b0:	4a0a      	ldr	r2, [pc, #40]	; (4023dc <Reset_Handler+0x78>)
  4023b2:	687b      	ldr	r3, [r7, #4]
  4023b4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4023b8:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
  4023ba:	4b09      	ldr	r3, [pc, #36]	; (4023e0 <Reset_Handler+0x7c>)
  4023bc:	4798      	blx	r3

        /* Branch to main function */
        main();
  4023be:	4b09      	ldr	r3, [pc, #36]	; (4023e4 <Reset_Handler+0x80>)
  4023c0:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4023c2:	e7fe      	b.n	4023c2 <Reset_Handler+0x5e>
  4023c4:	0040aa5c 	.word	0x0040aa5c
  4023c8:	20400000 	.word	0x20400000
  4023cc:	20400904 	.word	0x20400904
  4023d0:	20400904 	.word	0x20400904
  4023d4:	20401300 	.word	0x20401300
  4023d8:	00400000 	.word	0x00400000
  4023dc:	e000ed00 	.word	0xe000ed00
  4023e0:	00404da5 	.word	0x00404da5
  4023e4:	00404009 	.word	0x00404009

004023e8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4023e8:	b480      	push	{r7}
  4023ea:	af00      	add	r7, sp, #0
        while (1) {
        }
  4023ec:	e7fe      	b.n	4023ec <Dummy_Handler+0x4>
  4023ee:	bf00      	nop

004023f0 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4023f0:	b480      	push	{r7}
  4023f2:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4023f4:	4b51      	ldr	r3, [pc, #324]	; (40253c <SystemCoreClockUpdate+0x14c>)
  4023f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4023f8:	f003 0303 	and.w	r3, r3, #3
  4023fc:	2b01      	cmp	r3, #1
  4023fe:	d014      	beq.n	40242a <SystemCoreClockUpdate+0x3a>
  402400:	2b01      	cmp	r3, #1
  402402:	d302      	bcc.n	40240a <SystemCoreClockUpdate+0x1a>
  402404:	2b02      	cmp	r3, #2
  402406:	d038      	beq.n	40247a <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  402408:	e07b      	b.n	402502 <SystemCoreClockUpdate+0x112>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40240a:	4b4d      	ldr	r3, [pc, #308]	; (402540 <SystemCoreClockUpdate+0x150>)
  40240c:	695b      	ldr	r3, [r3, #20]
  40240e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402412:	2b00      	cmp	r3, #0
  402414:	d004      	beq.n	402420 <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402416:	4b4b      	ldr	r3, [pc, #300]	; (402544 <SystemCoreClockUpdate+0x154>)
  402418:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40241c:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  40241e:	e070      	b.n	402502 <SystemCoreClockUpdate+0x112>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402420:	4b48      	ldr	r3, [pc, #288]	; (402544 <SystemCoreClockUpdate+0x154>)
  402422:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402426:	601a      	str	r2, [r3, #0]
      }
    break;
  402428:	e06b      	b.n	402502 <SystemCoreClockUpdate+0x112>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40242a:	4b44      	ldr	r3, [pc, #272]	; (40253c <SystemCoreClockUpdate+0x14c>)
  40242c:	6a1b      	ldr	r3, [r3, #32]
  40242e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402432:	2b00      	cmp	r3, #0
  402434:	d003      	beq.n	40243e <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402436:	4b43      	ldr	r3, [pc, #268]	; (402544 <SystemCoreClockUpdate+0x154>)
  402438:	4a43      	ldr	r2, [pc, #268]	; (402548 <SystemCoreClockUpdate+0x158>)
  40243a:	601a      	str	r2, [r3, #0]
  40243c:	e01c      	b.n	402478 <SystemCoreClockUpdate+0x88>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40243e:	4b41      	ldr	r3, [pc, #260]	; (402544 <SystemCoreClockUpdate+0x154>)
  402440:	4a42      	ldr	r2, [pc, #264]	; (40254c <SystemCoreClockUpdate+0x15c>)
  402442:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402444:	4b3d      	ldr	r3, [pc, #244]	; (40253c <SystemCoreClockUpdate+0x14c>)
  402446:	6a1b      	ldr	r3, [r3, #32]
  402448:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40244c:	2b10      	cmp	r3, #16
  40244e:	d004      	beq.n	40245a <SystemCoreClockUpdate+0x6a>
  402450:	2b20      	cmp	r3, #32
  402452:	d008      	beq.n	402466 <SystemCoreClockUpdate+0x76>
  402454:	2b00      	cmp	r3, #0
  402456:	d00e      	beq.n	402476 <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  402458:	e00e      	b.n	402478 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  40245a:	4b3a      	ldr	r3, [pc, #232]	; (402544 <SystemCoreClockUpdate+0x154>)
  40245c:	681b      	ldr	r3, [r3, #0]
  40245e:	005b      	lsls	r3, r3, #1
  402460:	4a38      	ldr	r2, [pc, #224]	; (402544 <SystemCoreClockUpdate+0x154>)
  402462:	6013      	str	r3, [r2, #0]
          break;
  402464:	e008      	b.n	402478 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  402466:	4b37      	ldr	r3, [pc, #220]	; (402544 <SystemCoreClockUpdate+0x154>)
  402468:	681a      	ldr	r2, [r3, #0]
  40246a:	4613      	mov	r3, r2
  40246c:	005b      	lsls	r3, r3, #1
  40246e:	4413      	add	r3, r2
  402470:	4a34      	ldr	r2, [pc, #208]	; (402544 <SystemCoreClockUpdate+0x154>)
  402472:	6013      	str	r3, [r2, #0]
          break;
  402474:	e000      	b.n	402478 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  402476:	bf00      	nop

          default:
          break;
        }
      }
    break;
  402478:	e043      	b.n	402502 <SystemCoreClockUpdate+0x112>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40247a:	4b30      	ldr	r3, [pc, #192]	; (40253c <SystemCoreClockUpdate+0x14c>)
  40247c:	6a1b      	ldr	r3, [r3, #32]
  40247e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402482:	2b00      	cmp	r3, #0
  402484:	d003      	beq.n	40248e <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402486:	4b2f      	ldr	r3, [pc, #188]	; (402544 <SystemCoreClockUpdate+0x154>)
  402488:	4a2f      	ldr	r2, [pc, #188]	; (402548 <SystemCoreClockUpdate+0x158>)
  40248a:	601a      	str	r2, [r3, #0]
  40248c:	e01c      	b.n	4024c8 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40248e:	4b2d      	ldr	r3, [pc, #180]	; (402544 <SystemCoreClockUpdate+0x154>)
  402490:	4a2e      	ldr	r2, [pc, #184]	; (40254c <SystemCoreClockUpdate+0x15c>)
  402492:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402494:	4b29      	ldr	r3, [pc, #164]	; (40253c <SystemCoreClockUpdate+0x14c>)
  402496:	6a1b      	ldr	r3, [r3, #32]
  402498:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40249c:	2b10      	cmp	r3, #16
  40249e:	d004      	beq.n	4024aa <SystemCoreClockUpdate+0xba>
  4024a0:	2b20      	cmp	r3, #32
  4024a2:	d008      	beq.n	4024b6 <SystemCoreClockUpdate+0xc6>
  4024a4:	2b00      	cmp	r3, #0
  4024a6:	d00e      	beq.n	4024c6 <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  4024a8:	e00e      	b.n	4024c8 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4024aa:	4b26      	ldr	r3, [pc, #152]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024ac:	681b      	ldr	r3, [r3, #0]
  4024ae:	005b      	lsls	r3, r3, #1
  4024b0:	4a24      	ldr	r2, [pc, #144]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024b2:	6013      	str	r3, [r2, #0]
          break;
  4024b4:	e008      	b.n	4024c8 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4024b6:	4b23      	ldr	r3, [pc, #140]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024b8:	681a      	ldr	r2, [r3, #0]
  4024ba:	4613      	mov	r3, r2
  4024bc:	005b      	lsls	r3, r3, #1
  4024be:	4413      	add	r3, r2
  4024c0:	4a20      	ldr	r2, [pc, #128]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024c2:	6013      	str	r3, [r2, #0]
          break;
  4024c4:	e000      	b.n	4024c8 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  4024c6:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4024c8:	4b1c      	ldr	r3, [pc, #112]	; (40253c <SystemCoreClockUpdate+0x14c>)
  4024ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4024cc:	f003 0303 	and.w	r3, r3, #3
  4024d0:	2b02      	cmp	r3, #2
  4024d2:	d115      	bne.n	402500 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4024d4:	4b19      	ldr	r3, [pc, #100]	; (40253c <SystemCoreClockUpdate+0x14c>)
  4024d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4024d8:	4b1d      	ldr	r3, [pc, #116]	; (402550 <SystemCoreClockUpdate+0x160>)
  4024da:	4013      	ands	r3, r2
  4024dc:	0c1b      	lsrs	r3, r3, #16
  4024de:	3301      	adds	r3, #1
  4024e0:	4a18      	ldr	r2, [pc, #96]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024e2:	6812      	ldr	r2, [r2, #0]
  4024e4:	fb02 f303 	mul.w	r3, r2, r3
  4024e8:	4a16      	ldr	r2, [pc, #88]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024ea:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4024ec:	4b13      	ldr	r3, [pc, #76]	; (40253c <SystemCoreClockUpdate+0x14c>)
  4024ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4024f0:	b2db      	uxtb	r3, r3
  4024f2:	4a14      	ldr	r2, [pc, #80]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024f4:	6812      	ldr	r2, [r2, #0]
  4024f6:	fbb2 f3f3 	udiv	r3, r2, r3
  4024fa:	4a12      	ldr	r2, [pc, #72]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024fc:	6013      	str	r3, [r2, #0]
      }
    break;
  4024fe:	e7ff      	b.n	402500 <SystemCoreClockUpdate+0x110>
  402500:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402502:	4b0e      	ldr	r3, [pc, #56]	; (40253c <SystemCoreClockUpdate+0x14c>)
  402504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402506:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40250a:	2b70      	cmp	r3, #112	; 0x70
  40250c:	d108      	bne.n	402520 <SystemCoreClockUpdate+0x130>
  {
    SystemCoreClock /= 3U;
  40250e:	4b0d      	ldr	r3, [pc, #52]	; (402544 <SystemCoreClockUpdate+0x154>)
  402510:	681b      	ldr	r3, [r3, #0]
  402512:	4a10      	ldr	r2, [pc, #64]	; (402554 <SystemCoreClockUpdate+0x164>)
  402514:	fba2 2303 	umull	r2, r3, r2, r3
  402518:	085b      	lsrs	r3, r3, #1
  40251a:	4a0a      	ldr	r2, [pc, #40]	; (402544 <SystemCoreClockUpdate+0x154>)
  40251c:	6013      	str	r3, [r2, #0]
  40251e:	e009      	b.n	402534 <SystemCoreClockUpdate+0x144>
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402520:	4b06      	ldr	r3, [pc, #24]	; (40253c <SystemCoreClockUpdate+0x14c>)
  402522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402524:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402528:	091a      	lsrs	r2, r3, #4
  40252a:	4b06      	ldr	r3, [pc, #24]	; (402544 <SystemCoreClockUpdate+0x154>)
  40252c:	681b      	ldr	r3, [r3, #0]
  40252e:	40d3      	lsrs	r3, r2
  402530:	4a04      	ldr	r2, [pc, #16]	; (402544 <SystemCoreClockUpdate+0x154>)
  402532:	6013      	str	r3, [r2, #0]
  }
}
  402534:	46bd      	mov	sp, r7
  402536:	f85d 7b04 	ldr.w	r7, [sp], #4
  40253a:	4770      	bx	lr
  40253c:	400e0600 	.word	0x400e0600
  402540:	400e1810 	.word	0x400e1810
  402544:	20400004 	.word	0x20400004
  402548:	00b71b00 	.word	0x00b71b00
  40254c:	003d0900 	.word	0x003d0900
  402550:	07ff0000 	.word	0x07ff0000
  402554:	aaaaaaab 	.word	0xaaaaaaab

00402558 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402558:	b480      	push	{r7}
  40255a:	b083      	sub	sp, #12
  40255c:	af00      	add	r7, sp, #0
  40255e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402560:	687b      	ldr	r3, [r7, #4]
  402562:	4a18      	ldr	r2, [pc, #96]	; (4025c4 <system_init_flash+0x6c>)
  402564:	4293      	cmp	r3, r2
  402566:	d804      	bhi.n	402572 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402568:	4b17      	ldr	r3, [pc, #92]	; (4025c8 <system_init_flash+0x70>)
  40256a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40256e:	601a      	str	r2, [r3, #0]
  402570:	e023      	b.n	4025ba <system_init_flash+0x62>
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  402572:	687b      	ldr	r3, [r7, #4]
  402574:	4a15      	ldr	r2, [pc, #84]	; (4025cc <system_init_flash+0x74>)
  402576:	4293      	cmp	r3, r2
  402578:	d803      	bhi.n	402582 <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40257a:	4b13      	ldr	r3, [pc, #76]	; (4025c8 <system_init_flash+0x70>)
  40257c:	4a14      	ldr	r2, [pc, #80]	; (4025d0 <system_init_flash+0x78>)
  40257e:	601a      	str	r2, [r3, #0]
  402580:	e01b      	b.n	4025ba <system_init_flash+0x62>
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  402582:	687b      	ldr	r3, [r7, #4]
  402584:	4a13      	ldr	r2, [pc, #76]	; (4025d4 <system_init_flash+0x7c>)
  402586:	4293      	cmp	r3, r2
  402588:	d803      	bhi.n	402592 <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40258a:	4b0f      	ldr	r3, [pc, #60]	; (4025c8 <system_init_flash+0x70>)
  40258c:	4a12      	ldr	r2, [pc, #72]	; (4025d8 <system_init_flash+0x80>)
  40258e:	601a      	str	r2, [r3, #0]
  402590:	e013      	b.n	4025ba <system_init_flash+0x62>
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402592:	687b      	ldr	r3, [r7, #4]
  402594:	4a11      	ldr	r2, [pc, #68]	; (4025dc <system_init_flash+0x84>)
  402596:	4293      	cmp	r3, r2
  402598:	d803      	bhi.n	4025a2 <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40259a:	4b0b      	ldr	r3, [pc, #44]	; (4025c8 <system_init_flash+0x70>)
  40259c:	4a10      	ldr	r2, [pc, #64]	; (4025e0 <system_init_flash+0x88>)
  40259e:	601a      	str	r2, [r3, #0]
  4025a0:	e00b      	b.n	4025ba <system_init_flash+0x62>
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4025a2:	687b      	ldr	r3, [r7, #4]
  4025a4:	4a0f      	ldr	r2, [pc, #60]	; (4025e4 <system_init_flash+0x8c>)
  4025a6:	4293      	cmp	r3, r2
  4025a8:	d804      	bhi.n	4025b4 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4025aa:	4b07      	ldr	r3, [pc, #28]	; (4025c8 <system_init_flash+0x70>)
  4025ac:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4025b0:	601a      	str	r2, [r3, #0]
  4025b2:	e002      	b.n	4025ba <system_init_flash+0x62>
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4025b4:	4b04      	ldr	r3, [pc, #16]	; (4025c8 <system_init_flash+0x70>)
  4025b6:	4a0c      	ldr	r2, [pc, #48]	; (4025e8 <system_init_flash+0x90>)
  4025b8:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4025ba:	370c      	adds	r7, #12
  4025bc:	46bd      	mov	sp, r7
  4025be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025c2:	4770      	bx	lr
  4025c4:	01312cff 	.word	0x01312cff
  4025c8:	400e0c00 	.word	0x400e0c00
  4025cc:	026259ff 	.word	0x026259ff
  4025d0:	04000100 	.word	0x04000100
  4025d4:	039386ff 	.word	0x039386ff
  4025d8:	04000200 	.word	0x04000200
  4025dc:	04c4b3ff 	.word	0x04c4b3ff
  4025e0:	04000300 	.word	0x04000300
  4025e4:	05f5e0ff 	.word	0x05f5e0ff
  4025e8:	04000500 	.word	0x04000500

004025ec <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4025ec:	b480      	push	{r7}
  4025ee:	b085      	sub	sp, #20
  4025f0:	af00      	add	r7, sp, #0
  4025f2:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4025f4:	4b10      	ldr	r3, [pc, #64]	; (402638 <_sbrk+0x4c>)
  4025f6:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4025f8:	4b10      	ldr	r3, [pc, #64]	; (40263c <_sbrk+0x50>)
  4025fa:	681b      	ldr	r3, [r3, #0]
  4025fc:	2b00      	cmp	r3, #0
  4025fe:	d102      	bne.n	402606 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402600:	4b0e      	ldr	r3, [pc, #56]	; (40263c <_sbrk+0x50>)
  402602:	4a0f      	ldr	r2, [pc, #60]	; (402640 <_sbrk+0x54>)
  402604:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402606:	4b0d      	ldr	r3, [pc, #52]	; (40263c <_sbrk+0x50>)
  402608:	681b      	ldr	r3, [r3, #0]
  40260a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40260c:	68ba      	ldr	r2, [r7, #8]
  40260e:	687b      	ldr	r3, [r7, #4]
  402610:	441a      	add	r2, r3
  402612:	68fb      	ldr	r3, [r7, #12]
  402614:	429a      	cmp	r2, r3
  402616:	dd02      	ble.n	40261e <_sbrk+0x32>
		return (caddr_t) -1;	
  402618:	f04f 33ff 	mov.w	r3, #4294967295
  40261c:	e006      	b.n	40262c <_sbrk+0x40>
	}

	heap += incr;
  40261e:	4b07      	ldr	r3, [pc, #28]	; (40263c <_sbrk+0x50>)
  402620:	681a      	ldr	r2, [r3, #0]
  402622:	687b      	ldr	r3, [r7, #4]
  402624:	4413      	add	r3, r2
  402626:	4a05      	ldr	r2, [pc, #20]	; (40263c <_sbrk+0x50>)
  402628:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40262a:	68bb      	ldr	r3, [r7, #8]
}
  40262c:	4618      	mov	r0, r3
  40262e:	3714      	adds	r7, #20
  402630:	46bd      	mov	sp, r7
  402632:	f85d 7b04 	ldr.w	r7, [sp], #4
  402636:	4770      	bx	lr
  402638:	2045fffc 	.word	0x2045fffc
  40263c:	20400994 	.word	0x20400994
  402640:	20403500 	.word	0x20403500

00402644 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  402644:	b480      	push	{r7}
  402646:	b083      	sub	sp, #12
  402648:	af00      	add	r7, sp, #0
  40264a:	6078      	str	r0, [r7, #4]
	return -1;
  40264c:	f04f 33ff 	mov.w	r3, #4294967295
}
  402650:	4618      	mov	r0, r3
  402652:	370c      	adds	r7, #12
  402654:	46bd      	mov	sp, r7
  402656:	f85d 7b04 	ldr.w	r7, [sp], #4
  40265a:	4770      	bx	lr

0040265c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  40265c:	b480      	push	{r7}
  40265e:	b083      	sub	sp, #12
  402660:	af00      	add	r7, sp, #0
  402662:	6078      	str	r0, [r7, #4]
  402664:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  402666:	683b      	ldr	r3, [r7, #0]
  402668:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40266c:	605a      	str	r2, [r3, #4]

	return 0;
  40266e:	2300      	movs	r3, #0
}
  402670:	4618      	mov	r0, r3
  402672:	370c      	adds	r7, #12
  402674:	46bd      	mov	sp, r7
  402676:	f85d 7b04 	ldr.w	r7, [sp], #4
  40267a:	4770      	bx	lr

0040267c <_isatty>:

extern int _isatty(int file)
{
  40267c:	b480      	push	{r7}
  40267e:	b083      	sub	sp, #12
  402680:	af00      	add	r7, sp, #0
  402682:	6078      	str	r0, [r7, #4]
	return 1;
  402684:	2301      	movs	r3, #1
}
  402686:	4618      	mov	r0, r3
  402688:	370c      	adds	r7, #12
  40268a:	46bd      	mov	sp, r7
  40268c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402690:	4770      	bx	lr
  402692:	bf00      	nop

00402694 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  402694:	b480      	push	{r7}
  402696:	b085      	sub	sp, #20
  402698:	af00      	add	r7, sp, #0
  40269a:	60f8      	str	r0, [r7, #12]
  40269c:	60b9      	str	r1, [r7, #8]
  40269e:	607a      	str	r2, [r7, #4]
	return 0;
  4026a0:	2300      	movs	r3, #0
}
  4026a2:	4618      	mov	r0, r3
  4026a4:	3714      	adds	r7, #20
  4026a6:	46bd      	mov	sp, r7
  4026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026ac:	4770      	bx	lr
  4026ae:	bf00      	nop

004026b0 <PCA9952_write_reg>:
 *
 * \param reg_index Register address. Use macros as defined in the header file.
 * \param data Data that should be written to the device register.
 */
void PCA9952_write_reg(unsigned char topBotn, uint8_t reg_index, uint8_t data)
{
  4026b0:	b580      	push	{r7, lr}
  4026b2:	b088      	sub	sp, #32
  4026b4:	af00      	add	r7, sp, #0
  4026b6:	4603      	mov	r3, r0
  4026b8:	71fb      	strb	r3, [r7, #7]
  4026ba:	460b      	mov	r3, r1
  4026bc:	71bb      	strb	r3, [r7, #6]
  4026be:	4613      	mov	r3, r2
  4026c0:	717b      	strb	r3, [r7, #5]
	uint8_t pack[2];
	twihs_packet_t twi_package;

	pack[0] = reg_index;
  4026c2:	79bb      	ldrb	r3, [r7, #6]
  4026c4:	773b      	strb	r3, [r7, #28]
	pack[1] = data;
  4026c6:	797b      	ldrb	r3, [r7, #5]
  4026c8:	777b      	strb	r3, [r7, #29]

//7apr15	twi_package.chip = PCA9952_TWI_ADDRESS;

	if (topBotn == LED_TOP)
  4026ca:	79fb      	ldrb	r3, [r7, #7]
  4026cc:	2b00      	cmp	r3, #0
  4026ce:	d102      	bne.n	4026d6 <PCA9952_write_reg+0x26>
	{
		twi_package.chip = PCA9952_U7_TOPDRIVE_TWI_ADDRESS;
  4026d0:	2360      	movs	r3, #96	; 0x60
  4026d2:	763b      	strb	r3, [r7, #24]
  4026d4:	e004      	b.n	4026e0 <PCA9952_write_reg+0x30>
	}
	else if (topBotn == LED_BOTTOM)
  4026d6:	79fb      	ldrb	r3, [r7, #7]
  4026d8:	2b01      	cmp	r3, #1
  4026da:	d101      	bne.n	4026e0 <PCA9952_write_reg+0x30>
	{
		twi_package.chip = PCA9952_U8_BOTDRIVE_TWI_ADDRESS;
  4026dc:	2361      	movs	r3, #97	; 0x61
  4026de:	763b      	strb	r3, [r7, #24]
	}

	twi_package.addr[0] = 0;		//is this right? 8feb16
  4026e0:	2300      	movs	r3, #0
  4026e2:	723b      	strb	r3, [r7, #8]
	twi_package.addr[1] = 0;		//is this right? 8feb16
  4026e4:	2300      	movs	r3, #0
  4026e6:	727b      	strb	r3, [r7, #9]
	twi_package.addr[2] = 0;		//is this right? 8feb16
  4026e8:	2300      	movs	r3, #0
  4026ea:	72bb      	strb	r3, [r7, #10]
	twi_package.addr_length = 0;
  4026ec:	2300      	movs	r3, #0
  4026ee:	60fb      	str	r3, [r7, #12]
	twi_package.buffer = &pack;
  4026f0:	f107 031c 	add.w	r3, r7, #28
  4026f4:	613b      	str	r3, [r7, #16]
	twi_package.length = sizeof(pack);
  4026f6:	2302      	movs	r3, #2
  4026f8:	617b      	str	r3, [r7, #20]

	while(twihs_master_write(PCA9952_TWI, &twi_package)!=TWIHS_SUCCESS);
  4026fa:	bf00      	nop
  4026fc:	f107 0308 	add.w	r3, r7, #8
  402700:	4805      	ldr	r0, [pc, #20]	; (402718 <PCA9952_write_reg+0x68>)
  402702:	4619      	mov	r1, r3
  402704:	4b05      	ldr	r3, [pc, #20]	; (40271c <PCA9952_write_reg+0x6c>)
  402706:	4798      	blx	r3
  402708:	4603      	mov	r3, r0
  40270a:	2b00      	cmp	r3, #0
  40270c:	d1f6      	bne.n	4026fc <PCA9952_write_reg+0x4c>

	return;
  40270e:	bf00      	nop
}
  402710:	3720      	adds	r7, #32
  402712:	46bd      	mov	sp, r7
  402714:	bd80      	pop	{r7, pc}
  402716:	bf00      	nop
  402718:	40018000 	.word	0x40018000
  40271c:	00401e71 	.word	0x00401e71

00402720 <PCA9952_read_reg>:
 *
 * \param reg_index Register address.
 * \returns Register content.
 */
uint8_t PCA9952_read_reg(unsigned char topBotn, uint8_t reg_index)
{
  402720:	b580      	push	{r7, lr}
  402722:	b088      	sub	sp, #32
  402724:	af00      	add	r7, sp, #0
  402726:	4603      	mov	r3, r0
  402728:	460a      	mov	r2, r1
  40272a:	71fb      	strb	r3, [r7, #7]
  40272c:	4613      	mov	r3, r2
  40272e:	71bb      	strb	r3, [r7, #6]
	uint8_t data;
	twihs_packet_t twi_package;

//7apr15	twi_package.chip = PCA9952_TWI_ADDRESS;

	if (topBotn == LED_TOP)
  402730:	79fb      	ldrb	r3, [r7, #7]
  402732:	2b00      	cmp	r3, #0
  402734:	d102      	bne.n	40273c <PCA9952_read_reg+0x1c>
	{
		twi_package.chip = PCA9952_U7_TOPDRIVE_TWI_ADDRESS;
  402736:	2360      	movs	r3, #96	; 0x60
  402738:	763b      	strb	r3, [r7, #24]
  40273a:	e004      	b.n	402746 <PCA9952_read_reg+0x26>
	}
	else if (topBotn == LED_BOTTOM)
  40273c:	79fb      	ldrb	r3, [r7, #7]
  40273e:	2b01      	cmp	r3, #1
  402740:	d101      	bne.n	402746 <PCA9952_read_reg+0x26>
	{
		twi_package.chip = PCA9952_U8_BOTDRIVE_TWI_ADDRESS;
  402742:	2361      	movs	r3, #97	; 0x61
  402744:	763b      	strb	r3, [r7, #24]
	}

	twi_package.addr[0] = 0;		//is this right? 8feb16
  402746:	2300      	movs	r3, #0
  402748:	723b      	strb	r3, [r7, #8]
	twi_package.addr[1] = 0;		//is this right? 8feb16
  40274a:	2300      	movs	r3, #0
  40274c:	727b      	strb	r3, [r7, #9]
	twi_package.addr[2] = 0;		//is this right? 8feb16
  40274e:	2300      	movs	r3, #0
  402750:	72bb      	strb	r3, [r7, #10]
	twi_package.addr_length = 0;
  402752:	2300      	movs	r3, #0
  402754:	60fb      	str	r3, [r7, #12]
	twi_package.buffer = &reg_index;
  402756:	1dbb      	adds	r3, r7, #6
  402758:	613b      	str	r3, [r7, #16]
	twi_package.length = 1;
  40275a:	2301      	movs	r3, #1
  40275c:	617b      	str	r3, [r7, #20]
	while(twihs_master_write(PCA9952_TWI, &twi_package)!=TWIHS_SUCCESS);
  40275e:	bf00      	nop
  402760:	f107 0308 	add.w	r3, r7, #8
  402764:	480f      	ldr	r0, [pc, #60]	; (4027a4 <PCA9952_read_reg+0x84>)
  402766:	4619      	mov	r1, r3
  402768:	4b0f      	ldr	r3, [pc, #60]	; (4027a8 <PCA9952_read_reg+0x88>)
  40276a:	4798      	blx	r3
  40276c:	4603      	mov	r3, r0
  40276e:	2b00      	cmp	r3, #0
  402770:	d1f6      	bne.n	402760 <PCA9952_read_reg+0x40>
	* specified in the datasheet.
	* Also there seems to be a bug in the TWI module or the driver
	* since some delay here (code or real delay) adds about 500us
	* between the write and the next read cycle.
	*/
	mdelay(20);
  402772:	2014      	movs	r0, #20
  402774:	4b0d      	ldr	r3, [pc, #52]	; (4027ac <PCA9952_read_reg+0x8c>)
  402776:	4798      	blx	r3

//7apr15 this was set above, no need to reassign	twi_package.chip = PCA9952_TWI_ADDRESS;
	twi_package.addr_length = 0;
  402778:	2300      	movs	r3, #0
  40277a:	60fb      	str	r3, [r7, #12]
	twi_package.buffer = &data;
  40277c:	f107 031f 	add.w	r3, r7, #31
  402780:	613b      	str	r3, [r7, #16]
	twi_package.length = 1;
  402782:	2301      	movs	r3, #1
  402784:	617b      	str	r3, [r7, #20]
	while(twihs_master_read(PCA9952_TWI, &twi_package)!=TWIHS_SUCCESS);
  402786:	bf00      	nop
  402788:	f107 0308 	add.w	r3, r7, #8
  40278c:	4805      	ldr	r0, [pc, #20]	; (4027a4 <PCA9952_read_reg+0x84>)
  40278e:	4619      	mov	r1, r3
  402790:	4b07      	ldr	r3, [pc, #28]	; (4027b0 <PCA9952_read_reg+0x90>)
  402792:	4798      	blx	r3
  402794:	4603      	mov	r3, r0
  402796:	2b00      	cmp	r3, #0
  402798:	d1f6      	bne.n	402788 <PCA9952_read_reg+0x68>

	return data;
  40279a:	7ffb      	ldrb	r3, [r7, #31]
}
  40279c:	4618      	mov	r0, r3
  40279e:	3720      	adds	r7, #32
  4027a0:	46bd      	mov	sp, r7
  4027a2:	bd80      	pop	{r7, pc}
  4027a4:	40018000 	.word	0x40018000
  4027a8:	00401e71 	.word	0x00401e71
  4027ac:	0040383d 	.word	0x0040383d
  4027b0:	00401d89 	.word	0x00401d89

004027b4 <PCA9952_init>:

extern uint8_t func_transmit(const uint8_t *p_buff, uint32_t ulsize); //lazy, defined in another c file 10feb16 jsi

void PCA9952_init(void) //7apr15
{
  4027b4:	b5b0      	push	{r4, r5, r7, lr}
  4027b6:	b094      	sub	sp, #80	; 0x50
  4027b8:	af02      	add	r7, sp, #8
	volatile uint8_t tmp1, tmp2, tmp3, tmp4;
	
	char printStr[64] = {0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0};
  4027ba:	1d3b      	adds	r3, r7, #4
  4027bc:	2240      	movs	r2, #64	; 0x40
  4027be:	4618      	mov	r0, r3
  4027c0:	2100      	movs	r1, #0
  4027c2:	4b45      	ldr	r3, [pc, #276]	; (4028d8 <PCA9952_init+0x124>)
  4027c4:	4798      	blx	r3
	/* Store cpu frequency locally*/
//7apr15	cpu_hz = fcpu;

	//Note output is off at the chip level before coming into this routine, LED_OEn set high before calling this function from main()

	PCA9952_write_reg(LED_TOP, PCA9952_MODE1, 0);		//No autoincrement, normal mode not sleep, does not respond to sub or allcall addresses
  4027c6:	2000      	movs	r0, #0
  4027c8:	2100      	movs	r1, #0
  4027ca:	2200      	movs	r2, #0
  4027cc:	4b43      	ldr	r3, [pc, #268]	; (4028dc <PCA9952_init+0x128>)
  4027ce:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_MODE2, 0);		//Dimming not blinking, change on stop not ack (don't really care but have to pick something)
  4027d0:	2000      	movs	r0, #0
  4027d2:	2101      	movs	r1, #1
  4027d4:	2200      	movs	r2, #0
  4027d6:	4b41      	ldr	r3, [pc, #260]	; (4028dc <PCA9952_init+0x128>)
  4027d8:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_IREFALL, LED_DRIVER_CURRENT); //9apr15 drive at half current for now, power supply circuit needs modification
  4027da:	2000      	movs	r0, #0
  4027dc:	2143      	movs	r1, #67	; 0x43
  4027de:	22c8      	movs	r2, #200	; 0xc8
  4027e0:	4b3e      	ldr	r3, [pc, #248]	; (4028dc <PCA9952_init+0x128>)
  4027e2:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT0, 0);		//Setting all channels off for now
  4027e4:	2000      	movs	r0, #0
  4027e6:	2102      	movs	r1, #2
  4027e8:	2200      	movs	r2, #0
  4027ea:	4b3c      	ldr	r3, [pc, #240]	; (4028dc <PCA9952_init+0x128>)
  4027ec:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT1, 0);
  4027ee:	2000      	movs	r0, #0
  4027f0:	2103      	movs	r1, #3
  4027f2:	2200      	movs	r2, #0
  4027f4:	4b39      	ldr	r3, [pc, #228]	; (4028dc <PCA9952_init+0x128>)
  4027f6:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT2, 0);
  4027f8:	2000      	movs	r0, #0
  4027fa:	2104      	movs	r1, #4
  4027fc:	2200      	movs	r2, #0
  4027fe:	4b37      	ldr	r3, [pc, #220]	; (4028dc <PCA9952_init+0x128>)
  402800:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT3, 0);
  402802:	2000      	movs	r0, #0
  402804:	2105      	movs	r1, #5
  402806:	2200      	movs	r2, #0
  402808:	4b34      	ldr	r3, [pc, #208]	; (4028dc <PCA9952_init+0x128>)
  40280a:	4798      	blx	r3

	tmp1 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG0);	//TODO: just see what we get, will need to weave error checking into this system later
  40280c:	2000      	movs	r0, #0
  40280e:	2144      	movs	r1, #68	; 0x44
  402810:	4b33      	ldr	r3, [pc, #204]	; (4028e0 <PCA9952_init+0x12c>)
  402812:	4798      	blx	r3
  402814:	4603      	mov	r3, r0
  402816:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	tmp2 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG1);
  40281a:	2000      	movs	r0, #0
  40281c:	2145      	movs	r1, #69	; 0x45
  40281e:	4b30      	ldr	r3, [pc, #192]	; (4028e0 <PCA9952_init+0x12c>)
  402820:	4798      	blx	r3
  402822:	4603      	mov	r3, r0
  402824:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

	PCA9952_write_reg(LED_BOTTOM, PCA9952_MODE1, 0);		//No autoincrement, normal mode not sleep, does not respond to sub or allcall addresses
  402828:	2001      	movs	r0, #1
  40282a:	2100      	movs	r1, #0
  40282c:	2200      	movs	r2, #0
  40282e:	4b2b      	ldr	r3, [pc, #172]	; (4028dc <PCA9952_init+0x128>)
  402830:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_MODE2, 0);		//Dimming not blinking, change on stop not ack (don't really care but have to pick something)
  402832:	2001      	movs	r0, #1
  402834:	2101      	movs	r1, #1
  402836:	2200      	movs	r2, #0
  402838:	4b28      	ldr	r3, [pc, #160]	; (4028dc <PCA9952_init+0x128>)
  40283a:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_IREFALL, LED_DRIVER_CURRENT); //9apr15 drive at half current for now, power supply circuit needs modification
  40283c:	2001      	movs	r0, #1
  40283e:	2143      	movs	r1, #67	; 0x43
  402840:	22c8      	movs	r2, #200	; 0xc8
  402842:	4b26      	ldr	r3, [pc, #152]	; (4028dc <PCA9952_init+0x128>)
  402844:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT0, 0);		//Setting all channels off for now
  402846:	2001      	movs	r0, #1
  402848:	2102      	movs	r1, #2
  40284a:	2200      	movs	r2, #0
  40284c:	4b23      	ldr	r3, [pc, #140]	; (4028dc <PCA9952_init+0x128>)
  40284e:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT1, 0);
  402850:	2001      	movs	r0, #1
  402852:	2103      	movs	r1, #3
  402854:	2200      	movs	r2, #0
  402856:	4b21      	ldr	r3, [pc, #132]	; (4028dc <PCA9952_init+0x128>)
  402858:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT2, 0);
  40285a:	2001      	movs	r0, #1
  40285c:	2104      	movs	r1, #4
  40285e:	2200      	movs	r2, #0
  402860:	4b1e      	ldr	r3, [pc, #120]	; (4028dc <PCA9952_init+0x128>)
  402862:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT3, 0);
  402864:	2001      	movs	r0, #1
  402866:	2105      	movs	r1, #5
  402868:	2200      	movs	r2, #0
  40286a:	4b1c      	ldr	r3, [pc, #112]	; (4028dc <PCA9952_init+0x128>)
  40286c:	4798      	blx	r3

	tmp3 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG0);	//TODO: just see what we get, will need to weave error checking into this system later
  40286e:	2001      	movs	r0, #1
  402870:	2144      	movs	r1, #68	; 0x44
  402872:	4b1b      	ldr	r3, [pc, #108]	; (4028e0 <PCA9952_init+0x12c>)
  402874:	4798      	blx	r3
  402876:	4603      	mov	r3, r0
  402878:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	tmp4 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG1);
  40287c:	2001      	movs	r0, #1
  40287e:	2145      	movs	r1, #69	; 0x45
  402880:	4b17      	ldr	r3, [pc, #92]	; (4028e0 <PCA9952_init+0x12c>)
  402882:	4798      	blx	r3
  402884:	4603      	mov	r3, r0
  402886:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
	
	sprintf(printStr,"PCA9952: tmp1: %x tmp2: %x tmp3: %x tmp4: %x\r\n", tmp1, tmp2, tmp3, tmp4); //10feb16 just for debug jsi
  40288a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
  40288e:	b2db      	uxtb	r3, r3
  402890:	461d      	mov	r5, r3
  402892:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
  402896:	b2db      	uxtb	r3, r3
  402898:	461c      	mov	r4, r3
  40289a:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
  40289e:	b2db      	uxtb	r3, r3
  4028a0:	4619      	mov	r1, r3
  4028a2:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
  4028a6:	b2db      	uxtb	r3, r3
  4028a8:	461a      	mov	r2, r3
  4028aa:	1d3b      	adds	r3, r7, #4
  4028ac:	9100      	str	r1, [sp, #0]
  4028ae:	9201      	str	r2, [sp, #4]
  4028b0:	4618      	mov	r0, r3
  4028b2:	490c      	ldr	r1, [pc, #48]	; (4028e4 <PCA9952_init+0x130>)
  4028b4:	462a      	mov	r2, r5
  4028b6:	4623      	mov	r3, r4
  4028b8:	4c0b      	ldr	r4, [pc, #44]	; (4028e8 <PCA9952_init+0x134>)
  4028ba:	47a0      	blx	r4
	func_transmit(printStr, strlen(printStr));
  4028bc:	1d3b      	adds	r3, r7, #4
  4028be:	4618      	mov	r0, r3
  4028c0:	4b0a      	ldr	r3, [pc, #40]	; (4028ec <PCA9952_init+0x138>)
  4028c2:	4798      	blx	r3
  4028c4:	4602      	mov	r2, r0
  4028c6:	1d3b      	adds	r3, r7, #4
  4028c8:	4618      	mov	r0, r3
  4028ca:	4611      	mov	r1, r2
  4028cc:	4b08      	ldr	r3, [pc, #32]	; (4028f0 <PCA9952_init+0x13c>)
  4028ce:	4798      	blx	r3
	
	
}
  4028d0:	3748      	adds	r7, #72	; 0x48
  4028d2:	46bd      	mov	sp, r7
  4028d4:	bdb0      	pop	{r4, r5, r7, pc}
  4028d6:	bf00      	nop
  4028d8:	00404df5 	.word	0x00404df5
  4028dc:	004026b1 	.word	0x004026b1
  4028e0:	00402721 	.word	0x00402721
  4028e4:	0040a5dc 	.word	0x0040a5dc
  4028e8:	00405011 	.word	0x00405011
  4028ec:	0040505d 	.word	0x0040505d
  4028f0:	00403c9d 	.word	0x00403c9d

004028f4 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  4028f4:	b480      	push	{r7}
  4028f6:	b08d      	sub	sp, #52	; 0x34
  4028f8:	af00      	add	r7, sp, #0
  4028fa:	6078      	str	r0, [r7, #4]
  4028fc:	460b      	mov	r3, r1
  4028fe:	70fb      	strb	r3, [r7, #3]
  402900:	687b      	ldr	r3, [r7, #4]
  402902:	62fb      	str	r3, [r7, #44]	; 0x2c
  402904:	78fb      	ldrb	r3, [r7, #3]
  402906:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40290a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40290c:	627b      	str	r3, [r7, #36]	; 0x24
  40290e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402910:	623b      	str	r3, [r7, #32]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  402912:	6a3b      	ldr	r3, [r7, #32]
  402914:	095b      	lsrs	r3, r3, #5
  402916:	61fb      	str	r3, [r7, #28]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402918:	69fa      	ldr	r2, [r7, #28]
  40291a:	4b17      	ldr	r3, [pc, #92]	; (402978 <ioport_set_pin_dir+0x84>)
  40291c:	4413      	add	r3, r2
  40291e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402920:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  402922:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402926:	2b01      	cmp	r3, #1
  402928:	d109      	bne.n	40293e <ioport_set_pin_dir+0x4a>
  40292a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40292c:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40292e:	697b      	ldr	r3, [r7, #20]
  402930:	f003 031f 	and.w	r3, r3, #31
  402934:	2201      	movs	r2, #1
  402936:	409a      	lsls	r2, r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402938:	69bb      	ldr	r3, [r7, #24]
  40293a:	611a      	str	r2, [r3, #16]
  40293c:	e00c      	b.n	402958 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  40293e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402942:	2b00      	cmp	r3, #0
  402944:	d108      	bne.n	402958 <ioport_set_pin_dir+0x64>
  402946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402948:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40294a:	693b      	ldr	r3, [r7, #16]
  40294c:	f003 031f 	and.w	r3, r3, #31
  402950:	2201      	movs	r2, #1
  402952:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402954:	69bb      	ldr	r3, [r7, #24]
  402956:	615a      	str	r2, [r3, #20]
  402958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40295a:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40295c:	68fb      	ldr	r3, [r7, #12]
  40295e:	f003 031f 	and.w	r3, r3, #31
  402962:	2201      	movs	r2, #1
  402964:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402966:	69bb      	ldr	r3, [r7, #24]
  402968:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  40296c:	3734      	adds	r7, #52	; 0x34
  40296e:	46bd      	mov	sp, r7
  402970:	f85d 7b04 	ldr.w	r7, [sp], #4
  402974:	4770      	bx	lr
  402976:	bf00      	nop
  402978:	00200707 	.word	0x00200707

0040297c <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  40297c:	b480      	push	{r7}
  40297e:	b08b      	sub	sp, #44	; 0x2c
  402980:	af00      	add	r7, sp, #0
  402982:	6078      	str	r0, [r7, #4]
  402984:	460b      	mov	r3, r1
  402986:	70fb      	strb	r3, [r7, #3]
  402988:	687b      	ldr	r3, [r7, #4]
  40298a:	627b      	str	r3, [r7, #36]	; 0x24
  40298c:	78fb      	ldrb	r3, [r7, #3]
  40298e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402994:	61fb      	str	r3, [r7, #28]
  402996:	69fb      	ldr	r3, [r7, #28]
  402998:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40299a:	69bb      	ldr	r3, [r7, #24]
  40299c:	095b      	lsrs	r3, r3, #5
  40299e:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4029a0:	697a      	ldr	r2, [r7, #20]
  4029a2:	4b10      	ldr	r3, [pc, #64]	; (4029e4 <ioport_set_pin_level+0x68>)
  4029a4:	4413      	add	r3, r2
  4029a6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4029a8:	613b      	str	r3, [r7, #16]

	if (level) {
  4029aa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  4029ae:	2b00      	cmp	r3, #0
  4029b0:	d009      	beq.n	4029c6 <ioport_set_pin_level+0x4a>
  4029b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4029b4:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4029b6:	68fb      	ldr	r3, [r7, #12]
  4029b8:	f003 031f 	and.w	r3, r3, #31
  4029bc:	2201      	movs	r2, #1
  4029be:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4029c0:	693b      	ldr	r3, [r7, #16]
  4029c2:	631a      	str	r2, [r3, #48]	; 0x30
  4029c4:	e008      	b.n	4029d8 <ioport_set_pin_level+0x5c>
  4029c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4029c8:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4029ca:	68bb      	ldr	r3, [r7, #8]
  4029cc:	f003 031f 	and.w	r3, r3, #31
  4029d0:	2201      	movs	r2, #1
  4029d2:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4029d4:	693b      	ldr	r3, [r7, #16]
  4029d6:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  4029d8:	372c      	adds	r7, #44	; 0x2c
  4029da:	46bd      	mov	sp, r7
  4029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4029e0:	4770      	bx	lr
  4029e2:	bf00      	nop
  4029e4:	00200707 	.word	0x00200707

004029e8 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
  4029e8:	b480      	push	{r7}
  4029ea:	b089      	sub	sp, #36	; 0x24
  4029ec:	af00      	add	r7, sp, #0
  4029ee:	6078      	str	r0, [r7, #4]
  4029f0:	687b      	ldr	r3, [r7, #4]
  4029f2:	61fb      	str	r3, [r7, #28]
  4029f4:	69fb      	ldr	r3, [r7, #28]
  4029f6:	61bb      	str	r3, [r7, #24]
  4029f8:	69bb      	ldr	r3, [r7, #24]
  4029fa:	617b      	str	r3, [r7, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4029fc:	697b      	ldr	r3, [r7, #20]
  4029fe:	095b      	lsrs	r3, r3, #5
  402a00:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402a02:	693a      	ldr	r2, [r7, #16]
  402a04:	4b0b      	ldr	r3, [pc, #44]	; (402a34 <ioport_get_pin_level+0x4c>)
  402a06:	4413      	add	r3, r2
  402a08:	025b      	lsls	r3, r3, #9
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  402a0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  402a0c:	69fb      	ldr	r3, [r7, #28]
  402a0e:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402a10:	68fb      	ldr	r3, [r7, #12]
  402a12:	f003 031f 	and.w	r3, r3, #31
  402a16:	2101      	movs	r1, #1
  402a18:	fa01 f303 	lsl.w	r3, r1, r3
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  402a1c:	4013      	ands	r3, r2
  402a1e:	2b00      	cmp	r3, #0
  402a20:	bf14      	ite	ne
  402a22:	2301      	movne	r3, #1
  402a24:	2300      	moveq	r3, #0
  402a26:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
  402a28:	4618      	mov	r0, r3
  402a2a:	3724      	adds	r7, #36	; 0x24
  402a2c:	46bd      	mov	sp, r7
  402a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a32:	4770      	bx	lr
  402a34:	00200707 	.word	0x00200707

00402a38 <udelay>:
/*
 * We have a 100MHz clock, so 100 NOPs should be about 1ns. 
 * Tried to do a 1ns tick but the chip can't seem to handle it.
 */
void udelay(uint32_t ul_dly_ticks)
{
  402a38:	b480      	push	{r7}
  402a3a:	b085      	sub	sp, #20
  402a3c:	af00      	add	r7, sp, #0
  402a3e:	6078      	str	r0, [r7, #4]
	for (uint32_t i=0; i<ul_dly_ticks; i++)
  402a40:	2300      	movs	r3, #0
  402a42:	60fb      	str	r3, [r7, #12]
  402a44:	e066      	b.n	402b14 <udelay+0xdc>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  402a46:	bf00      	nop
  402a48:	bf00      	nop
  402a4a:	bf00      	nop
  402a4c:	bf00      	nop
  402a4e:	bf00      	nop
  402a50:	bf00      	nop
  402a52:	bf00      	nop
  402a54:	bf00      	nop
  402a56:	bf00      	nop
  402a58:	bf00      	nop
  402a5a:	bf00      	nop
  402a5c:	bf00      	nop
  402a5e:	bf00      	nop
  402a60:	bf00      	nop
  402a62:	bf00      	nop
  402a64:	bf00      	nop
  402a66:	bf00      	nop
  402a68:	bf00      	nop
  402a6a:	bf00      	nop
  402a6c:	bf00      	nop
  402a6e:	bf00      	nop
  402a70:	bf00      	nop
  402a72:	bf00      	nop
  402a74:	bf00      	nop
  402a76:	bf00      	nop
  402a78:	bf00      	nop
  402a7a:	bf00      	nop
  402a7c:	bf00      	nop
  402a7e:	bf00      	nop
  402a80:	bf00      	nop
  402a82:	bf00      	nop
  402a84:	bf00      	nop
  402a86:	bf00      	nop
  402a88:	bf00      	nop
  402a8a:	bf00      	nop
  402a8c:	bf00      	nop
  402a8e:	bf00      	nop
  402a90:	bf00      	nop
  402a92:	bf00      	nop
  402a94:	bf00      	nop
  402a96:	bf00      	nop
  402a98:	bf00      	nop
  402a9a:	bf00      	nop
  402a9c:	bf00      	nop
  402a9e:	bf00      	nop
  402aa0:	bf00      	nop
  402aa2:	bf00      	nop
  402aa4:	bf00      	nop
  402aa6:	bf00      	nop
  402aa8:	bf00      	nop
  402aaa:	bf00      	nop
  402aac:	bf00      	nop
  402aae:	bf00      	nop
  402ab0:	bf00      	nop
  402ab2:	bf00      	nop
  402ab4:	bf00      	nop
  402ab6:	bf00      	nop
  402ab8:	bf00      	nop
  402aba:	bf00      	nop
  402abc:	bf00      	nop
  402abe:	bf00      	nop
  402ac0:	bf00      	nop
  402ac2:	bf00      	nop
  402ac4:	bf00      	nop
  402ac6:	bf00      	nop
  402ac8:	bf00      	nop
  402aca:	bf00      	nop
  402acc:	bf00      	nop
  402ace:	bf00      	nop
  402ad0:	bf00      	nop
  402ad2:	bf00      	nop
  402ad4:	bf00      	nop
  402ad6:	bf00      	nop
  402ad8:	bf00      	nop
  402ada:	bf00      	nop
  402adc:	bf00      	nop
  402ade:	bf00      	nop
  402ae0:	bf00      	nop
  402ae2:	bf00      	nop
  402ae4:	bf00      	nop
  402ae6:	bf00      	nop
  402ae8:	bf00      	nop
  402aea:	bf00      	nop
  402aec:	bf00      	nop
  402aee:	bf00      	nop
  402af0:	bf00      	nop
  402af2:	bf00      	nop
  402af4:	bf00      	nop
  402af6:	bf00      	nop
  402af8:	bf00      	nop
  402afa:	bf00      	nop
  402afc:	bf00      	nop
  402afe:	bf00      	nop
  402b00:	bf00      	nop
  402b02:	bf00      	nop
  402b04:	bf00      	nop
  402b06:	bf00      	nop
  402b08:	bf00      	nop
  402b0a:	bf00      	nop
  402b0c:	bf00      	nop
  402b0e:	68fb      	ldr	r3, [r7, #12]
  402b10:	3301      	adds	r3, #1
  402b12:	60fb      	str	r3, [r7, #12]
  402b14:	68fa      	ldr	r2, [r7, #12]
  402b16:	687b      	ldr	r3, [r7, #4]
  402b18:	429a      	cmp	r2, r3
  402b1a:	d394      	bcc.n	402a46 <udelay+0xe>
		__NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP();
		__NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP();
		__NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP();
		__NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP();
	}
}
  402b1c:	3714      	adds	r7, #20
  402b1e:	46bd      	mov	sp, r7
  402b20:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b24:	4770      	bx	lr
  402b26:	bf00      	nop

00402b28 <io_pin>:

#define EC_ONE_MICROSECOND 8

unsigned char io_pin(unsigned char idx);
unsigned char io_pin(unsigned char idx)
{
  402b28:	b480      	push	{r7}
  402b2a:	b083      	sub	sp, #12
  402b2c:	af00      	add	r7, sp, #0
  402b2e:	4603      	mov	r3, r0
  402b30:	71fb      	strb	r3, [r7, #7]
	switch (idx)
  402b32:	79fb      	ldrb	r3, [r7, #7]
  402b34:	2b04      	cmp	r3, #4
  402b36:	d817      	bhi.n	402b68 <io_pin+0x40>
  402b38:	a201      	add	r2, pc, #4	; (adr r2, 402b40 <io_pin+0x18>)
  402b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402b3e:	bf00      	nop
  402b40:	00402b55 	.word	0x00402b55
  402b44:	00402b59 	.word	0x00402b59
  402b48:	00402b5d 	.word	0x00402b5d
  402b4c:	00402b61 	.word	0x00402b61
  402b50:	00402b65 	.word	0x00402b65
	{
		case 0:
			return ECLAVE_SERIAL_ID0;
  402b54:	230f      	movs	r3, #15
  402b56:	e008      	b.n	402b6a <io_pin+0x42>
			break;
		case 1:
			return ECLAVE_SERIAL_ID1;
  402b58:	2310      	movs	r3, #16
  402b5a:	e006      	b.n	402b6a <io_pin+0x42>
			break;
		case 2:
			return ECLAVE_SERIAL_ID2;
  402b5c:	2311      	movs	r3, #17
  402b5e:	e004      	b.n	402b6a <io_pin+0x42>
			break;
		case 3:
			return ECLAVE_SERIAL_ID3;
  402b60:	2312      	movs	r3, #18
  402b62:	e002      	b.n	402b6a <io_pin+0x42>
			break;
		case 4:
			return ECLAVE_SERIAL_ID4;
  402b64:	2313      	movs	r3, #19
  402b66:	e000      	b.n	402b6a <io_pin+0x42>
			break;
		default: 
			return 0; //TODO: return a better error code here
  402b68:	2300      	movs	r3, #0
			break;
	}
}
  402b6a:	4618      	mov	r0, r3
  402b6c:	370c      	adds	r7, #12
  402b6e:	46bd      	mov	sp, r7
  402b70:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b74:	4770      	bx	lr
  402b76:	bf00      	nop

00402b78 <drive_DQ_low>:

void drive_DQ_low(unsigned char idx);
void drive_DQ_low(unsigned char idx)
{
  402b78:	b580      	push	{r7, lr}
  402b7a:	b084      	sub	sp, #16
  402b7c:	af00      	add	r7, sp, #0
  402b7e:	4603      	mov	r3, r0
  402b80:	71fb      	strb	r3, [r7, #7]
	unsigned char ioPin;
	int32_t ioFlags;
	
	ioPin = io_pin(idx);
  402b82:	79fb      	ldrb	r3, [r7, #7]
  402b84:	4618      	mov	r0, r3
  402b86:	4b08      	ldr	r3, [pc, #32]	; (402ba8 <drive_DQ_low+0x30>)
  402b88:	4798      	blx	r3
  402b8a:	4603      	mov	r3, r0
  402b8c:	73fb      	strb	r3, [r7, #15]
	
	ioport_set_pin_dir(ioPin, IOPORT_DIR_OUTPUT);
  402b8e:	7bfb      	ldrb	r3, [r7, #15]
  402b90:	4618      	mov	r0, r3
  402b92:	2101      	movs	r1, #1
  402b94:	4b05      	ldr	r3, [pc, #20]	; (402bac <drive_DQ_low+0x34>)
  402b96:	4798      	blx	r3
	ioport_set_pin_level(ioPin, IOPORT_PIN_LEVEL_LOW);
  402b98:	7bfb      	ldrb	r3, [r7, #15]
  402b9a:	4618      	mov	r0, r3
  402b9c:	2100      	movs	r1, #0
  402b9e:	4b04      	ldr	r3, [pc, #16]	; (402bb0 <drive_DQ_low+0x38>)
  402ba0:	4798      	blx	r3

}
  402ba2:	3710      	adds	r7, #16
  402ba4:	46bd      	mov	sp, r7
  402ba6:	bd80      	pop	{r7, pc}
  402ba8:	00402b29 	.word	0x00402b29
  402bac:	004028f5 	.word	0x004028f5
  402bb0:	0040297d 	.word	0x0040297d

00402bb4 <release_the_bus>:

void release_the_bus(unsigned char idx);
void release_the_bus(unsigned char idx)
{
  402bb4:	b580      	push	{r7, lr}
  402bb6:	b084      	sub	sp, #16
  402bb8:	af00      	add	r7, sp, #0
  402bba:	4603      	mov	r3, r0
  402bbc:	71fb      	strb	r3, [r7, #7]
	unsigned char ioPin;
	int32_t ioFlags;
	
	ioPin = io_pin(idx);
  402bbe:	79fb      	ldrb	r3, [r7, #7]
  402bc0:	4618      	mov	r0, r3
  402bc2:	4b06      	ldr	r3, [pc, #24]	; (402bdc <release_the_bus+0x28>)
  402bc4:	4798      	blx	r3
  402bc6:	4603      	mov	r3, r0
  402bc8:	73fb      	strb	r3, [r7, #15]
	
	ioport_set_pin_dir(ioPin, IOPORT_DIR_INPUT);
  402bca:	7bfb      	ldrb	r3, [r7, #15]
  402bcc:	4618      	mov	r0, r3
  402bce:	2100      	movs	r1, #0
  402bd0:	4b03      	ldr	r3, [pc, #12]	; (402be0 <release_the_bus+0x2c>)
  402bd2:	4798      	blx	r3
	

}
  402bd4:	3710      	adds	r7, #16
  402bd6:	46bd      	mov	sp, r7
  402bd8:	bd80      	pop	{r7, pc}
  402bda:	bf00      	nop
  402bdc:	00402b29 	.word	0x00402b29
  402be0:	004028f5 	.word	0x004028f5

00402be4 <gpio_input>:

void gpio_input(unsigned char idx) //14may15 experiment
{
  402be4:	b580      	push	{r7, lr}
  402be6:	b084      	sub	sp, #16
  402be8:	af00      	add	r7, sp, #0
  402bea:	4603      	mov	r3, r0
  402bec:	71fb      	strb	r3, [r7, #7]
	uint32_t ioFlags;
	unsigned char ioPin;
		
	ioPin = io_pin(idx);
  402bee:	79fb      	ldrb	r3, [r7, #7]
  402bf0:	4618      	mov	r0, r3
  402bf2:	4b06      	ldr	r3, [pc, #24]	; (402c0c <gpio_input+0x28>)
  402bf4:	4798      	blx	r3
  402bf6:	4603      	mov	r3, r0
  402bf8:	73fb      	strb	r3, [r7, #15]
		
	ioport_set_pin_dir(ioPin, IOPORT_DIR_INPUT);
  402bfa:	7bfb      	ldrb	r3, [r7, #15]
  402bfc:	4618      	mov	r0, r3
  402bfe:	2100      	movs	r1, #0
  402c00:	4b03      	ldr	r3, [pc, #12]	; (402c10 <gpio_input+0x2c>)
  402c02:	4798      	blx	r3


}
  402c04:	3710      	adds	r7, #16
  402c06:	46bd      	mov	sp, r7
  402c08:	bd80      	pop	{r7, pc}
  402c0a:	bf00      	nop
  402c0c:	00402b29 	.word	0x00402b29
  402c10:	004028f5 	.word	0x004028f5

00402c14 <sample_line>:

unsigned char sample_line(unsigned char idx);
unsigned char sample_line(unsigned char idx)
{
  402c14:	b580      	push	{r7, lr}
  402c16:	b084      	sub	sp, #16
  402c18:	af00      	add	r7, sp, #0
  402c1a:	4603      	mov	r3, r0
  402c1c:	71fb      	strb	r3, [r7, #7]
//14may15 experiment		uint32_t ioFlags;
		unsigned char retVal, ioPin;
		
		ioPin = io_pin(idx);
  402c1e:	79fb      	ldrb	r3, [r7, #7]
  402c20:	4618      	mov	r0, r3
  402c22:	4b07      	ldr	r3, [pc, #28]	; (402c40 <sample_line+0x2c>)
  402c24:	4798      	blx	r3
  402c26:	4603      	mov	r3, r0
  402c28:	73fb      	strb	r3, [r7, #15]
		
//14may15 experiment		ioFlags = (GPIO_DIR_INPUT);
//14may15 experiment		gpio_configure_pin(ioPin, ioFlags);

		retVal = ioport_get_pin_level(ioPin);
  402c2a:	7bfb      	ldrb	r3, [r7, #15]
  402c2c:	4618      	mov	r0, r3
  402c2e:	4b05      	ldr	r3, [pc, #20]	; (402c44 <sample_line+0x30>)
  402c30:	4798      	blx	r3
  402c32:	4603      	mov	r3, r0
  402c34:	73bb      	strb	r3, [r7, #14]

//14may15 experiment		ioFlags = (GPIO_DIR_OUTPUT);
//14may15 experiment		gpio_configure_pin(ioPin, ioFlags);

		return retVal;
  402c36:	7bbb      	ldrb	r3, [r7, #14]
}
  402c38:	4618      	mov	r0, r3
  402c3a:	3710      	adds	r7, #16
  402c3c:	46bd      	mov	sp, r7
  402c3e:	bd80      	pop	{r7, pc}
  402c40:	00402b29 	.word	0x00402b29
  402c44:	004029e9 	.word	0x004029e9

00402c48 <SetSpeed>:

//-----------------------------------------------------------------------------
// Set the 1-Wire timing to 'standard' (standard=1) or 'overdrive' (standard=0).
//
void SetSpeed(int standard)
{
  402c48:	b480      	push	{r7}
  402c4a:	b083      	sub	sp, #12
  402c4c:	af00      	add	r7, sp, #0
  402c4e:	6078      	str	r0, [r7, #4]
		J = 410;
	}
	
#endif

	if (standard) //experiment 16may15 cut everything in half, some issue with using the PLL? and fudge the tight numbers at the low end
  402c50:	687b      	ldr	r3, [r7, #4]
  402c52:	2b00      	cmp	r3, #0
  402c54:	d01e      	beq.n	402c94 <SetSpeed+0x4c>
	{
		// Standard Speed
		A = 0; //6;
  402c56:	4b21      	ldr	r3, [pc, #132]	; (402cdc <SetSpeed+0x94>)
  402c58:	2200      	movs	r2, #0
  402c5a:	601a      	str	r2, [r3, #0]
		B = 32; //64;
  402c5c:	4b20      	ldr	r3, [pc, #128]	; (402ce0 <SetSpeed+0x98>)
  402c5e:	2220      	movs	r2, #32
  402c60:	601a      	str	r2, [r3, #0]
		C = 30; //60;
  402c62:	4b20      	ldr	r3, [pc, #128]	; (402ce4 <SetSpeed+0x9c>)
  402c64:	221e      	movs	r2, #30
  402c66:	601a      	str	r2, [r3, #0]
		D = 2; //10;
  402c68:	4b1f      	ldr	r3, [pc, #124]	; (402ce8 <SetSpeed+0xa0>)
  402c6a:	2202      	movs	r2, #2
  402c6c:	601a      	str	r2, [r3, #0]
		E = 2; //9;
  402c6e:	4b1f      	ldr	r3, [pc, #124]	; (402cec <SetSpeed+0xa4>)
  402c70:	2202      	movs	r2, #2
  402c72:	601a      	str	r2, [r3, #0]
		F = 27; //55;
  402c74:	4b1e      	ldr	r3, [pc, #120]	; (402cf0 <SetSpeed+0xa8>)
  402c76:	221b      	movs	r2, #27
  402c78:	601a      	str	r2, [r3, #0]
		G = 0; //0;
  402c7a:	4b1e      	ldr	r3, [pc, #120]	; (402cf4 <SetSpeed+0xac>)
  402c7c:	2200      	movs	r2, #0
  402c7e:	601a      	str	r2, [r3, #0]
		H = 240; //480;
  402c80:	4b1d      	ldr	r3, [pc, #116]	; (402cf8 <SetSpeed+0xb0>)
  402c82:	22f0      	movs	r2, #240	; 0xf0
  402c84:	601a      	str	r2, [r3, #0]
		I = 35; //70;
  402c86:	4b1d      	ldr	r3, [pc, #116]	; (402cfc <SetSpeed+0xb4>)
  402c88:	2223      	movs	r2, #35	; 0x23
  402c8a:	601a      	str	r2, [r3, #0]
		J = 205; //410;
  402c8c:	4b1c      	ldr	r3, [pc, #112]	; (402d00 <SetSpeed+0xb8>)
  402c8e:	22cd      	movs	r2, #205	; 0xcd
  402c90:	601a      	str	r2, [r3, #0]
  402c92:	e01d      	b.n	402cd0 <SetSpeed+0x88>


	else
	{
		// Overdrive Speed
		A = 1.5;
  402c94:	4b11      	ldr	r3, [pc, #68]	; (402cdc <SetSpeed+0x94>)
  402c96:	2201      	movs	r2, #1
  402c98:	601a      	str	r2, [r3, #0]
		B = 7.5;
  402c9a:	4b11      	ldr	r3, [pc, #68]	; (402ce0 <SetSpeed+0x98>)
  402c9c:	2207      	movs	r2, #7
  402c9e:	601a      	str	r2, [r3, #0]
		C = 7.5;
  402ca0:	4b10      	ldr	r3, [pc, #64]	; (402ce4 <SetSpeed+0x9c>)
  402ca2:	2207      	movs	r2, #7
  402ca4:	601a      	str	r2, [r3, #0]
		D = 2.5;
  402ca6:	4b10      	ldr	r3, [pc, #64]	; (402ce8 <SetSpeed+0xa0>)
  402ca8:	2202      	movs	r2, #2
  402caa:	601a      	str	r2, [r3, #0]
		E = 0.75;
  402cac:	4b0f      	ldr	r3, [pc, #60]	; (402cec <SetSpeed+0xa4>)
  402cae:	2200      	movs	r2, #0
  402cb0:	601a      	str	r2, [r3, #0]
		F = 7;
  402cb2:	4b0f      	ldr	r3, [pc, #60]	; (402cf0 <SetSpeed+0xa8>)
  402cb4:	2207      	movs	r2, #7
  402cb6:	601a      	str	r2, [r3, #0]
		G = 2.5;
  402cb8:	4b0e      	ldr	r3, [pc, #56]	; (402cf4 <SetSpeed+0xac>)
  402cba:	2202      	movs	r2, #2
  402cbc:	601a      	str	r2, [r3, #0]
		H = 70;
  402cbe:	4b0e      	ldr	r3, [pc, #56]	; (402cf8 <SetSpeed+0xb0>)
  402cc0:	2246      	movs	r2, #70	; 0x46
  402cc2:	601a      	str	r2, [r3, #0]
		I = 8.5;
  402cc4:	4b0d      	ldr	r3, [pc, #52]	; (402cfc <SetSpeed+0xb4>)
  402cc6:	2208      	movs	r2, #8
  402cc8:	601a      	str	r2, [r3, #0]
		J = 40;
  402cca:	4b0d      	ldr	r3, [pc, #52]	; (402d00 <SetSpeed+0xb8>)
  402ccc:	2228      	movs	r2, #40	; 0x28
  402cce:	601a      	str	r2, [r3, #0]
	}
}
  402cd0:	370c      	adds	r7, #12
  402cd2:	46bd      	mov	sp, r7
  402cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
  402cd8:	4770      	bx	lr
  402cda:	bf00      	nop
  402cdc:	20400a98 	.word	0x20400a98
  402ce0:	20400a9c 	.word	0x20400a9c
  402ce4:	20400aa4 	.word	0x20400aa4
  402ce8:	20400a94 	.word	0x20400a94
  402cec:	20400ab0 	.word	0x20400ab0
  402cf0:	20400ab8 	.word	0x20400ab8
  402cf4:	20400aa8 	.word	0x20400aa8
  402cf8:	20400aac 	.word	0x20400aac
  402cfc:	20400ab4 	.word	0x20400ab4
  402d00:	20400aa0 	.word	0x20400aa0

00402d04 <OWTouchReset>:
// Generate a 1-Wire reset, return 1 if no presence detect was found,
// return 0 otherwise.
// (NOTE: Does not handle alarm presence from DS2404/DS1994)
//
int OWTouchReset(unsigned char idx)
{
  402d04:	b580      	push	{r7, lr}
  402d06:	b084      	sub	sp, #16
  402d08:	af00      	add	r7, sp, #0
  402d0a:	4603      	mov	r3, r0
  402d0c:	71fb      	strb	r3, [r7, #7]
	int result;

	udelay(A);
  402d0e:	4b17      	ldr	r3, [pc, #92]	; (402d6c <OWTouchReset+0x68>)
  402d10:	681b      	ldr	r3, [r3, #0]
  402d12:	4618      	mov	r0, r3
  402d14:	4b16      	ldr	r3, [pc, #88]	; (402d70 <OWTouchReset+0x6c>)
  402d16:	4798      	blx	r3
	drive_DQ_low(idx);
  402d18:	79fb      	ldrb	r3, [r7, #7]
  402d1a:	4618      	mov	r0, r3
  402d1c:	4b15      	ldr	r3, [pc, #84]	; (402d74 <OWTouchReset+0x70>)
  402d1e:	4798      	blx	r3
	udelay(H);	//tRSTL (reset low) 480-640us
  402d20:	4b15      	ldr	r3, [pc, #84]	; (402d78 <OWTouchReset+0x74>)
  402d22:	681b      	ldr	r3, [r3, #0]
  402d24:	4618      	mov	r0, r3
  402d26:	4b12      	ldr	r3, [pc, #72]	; (402d70 <OWTouchReset+0x6c>)
  402d28:	4798      	blx	r3
	release_the_bus(idx);
  402d2a:	79fb      	ldrb	r3, [r7, #7]
  402d2c:	4618      	mov	r0, r3
  402d2e:	4b13      	ldr	r3, [pc, #76]	; (402d7c <OWTouchReset+0x78>)
  402d30:	4798      	blx	r3
	
	gpio_input(idx); //14may15 experiment
  402d32:	79fb      	ldrb	r3, [r7, #7]
  402d34:	4618      	mov	r0, r3
  402d36:	4b12      	ldr	r3, [pc, #72]	; (402d80 <OWTouchReset+0x7c>)
  402d38:	4798      	blx	r3

	
	udelay(I);	//tMSP (presence detect sample) 60-75us
  402d3a:	4b12      	ldr	r3, [pc, #72]	; (402d84 <OWTouchReset+0x80>)
  402d3c:	681b      	ldr	r3, [r3, #0]
  402d3e:	4618      	mov	r0, r3
  402d40:	4b0b      	ldr	r3, [pc, #44]	; (402d70 <OWTouchReset+0x6c>)
  402d42:	4798      	blx	r3
	result = sample_line(idx);
  402d44:	79fb      	ldrb	r3, [r7, #7]
  402d46:	4618      	mov	r0, r3
  402d48:	4b0f      	ldr	r3, [pc, #60]	; (402d88 <OWTouchReset+0x84>)
  402d4a:	4798      	blx	r3
  402d4c:	4603      	mov	r3, r0
  402d4e:	60fb      	str	r3, [r7, #12]
	
	gpio_input(idx); //14may15 experiment
  402d50:	79fb      	ldrb	r3, [r7, #7]
  402d52:	4618      	mov	r0, r3
  402d54:	4b0a      	ldr	r3, [pc, #40]	; (402d80 <OWTouchReset+0x7c>)
  402d56:	4798      	blx	r3

	udelay(J); // Complete the reset sequence recovery 5-??us (no max?)
  402d58:	4b0c      	ldr	r3, [pc, #48]	; (402d8c <OWTouchReset+0x88>)
  402d5a:	681b      	ldr	r3, [r3, #0]
  402d5c:	4618      	mov	r0, r3
  402d5e:	4b04      	ldr	r3, [pc, #16]	; (402d70 <OWTouchReset+0x6c>)
  402d60:	4798      	blx	r3
	return result; // Return sample presence pulse result
  402d62:	68fb      	ldr	r3, [r7, #12]
}
  402d64:	4618      	mov	r0, r3
  402d66:	3710      	adds	r7, #16
  402d68:	46bd      	mov	sp, r7
  402d6a:	bd80      	pop	{r7, pc}
  402d6c:	20400a98 	.word	0x20400a98
  402d70:	00402a39 	.word	0x00402a39
  402d74:	00402b79 	.word	0x00402b79
  402d78:	20400aac 	.word	0x20400aac
  402d7c:	00402bb5 	.word	0x00402bb5
  402d80:	00402be5 	.word	0x00402be5
  402d84:	20400ab4 	.word	0x20400ab4
  402d88:	00402c15 	.word	0x00402c15
  402d8c:	20400aa0 	.word	0x20400aa0

00402d90 <drive_DQ_low_and_release_the_bus>:

void drive_DQ_low_and_release_the_bus(unsigned char idx);
void drive_DQ_low_and_release_the_bus(unsigned char idx)
{
  402d90:	b580      	push	{r7, lr}
  402d92:	b084      	sub	sp, #16
  402d94:	af00      	add	r7, sp, #0
  402d96:	4603      	mov	r3, r0
  402d98:	71fb      	strb	r3, [r7, #7]
	unsigned char ioPin;
	int32_t ioFlagsOutput, ioFlagsInput;
	
	ioPin = io_pin(idx);
  402d9a:	79fb      	ldrb	r3, [r7, #7]
  402d9c:	4618      	mov	r0, r3
  402d9e:	4b0d      	ldr	r3, [pc, #52]	; (402dd4 <drive_DQ_low_and_release_the_bus+0x44>)
  402da0:	4798      	blx	r3
  402da2:	4603      	mov	r3, r0
  402da4:	73fb      	strb	r3, [r7, #15]
	
	ioport_set_pin_dir(ioPin, IOPORT_DIR_OUTPUT);
  402da6:	7bfb      	ldrb	r3, [r7, #15]
  402da8:	4618      	mov	r0, r3
  402daa:	2101      	movs	r1, #1
  402dac:	4b0a      	ldr	r3, [pc, #40]	; (402dd8 <drive_DQ_low_and_release_the_bus+0x48>)
  402dae:	4798      	blx	r3
	ioport_set_pin_level(ioPin, IOPORT_PIN_LEVEL_LOW);
  402db0:	7bfb      	ldrb	r3, [r7, #15]
  402db2:	4618      	mov	r0, r3
  402db4:	2100      	movs	r1, #0
  402db6:	4b09      	ldr	r3, [pc, #36]	; (402ddc <drive_DQ_low_and_release_the_bus+0x4c>)
  402db8:	4798      	blx	r3

	udelay(A);	//tW1L 5-15us
  402dba:	4b09      	ldr	r3, [pc, #36]	; (402de0 <drive_DQ_low_and_release_the_bus+0x50>)
  402dbc:	681b      	ldr	r3, [r3, #0]
  402dbe:	4618      	mov	r0, r3
  402dc0:	4b08      	ldr	r3, [pc, #32]	; (402de4 <drive_DQ_low_and_release_the_bus+0x54>)
  402dc2:	4798      	blx	r3

	ioport_set_pin_dir(ioPin, IOPORT_DIR_INPUT);
  402dc4:	7bfb      	ldrb	r3, [r7, #15]
  402dc6:	4618      	mov	r0, r3
  402dc8:	2100      	movs	r1, #0
  402dca:	4b03      	ldr	r3, [pc, #12]	; (402dd8 <drive_DQ_low_and_release_the_bus+0x48>)
  402dcc:	4798      	blx	r3
	
}
  402dce:	3710      	adds	r7, #16
  402dd0:	46bd      	mov	sp, r7
  402dd2:	bd80      	pop	{r7, pc}
  402dd4:	00402b29 	.word	0x00402b29
  402dd8:	004028f5 	.word	0x004028f5
  402ddc:	0040297d 	.word	0x0040297d
  402de0:	20400a98 	.word	0x20400a98
  402de4:	00402a39 	.word	0x00402a39

00402de8 <OWWriteBit>:
//-----------------------------------------------------------------------------
// Send a 1-Wire write bit. Provide 10us recovery time.
//
void OWWriteBit(unsigned char idx, int bit);
void OWWriteBit(unsigned char idx, int bit)
{
  402de8:	b580      	push	{r7, lr}
  402dea:	b082      	sub	sp, #8
  402dec:	af00      	add	r7, sp, #0
  402dee:	4603      	mov	r3, r0
  402df0:	6039      	str	r1, [r7, #0]
  402df2:	71fb      	strb	r3, [r7, #7]
	if (bit)
  402df4:	683b      	ldr	r3, [r7, #0]
  402df6:	2b00      	cmp	r3, #0
  402df8:	d009      	beq.n	402e0e <OWWriteBit+0x26>
	{
		// Write '1' bit
		drive_DQ_low_and_release_the_bus(idx);
  402dfa:	79fb      	ldrb	r3, [r7, #7]
  402dfc:	4618      	mov	r0, r3
  402dfe:	4b0e      	ldr	r3, [pc, #56]	; (402e38 <OWWriteBit+0x50>)
  402e00:	4798      	blx	r3
#if 0
		drive_DQ_low(idx);
//14may15 take this out entirely, we can't seem to control this precisely enough		cpu_delay_us(A, EC_CPU_CLOCK_100MHZ	//tW1L 5-15us
		release_the_bus(idx);
#endif
		udelay(B);	// Complete the time slot and 10us recovery tSLOT 65-??us (no max)
  402e02:	4b0e      	ldr	r3, [pc, #56]	; (402e3c <OWWriteBit+0x54>)
  402e04:	681b      	ldr	r3, [r3, #0]
  402e06:	4618      	mov	r0, r3
  402e08:	4b0d      	ldr	r3, [pc, #52]	; (402e40 <OWWriteBit+0x58>)
  402e0a:	4798      	blx	r3
  402e0c:	e011      	b.n	402e32 <OWWriteBit+0x4a>
	}
	else
	{
		// Write '0' bit
		drive_DQ_low(idx);
  402e0e:	79fb      	ldrb	r3, [r7, #7]
  402e10:	4618      	mov	r0, r3
  402e12:	4b0c      	ldr	r3, [pc, #48]	; (402e44 <OWWriteBit+0x5c>)
  402e14:	4798      	blx	r3
		udelay(C);	//tW0L 60-120us
  402e16:	4b0c      	ldr	r3, [pc, #48]	; (402e48 <OWWriteBit+0x60>)
  402e18:	681b      	ldr	r3, [r3, #0]
  402e1a:	4618      	mov	r0, r3
  402e1c:	4b08      	ldr	r3, [pc, #32]	; (402e40 <OWWriteBit+0x58>)
  402e1e:	4798      	blx	r3
		release_the_bus(idx);
  402e20:	79fb      	ldrb	r3, [r7, #7]
  402e22:	4618      	mov	r0, r3
  402e24:	4b09      	ldr	r3, [pc, #36]	; (402e4c <OWWriteBit+0x64>)
  402e26:	4798      	blx	r3
		udelay(D);	//tREC 5-??us
  402e28:	4b09      	ldr	r3, [pc, #36]	; (402e50 <OWWriteBit+0x68>)
  402e2a:	681b      	ldr	r3, [r3, #0]
  402e2c:	4618      	mov	r0, r3
  402e2e:	4b04      	ldr	r3, [pc, #16]	; (402e40 <OWWriteBit+0x58>)
  402e30:	4798      	blx	r3
	}
}
  402e32:	3708      	adds	r7, #8
  402e34:	46bd      	mov	sp, r7
  402e36:	bd80      	pop	{r7, pc}
  402e38:	00402d91 	.word	0x00402d91
  402e3c:	20400a9c 	.word	0x20400a9c
  402e40:	00402a39 	.word	0x00402a39
  402e44:	00402b79 	.word	0x00402b79
  402e48:	20400aa4 	.word	0x20400aa4
  402e4c:	00402bb5 	.word	0x00402bb5
  402e50:	20400a94 	.word	0x20400a94

00402e54 <OWReadBit>:
//-----------------------------------------------------------------------------
// Read a bit from the 1-Wire bus and return it. Provide 10us recovery time.
//
int OWReadBit(unsigned char idx);
int OWReadBit(unsigned char idx)
{
  402e54:	b580      	push	{r7, lr}
  402e56:	b084      	sub	sp, #16
  402e58:	af00      	add	r7, sp, #0
  402e5a:	4603      	mov	r3, r0
  402e5c:	71fb      	strb	r3, [r7, #7]
#if 0
	drive_DQ_low(idx);
//14may15 take this out entirely, we can't seem to control this precisely enough	cpu_delay_us(A, EC_CPU_CLOCK_100MHZ	//tRL 5-15us
	release_the_bus(idx);
#endif
	drive_DQ_low_and_release_the_bus(idx);
  402e5e:	79fb      	ldrb	r3, [r7, #7]
  402e60:	4618      	mov	r0, r3
  402e62:	4b0b      	ldr	r3, [pc, #44]	; (402e90 <OWReadBit+0x3c>)
  402e64:	4798      	blx	r3
	
	udelay(E);	//tMSR 5-15us
  402e66:	4b0b      	ldr	r3, [pc, #44]	; (402e94 <OWReadBit+0x40>)
  402e68:	681b      	ldr	r3, [r3, #0]
  402e6a:	4618      	mov	r0, r3
  402e6c:	4b0a      	ldr	r3, [pc, #40]	; (402e98 <OWReadBit+0x44>)
  402e6e:	4798      	blx	r3
	result = sample_line(idx);
  402e70:	79fb      	ldrb	r3, [r7, #7]
  402e72:	4618      	mov	r0, r3
  402e74:	4b09      	ldr	r3, [pc, #36]	; (402e9c <OWReadBit+0x48>)
  402e76:	4798      	blx	r3
  402e78:	4603      	mov	r3, r0
  402e7a:	60fb      	str	r3, [r7, #12]
	udelay(F); // Complete the time slot and 10us recovery tREC 5+us
  402e7c:	4b08      	ldr	r3, [pc, #32]	; (402ea0 <OWReadBit+0x4c>)
  402e7e:	681b      	ldr	r3, [r3, #0]
  402e80:	4618      	mov	r0, r3
  402e82:	4b05      	ldr	r3, [pc, #20]	; (402e98 <OWReadBit+0x44>)
  402e84:	4798      	blx	r3

	return result;
  402e86:	68fb      	ldr	r3, [r7, #12]
}
  402e88:	4618      	mov	r0, r3
  402e8a:	3710      	adds	r7, #16
  402e8c:	46bd      	mov	sp, r7
  402e8e:	bd80      	pop	{r7, pc}
  402e90:	00402d91 	.word	0x00402d91
  402e94:	20400ab0 	.word	0x20400ab0
  402e98:	00402a39 	.word	0x00402a39
  402e9c:	00402c15 	.word	0x00402c15
  402ea0:	20400ab8 	.word	0x20400ab8

00402ea4 <OWWriteByte>:

//-----------------------------------------------------------------------------
// Write 1-Wire data byte
//
void OWWriteByte(unsigned char idx, int data)
{
  402ea4:	b580      	push	{r7, lr}
  402ea6:	b084      	sub	sp, #16
  402ea8:	af00      	add	r7, sp, #0
  402eaa:	4603      	mov	r3, r0
  402eac:	6039      	str	r1, [r7, #0]
  402eae:	71fb      	strb	r3, [r7, #7]
	int loop;

	// Loop to write each bit in the byte, LS-bit first
	for (loop = 0; loop < 8; loop++)
  402eb0:	2300      	movs	r3, #0
  402eb2:	60fb      	str	r3, [r7, #12]
  402eb4:	e00d      	b.n	402ed2 <OWWriteByte+0x2e>
	{
		OWWriteBit(idx, data & 0x01);
  402eb6:	683b      	ldr	r3, [r7, #0]
  402eb8:	f003 0301 	and.w	r3, r3, #1
  402ebc:	79fa      	ldrb	r2, [r7, #7]
  402ebe:	4610      	mov	r0, r2
  402ec0:	4619      	mov	r1, r3
  402ec2:	4b07      	ldr	r3, [pc, #28]	; (402ee0 <OWWriteByte+0x3c>)
  402ec4:	4798      	blx	r3

		// shift the data byte for the next bit
		data >>= 1;
  402ec6:	683b      	ldr	r3, [r7, #0]
  402ec8:	105b      	asrs	r3, r3, #1
  402eca:	603b      	str	r3, [r7, #0]
void OWWriteByte(unsigned char idx, int data)
{
	int loop;

	// Loop to write each bit in the byte, LS-bit first
	for (loop = 0; loop < 8; loop++)
  402ecc:	68fb      	ldr	r3, [r7, #12]
  402ece:	3301      	adds	r3, #1
  402ed0:	60fb      	str	r3, [r7, #12]
  402ed2:	68fb      	ldr	r3, [r7, #12]
  402ed4:	2b07      	cmp	r3, #7
  402ed6:	ddee      	ble.n	402eb6 <OWWriteByte+0x12>
		OWWriteBit(idx, data & 0x01);

		// shift the data byte for the next bit
		data >>= 1;
	}
}
  402ed8:	3710      	adds	r7, #16
  402eda:	46bd      	mov	sp, r7
  402edc:	bd80      	pop	{r7, pc}
  402ede:	bf00      	nop
  402ee0:	00402de9 	.word	0x00402de9

00402ee4 <OWReadByte>:

//-----------------------------------------------------------------------------
// Read 1-Wire data byte and return it
//
int OWReadByte(unsigned char idx)
{
  402ee4:	b580      	push	{r7, lr}
  402ee6:	b084      	sub	sp, #16
  402ee8:	af00      	add	r7, sp, #0
  402eea:	4603      	mov	r3, r0
  402eec:	71fb      	strb	r3, [r7, #7]
	int loop, result=0;
  402eee:	2300      	movs	r3, #0
  402ef0:	60bb      	str	r3, [r7, #8]

	for (loop = 0; loop < 8; loop++)
  402ef2:	2300      	movs	r3, #0
  402ef4:	60fb      	str	r3, [r7, #12]
  402ef6:	e010      	b.n	402f1a <OWReadByte+0x36>
	{
		// shift the result to get it ready for the next bit
		result >>= 1;
  402ef8:	68bb      	ldr	r3, [r7, #8]
  402efa:	105b      	asrs	r3, r3, #1
  402efc:	60bb      	str	r3, [r7, #8]

		// if result is one, then set MS bit
		if (OWReadBit(idx))
  402efe:	79fb      	ldrb	r3, [r7, #7]
  402f00:	4618      	mov	r0, r3
  402f02:	4b0a      	ldr	r3, [pc, #40]	; (402f2c <OWReadByte+0x48>)
  402f04:	4798      	blx	r3
  402f06:	4603      	mov	r3, r0
  402f08:	2b00      	cmp	r3, #0
  402f0a:	d003      	beq.n	402f14 <OWReadByte+0x30>
		result |= 0x80;
  402f0c:	68bb      	ldr	r3, [r7, #8]
  402f0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402f12:	60bb      	str	r3, [r7, #8]
//
int OWReadByte(unsigned char idx)
{
	int loop, result=0;

	for (loop = 0; loop < 8; loop++)
  402f14:	68fb      	ldr	r3, [r7, #12]
  402f16:	3301      	adds	r3, #1
  402f18:	60fb      	str	r3, [r7, #12]
  402f1a:	68fb      	ldr	r3, [r7, #12]
  402f1c:	2b07      	cmp	r3, #7
  402f1e:	ddeb      	ble.n	402ef8 <OWReadByte+0x14>

		// if result is one, then set MS bit
		if (OWReadBit(idx))
		result |= 0x80;
	}
	return result;
  402f20:	68bb      	ldr	r3, [r7, #8]
}
  402f22:	4618      	mov	r0, r3
  402f24:	3710      	adds	r7, #16
  402f26:	46bd      	mov	sp, r7
  402f28:	bd80      	pop	{r7, pc}
  402f2a:	bf00      	nop
  402f2c:	00402e55 	.word	0x00402e55

00402f30 <crc8_add>:
	return OWTouchReset(idx);
}

/* Polynomial ^8 + ^5 + ^4 + 1 */
unsigned char crc8_add(unsigned char acc, unsigned char byte)
{
  402f30:	b480      	push	{r7}
  402f32:	b085      	sub	sp, #20
  402f34:	af00      	add	r7, sp, #0
  402f36:	4603      	mov	r3, r0
  402f38:	460a      	mov	r2, r1
  402f3a:	71fb      	strb	r3, [r7, #7]
  402f3c:	4613      	mov	r3, r2
  402f3e:	71bb      	strb	r3, [r7, #6]
   int i;
   acc ^= byte;
  402f40:	79fa      	ldrb	r2, [r7, #7]
  402f42:	79bb      	ldrb	r3, [r7, #6]
  402f44:	4053      	eors	r3, r2
  402f46:	71fb      	strb	r3, [r7, #7]
   for(i = 0; i < 8; i++) 
  402f48:	2300      	movs	r3, #0
  402f4a:	60fb      	str	r3, [r7, #12]
  402f4c:	e012      	b.n	402f74 <crc8_add+0x44>
   {
		if(acc & 1) 
  402f4e:	79fb      	ldrb	r3, [r7, #7]
  402f50:	f003 0301 	and.w	r3, r3, #1
  402f54:	2b00      	cmp	r3, #0
  402f56:	d007      	beq.n	402f68 <crc8_add+0x38>
		{
			acc = (acc >> 1) ^ 0x8c;
  402f58:	79fb      	ldrb	r3, [r7, #7]
  402f5a:	085b      	lsrs	r3, r3, #1
  402f5c:	b2da      	uxtb	r2, r3
  402f5e:	f06f 0373 	mvn.w	r3, #115	; 0x73
  402f62:	4053      	eors	r3, r2
  402f64:	71fb      	strb	r3, [r7, #7]
  402f66:	e002      	b.n	402f6e <crc8_add+0x3e>
		} 
		else 
		{
			acc >>= 1;
  402f68:	79fb      	ldrb	r3, [r7, #7]
  402f6a:	085b      	lsrs	r3, r3, #1
  402f6c:	71fb      	strb	r3, [r7, #7]
/* Polynomial ^8 + ^5 + ^4 + 1 */
unsigned char crc8_add(unsigned char acc, unsigned char byte)
{
   int i;
   acc ^= byte;
   for(i = 0; i < 8; i++) 
  402f6e:	68fb      	ldr	r3, [r7, #12]
  402f70:	3301      	adds	r3, #1
  402f72:	60fb      	str	r3, [r7, #12]
  402f74:	68fb      	ldr	r3, [r7, #12]
  402f76:	2b07      	cmp	r3, #7
  402f78:	dde9      	ble.n	402f4e <crc8_add+0x1e>
		else 
		{
			acc >>= 1;
	    }
   }
   return acc;
  402f7a:	79fb      	ldrb	r3, [r7, #7]
}
  402f7c:	4618      	mov	r0, r3
  402f7e:	3714      	adds	r7, #20
  402f80:	46bd      	mov	sp, r7
  402f82:	f85d 7b04 	ldr.w	r7, [sp], #4
  402f86:	4770      	bx	lr

00402f88 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  402f88:	b480      	push	{r7}
  402f8a:	b083      	sub	sp, #12
  402f8c:	af00      	add	r7, sp, #0
  402f8e:	4603      	mov	r3, r0
  402f90:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402f92:	4908      	ldr	r1, [pc, #32]	; (402fb4 <NVIC_EnableIRQ+0x2c>)
  402f94:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402f98:	095b      	lsrs	r3, r3, #5
  402f9a:	79fa      	ldrb	r2, [r7, #7]
  402f9c:	f002 021f 	and.w	r2, r2, #31
  402fa0:	2001      	movs	r0, #1
  402fa2:	fa00 f202 	lsl.w	r2, r0, r2
  402fa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402faa:	370c      	adds	r7, #12
  402fac:	46bd      	mov	sp, r7
  402fae:	f85d 7b04 	ldr.w	r7, [sp], #4
  402fb2:	4770      	bx	lr
  402fb4:	e000e100 	.word	0xe000e100

00402fb8 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  402fb8:	b480      	push	{r7}
  402fba:	b083      	sub	sp, #12
  402fbc:	af00      	add	r7, sp, #0
  402fbe:	4603      	mov	r3, r0
  402fc0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  402fc2:	4909      	ldr	r1, [pc, #36]	; (402fe8 <NVIC_DisableIRQ+0x30>)
  402fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402fc8:	095b      	lsrs	r3, r3, #5
  402fca:	79fa      	ldrb	r2, [r7, #7]
  402fcc:	f002 021f 	and.w	r2, r2, #31
  402fd0:	2001      	movs	r0, #1
  402fd2:	fa00 f202 	lsl.w	r2, r0, r2
  402fd6:	3320      	adds	r3, #32
  402fd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402fdc:	370c      	adds	r7, #12
  402fde:	46bd      	mov	sp, r7
  402fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
  402fe4:	4770      	bx	lr
  402fe6:	bf00      	nop
  402fe8:	e000e100 	.word	0xe000e100

00402fec <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  402fec:	b480      	push	{r7}
  402fee:	b083      	sub	sp, #12
  402ff0:	af00      	add	r7, sp, #0
  402ff2:	4603      	mov	r3, r0
  402ff4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  402ff6:	4909      	ldr	r1, [pc, #36]	; (40301c <NVIC_ClearPendingIRQ+0x30>)
  402ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402ffc:	095b      	lsrs	r3, r3, #5
  402ffe:	79fa      	ldrb	r2, [r7, #7]
  403000:	f002 021f 	and.w	r2, r2, #31
  403004:	2001      	movs	r0, #1
  403006:	fa00 f202 	lsl.w	r2, r0, r2
  40300a:	3360      	adds	r3, #96	; 0x60
  40300c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  403010:	370c      	adds	r7, #12
  403012:	46bd      	mov	sp, r7
  403014:	f85d 7b04 	ldr.w	r7, [sp], #4
  403018:	4770      	bx	lr
  40301a:	bf00      	nop
  40301c:	e000e100 	.word	0xe000e100

00403020 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  403020:	b480      	push	{r7}
  403022:	b083      	sub	sp, #12
  403024:	af00      	add	r7, sp, #0
  403026:	4603      	mov	r3, r0
  403028:	6039      	str	r1, [r7, #0]
  40302a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  40302c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403030:	2b00      	cmp	r3, #0
  403032:	da0b      	bge.n	40304c <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  403034:	490d      	ldr	r1, [pc, #52]	; (40306c <NVIC_SetPriority+0x4c>)
  403036:	79fb      	ldrb	r3, [r7, #7]
  403038:	f003 030f 	and.w	r3, r3, #15
  40303c:	3b04      	subs	r3, #4
  40303e:	683a      	ldr	r2, [r7, #0]
  403040:	b2d2      	uxtb	r2, r2
  403042:	0152      	lsls	r2, r2, #5
  403044:	b2d2      	uxtb	r2, r2
  403046:	440b      	add	r3, r1
  403048:	761a      	strb	r2, [r3, #24]
  40304a:	e009      	b.n	403060 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40304c:	4908      	ldr	r1, [pc, #32]	; (403070 <NVIC_SetPriority+0x50>)
  40304e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403052:	683a      	ldr	r2, [r7, #0]
  403054:	b2d2      	uxtb	r2, r2
  403056:	0152      	lsls	r2, r2, #5
  403058:	b2d2      	uxtb	r2, r2
  40305a:	440b      	add	r3, r1
  40305c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  403060:	370c      	adds	r7, #12
  403062:	46bd      	mov	sp, r7
  403064:	f85d 7b04 	ldr.w	r7, [sp], #4
  403068:	4770      	bx	lr
  40306a:	bf00      	nop
  40306c:	e000ed00 	.word	0xe000ed00
  403070:	e000e100 	.word	0xe000e100

00403074 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  403074:	b580      	push	{r7, lr}
  403076:	b082      	sub	sp, #8
  403078:	af00      	add	r7, sp, #0
  40307a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
  40307c:	687b      	ldr	r3, [r7, #4]
  40307e:	3b01      	subs	r3, #1
  403080:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  403084:	d301      	bcc.n	40308a <SysTick_Config+0x16>
  403086:	2301      	movs	r3, #1
  403088:	e00f      	b.n	4030aa <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  40308a:	4a0a      	ldr	r2, [pc, #40]	; (4030b4 <SysTick_Config+0x40>)
  40308c:	687b      	ldr	r3, [r7, #4]
  40308e:	3b01      	subs	r3, #1
  403090:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  403092:	f04f 30ff 	mov.w	r0, #4294967295
  403096:	2107      	movs	r1, #7
  403098:	4b07      	ldr	r3, [pc, #28]	; (4030b8 <SysTick_Config+0x44>)
  40309a:	4798      	blx	r3
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  40309c:	4b05      	ldr	r3, [pc, #20]	; (4030b4 <SysTick_Config+0x40>)
  40309e:	2200      	movs	r2, #0
  4030a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  4030a2:	4b04      	ldr	r3, [pc, #16]	; (4030b4 <SysTick_Config+0x40>)
  4030a4:	2207      	movs	r2, #7
  4030a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
  4030a8:	2300      	movs	r3, #0
}
  4030aa:	4618      	mov	r0, r3
  4030ac:	3708      	adds	r7, #8
  4030ae:	46bd      	mov	sp, r7
  4030b0:	bd80      	pop	{r7, pc}
  4030b2:	bf00      	nop
  4030b4:	e000e010 	.word	0xe000e010
  4030b8:	00403021 	.word	0x00403021

004030bc <afec_ch_sanity_check>:
 * \param channel  AFEC channel number.
 *
 */
static inline void afec_ch_sanity_check(Afec *const afec,
		const enum afec_channel_num channel)
{
  4030bc:	b480      	push	{r7}
  4030be:	b083      	sub	sp, #12
  4030c0:	af00      	add	r7, sp, #0
  4030c2:	6078      	str	r0, [r7, #4]
  4030c4:	460b      	mov	r3, r1
  4030c6:	807b      	strh	r3, [r7, #2]
	#endif
	} else if (afec == AFEC1) {
		Assert(channel < NB_CH_AFE1);
	}
	UNUSED(channel);
}
  4030c8:	370c      	adds	r7, #12
  4030ca:	46bd      	mov	sp, r7
  4030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4030d0:	4770      	bx	lr
  4030d2:	bf00      	nop

004030d4 <afec_set_trigger>:
 * \param trigger Conversion trigger.
 *
 */
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
  4030d4:	b480      	push	{r7}
  4030d6:	b085      	sub	sp, #20
  4030d8:	af00      	add	r7, sp, #0
  4030da:	6078      	str	r0, [r7, #4]
  4030dc:	460b      	mov	r3, r1
  4030de:	70fb      	strb	r3, [r7, #3]
	uint32_t reg;

	reg = afec->AFEC_MR;
  4030e0:	687b      	ldr	r3, [r7, #4]
  4030e2:	685b      	ldr	r3, [r3, #4]
  4030e4:	60fb      	str	r3, [r7, #12]

	if (trigger == AFEC_TRIG_FREERUN) {
  4030e6:	78fb      	ldrb	r3, [r7, #3]
  4030e8:	2bff      	cmp	r3, #255	; 0xff
  4030ea:	d104      	bne.n	4030f6 <afec_set_trigger+0x22>
		reg |= AFEC_MR_FREERUN_ON;
  4030ec:	68fb      	ldr	r3, [r7, #12]
  4030ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4030f2:	60fb      	str	r3, [r7, #12]
  4030f4:	e007      	b.n	403106 <afec_set_trigger+0x32>
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  4030f6:	68fb      	ldr	r3, [r7, #12]
  4030f8:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
  4030fc:	60fb      	str	r3, [r7, #12]
		reg |= trigger;
  4030fe:	78fb      	ldrb	r3, [r7, #3]
  403100:	68fa      	ldr	r2, [r7, #12]
  403102:	4313      	orrs	r3, r2
  403104:	60fb      	str	r3, [r7, #12]
	}

	afec->AFEC_MR = reg;
  403106:	687b      	ldr	r3, [r7, #4]
  403108:	68fa      	ldr	r2, [r7, #12]
  40310a:	605a      	str	r2, [r3, #4]
}
  40310c:	3714      	adds	r7, #20
  40310e:	46bd      	mov	sp, r7
  403110:	f85d 7b04 	ldr.w	r7, [sp], #4
  403114:	4770      	bx	lr
  403116:	bf00      	nop

00403118 <afec_start_software_conversion>:
 * this function can NOT start analog to digital conversion.
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
  403118:	b480      	push	{r7}
  40311a:	b083      	sub	sp, #12
  40311c:	af00      	add	r7, sp, #0
  40311e:	6078      	str	r0, [r7, #4]
	afec->AFEC_CR = AFEC_CR_START;
  403120:	687b      	ldr	r3, [r7, #4]
  403122:	2202      	movs	r2, #2
  403124:	601a      	str	r2, [r3, #0]
}
  403126:	370c      	adds	r7, #12
  403128:	46bd      	mov	sp, r7
  40312a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40312e:	4770      	bx	lr

00403130 <afec_channel_enable>:
 * \param afec  Base address of the AFEC.
 * \param afec_ch AFEC channel number.
 */
static inline void afec_channel_enable(Afec *const afec,
		const enum afec_channel_num afec_ch)
{
  403130:	b580      	push	{r7, lr}
  403132:	b082      	sub	sp, #8
  403134:	af00      	add	r7, sp, #0
  403136:	6078      	str	r0, [r7, #4]
  403138:	460b      	mov	r3, r1
  40313a:	807b      	strh	r3, [r7, #2]
	if (afec_ch != AFEC_CHANNEL_ALL) {
  40313c:	887b      	ldrh	r3, [r7, #2]
  40313e:	f640 72ff 	movw	r2, #4095	; 0xfff
  403142:	4293      	cmp	r3, r2
  403144:	d004      	beq.n	403150 <afec_channel_enable+0x20>
		afec_ch_sanity_check(afec, afec_ch);
  403146:	887b      	ldrh	r3, [r7, #2]
  403148:	6878      	ldr	r0, [r7, #4]
  40314a:	4619      	mov	r1, r3
  40314c:	4b09      	ldr	r3, [pc, #36]	; (403174 <afec_channel_enable+0x44>)
  40314e:	4798      	blx	r3
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  403150:	887b      	ldrh	r3, [r7, #2]
  403152:	f640 72ff 	movw	r2, #4095	; 0xfff
  403156:	4293      	cmp	r3, r2
  403158:	d005      	beq.n	403166 <afec_channel_enable+0x36>
			AFEC_CHANNEL_ALL : 1 << afec_ch;
  40315a:	887b      	ldrh	r3, [r7, #2]
  40315c:	2201      	movs	r2, #1
  40315e:	fa02 f303 	lsl.w	r3, r2, r3
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  403162:	461a      	mov	r2, r3
  403164:	e001      	b.n	40316a <afec_channel_enable+0x3a>
  403166:	f640 72ff 	movw	r2, #4095	; 0xfff
  40316a:	687b      	ldr	r3, [r7, #4]
  40316c:	615a      	str	r2, [r3, #20]
			AFEC_CHANNEL_ALL : 1 << afec_ch;
}
  40316e:	3708      	adds	r7, #8
  403170:	46bd      	mov	sp, r7
  403172:	bd80      	pop	{r7, pc}
  403174:	004030bd 	.word	0x004030bd

00403178 <afec_channel_disable>:
 * \param afec  Base address of the AFEC.
 * \param afec_ch AFEC channel number.
 */
static inline void afec_channel_disable(Afec *const afec,
		const enum afec_channel_num afec_ch)
{
  403178:	b580      	push	{r7, lr}
  40317a:	b082      	sub	sp, #8
  40317c:	af00      	add	r7, sp, #0
  40317e:	6078      	str	r0, [r7, #4]
  403180:	460b      	mov	r3, r1
  403182:	807b      	strh	r3, [r7, #2]
	if (afec_ch != AFEC_CHANNEL_ALL) {
  403184:	887b      	ldrh	r3, [r7, #2]
  403186:	f640 72ff 	movw	r2, #4095	; 0xfff
  40318a:	4293      	cmp	r3, r2
  40318c:	d004      	beq.n	403198 <afec_channel_disable+0x20>
		afec_ch_sanity_check(afec, afec_ch);
  40318e:	887b      	ldrh	r3, [r7, #2]
  403190:	6878      	ldr	r0, [r7, #4]
  403192:	4619      	mov	r1, r3
  403194:	4b09      	ldr	r3, [pc, #36]	; (4031bc <afec_channel_disable+0x44>)
  403196:	4798      	blx	r3
	}

	afec->AFEC_CHDR = (afec_ch == AFEC_CHANNEL_ALL) ?
  403198:	887b      	ldrh	r3, [r7, #2]
  40319a:	f640 72ff 	movw	r2, #4095	; 0xfff
  40319e:	4293      	cmp	r3, r2
  4031a0:	d005      	beq.n	4031ae <afec_channel_disable+0x36>
			AFEC_CHANNEL_ALL : 1 << afec_ch;
  4031a2:	887b      	ldrh	r3, [r7, #2]
  4031a4:	2201      	movs	r2, #1
  4031a6:	fa02 f303 	lsl.w	r3, r2, r3
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHDR = (afec_ch == AFEC_CHANNEL_ALL) ?
  4031aa:	461a      	mov	r2, r3
  4031ac:	e001      	b.n	4031b2 <afec_channel_disable+0x3a>
  4031ae:	f640 72ff 	movw	r2, #4095	; 0xfff
  4031b2:	687b      	ldr	r3, [r7, #4]
  4031b4:	619a      	str	r2, [r3, #24]
			AFEC_CHANNEL_ALL : 1 << afec_ch;
}
  4031b6:	3708      	adds	r7, #8
  4031b8:	46bd      	mov	sp, r7
  4031ba:	bd80      	pop	{r7, pc}
  4031bc:	004030bd 	.word	0x004030bd

004031c0 <afec_get_latest_value>:
 * \param afec  Base address of the AFEC.
 *
 * \return AFEC latest converted value.
 */
static inline uint32_t afec_get_latest_value(Afec *const afec)
{
  4031c0:	b480      	push	{r7}
  4031c2:	b083      	sub	sp, #12
  4031c4:	af00      	add	r7, sp, #0
  4031c6:	6078      	str	r0, [r7, #4]
	return afec->AFEC_LCDR & AFEC_LCDR_LDATA_Msk;
  4031c8:	687b      	ldr	r3, [r7, #4]
  4031ca:	6a1b      	ldr	r3, [r3, #32]
  4031cc:	b29b      	uxth	r3, r3
}
  4031ce:	4618      	mov	r0, r3
  4031d0:	370c      	adds	r7, #12
  4031d2:	46bd      	mov	sp, r7
  4031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4031d8:	4770      	bx	lr
  4031da:	bf00      	nop

004031dc <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4031dc:	b480      	push	{r7}
  4031de:	b083      	sub	sp, #12
  4031e0:	af00      	add	r7, sp, #0
  4031e2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4031e4:	687b      	ldr	r3, [r7, #4]
  4031e6:	2b07      	cmp	r3, #7
  4031e8:	d825      	bhi.n	403236 <osc_get_rate+0x5a>
  4031ea:	a201      	add	r2, pc, #4	; (adr r2, 4031f0 <osc_get_rate+0x14>)
  4031ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4031f0:	00403211 	.word	0x00403211
  4031f4:	00403217 	.word	0x00403217
  4031f8:	0040321d 	.word	0x0040321d
  4031fc:	00403223 	.word	0x00403223
  403200:	00403227 	.word	0x00403227
  403204:	0040322b 	.word	0x0040322b
  403208:	0040322f 	.word	0x0040322f
  40320c:	00403233 	.word	0x00403233
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  403210:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  403214:	e010      	b.n	403238 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  403216:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40321a:	e00d      	b.n	403238 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40321c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403220:	e00a      	b.n	403238 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  403222:	4b08      	ldr	r3, [pc, #32]	; (403244 <osc_get_rate+0x68>)
  403224:	e008      	b.n	403238 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  403226:	4b08      	ldr	r3, [pc, #32]	; (403248 <osc_get_rate+0x6c>)
  403228:	e006      	b.n	403238 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40322a:	4b08      	ldr	r3, [pc, #32]	; (40324c <osc_get_rate+0x70>)
  40322c:	e004      	b.n	403238 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40322e:	4b08      	ldr	r3, [pc, #32]	; (403250 <osc_get_rate+0x74>)
  403230:	e002      	b.n	403238 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  403232:	4b06      	ldr	r3, [pc, #24]	; (40324c <osc_get_rate+0x70>)
  403234:	e000      	b.n	403238 <osc_get_rate+0x5c>
	}

	return 0;
  403236:	2300      	movs	r3, #0
}
  403238:	4618      	mov	r0, r3
  40323a:	370c      	adds	r7, #12
  40323c:	46bd      	mov	sp, r7
  40323e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403242:	4770      	bx	lr
  403244:	003d0900 	.word	0x003d0900
  403248:	007a1200 	.word	0x007a1200
  40324c:	00b71b00 	.word	0x00b71b00
  403250:	00f42400 	.word	0x00f42400

00403254 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  403254:	b580      	push	{r7, lr}
  403256:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  403258:	2006      	movs	r0, #6
  40325a:	4b05      	ldr	r3, [pc, #20]	; (403270 <sysclk_get_main_hz+0x1c>)
  40325c:	4798      	blx	r3
  40325e:	4602      	mov	r2, r0
  403260:	4613      	mov	r3, r2
  403262:	009b      	lsls	r3, r3, #2
  403264:	4413      	add	r3, r2
  403266:	009a      	lsls	r2, r3, #2
  403268:	4413      	add	r3, r2
  40326a:	089b      	lsrs	r3, r3, #2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40326c:	4618      	mov	r0, r3
  40326e:	bd80      	pop	{r7, pc}
  403270:	004031dd 	.word	0x004031dd

00403274 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  403274:	b580      	push	{r7, lr}
  403276:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  403278:	4b02      	ldr	r3, [pc, #8]	; (403284 <sysclk_get_cpu_hz+0x10>)
  40327a:	4798      	blx	r3
  40327c:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40327e:	4618      	mov	r0, r3
  403280:	bd80      	pop	{r7, pc}
  403282:	bf00      	nop
  403284:	00403255 	.word	0x00403255

00403288 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  403288:	b580      	push	{r7, lr}
  40328a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40328c:	4b02      	ldr	r3, [pc, #8]	; (403298 <sysclk_get_peripheral_hz+0x10>)
  40328e:	4798      	blx	r3
  403290:	4603      	mov	r3, r0
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  403292:	4618      	mov	r0, r3
  403294:	bd80      	pop	{r7, pc}
  403296:	bf00      	nop
  403298:	00403255 	.word	0x00403255

0040329c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40329c:	b580      	push	{r7, lr}
  40329e:	b082      	sub	sp, #8
  4032a0:	af00      	add	r7, sp, #0
  4032a2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4032a4:	6878      	ldr	r0, [r7, #4]
  4032a6:	4b02      	ldr	r3, [pc, #8]	; (4032b0 <sysclk_enable_peripheral_clock+0x14>)
  4032a8:	4798      	blx	r3
}
  4032aa:	3708      	adds	r7, #8
  4032ac:	46bd      	mov	sp, r7
  4032ae:	bd80      	pop	{r7, pc}
  4032b0:	004016d1 	.word	0x004016d1

004032b4 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  4032b4:	b480      	push	{r7}
  4032b6:	b08d      	sub	sp, #52	; 0x34
  4032b8:	af00      	add	r7, sp, #0
  4032ba:	6078      	str	r0, [r7, #4]
  4032bc:	460b      	mov	r3, r1
  4032be:	70fb      	strb	r3, [r7, #3]
  4032c0:	687b      	ldr	r3, [r7, #4]
  4032c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  4032c4:	78fb      	ldrb	r3, [r7, #3]
  4032c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4032ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4032cc:	627b      	str	r3, [r7, #36]	; 0x24
  4032ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4032d0:	623b      	str	r3, [r7, #32]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4032d2:	6a3b      	ldr	r3, [r7, #32]
  4032d4:	095b      	lsrs	r3, r3, #5
  4032d6:	61fb      	str	r3, [r7, #28]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4032d8:	69fa      	ldr	r2, [r7, #28]
  4032da:	4b17      	ldr	r3, [pc, #92]	; (403338 <ioport_set_pin_dir+0x84>)
  4032dc:	4413      	add	r3, r2
  4032de:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4032e0:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  4032e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4032e6:	2b01      	cmp	r3, #1
  4032e8:	d109      	bne.n	4032fe <ioport_set_pin_dir+0x4a>
  4032ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4032ec:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4032ee:	697b      	ldr	r3, [r7, #20]
  4032f0:	f003 031f 	and.w	r3, r3, #31
  4032f4:	2201      	movs	r2, #1
  4032f6:	409a      	lsls	r2, r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4032f8:	69bb      	ldr	r3, [r7, #24]
  4032fa:	611a      	str	r2, [r3, #16]
  4032fc:	e00c      	b.n	403318 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4032fe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  403302:	2b00      	cmp	r3, #0
  403304:	d108      	bne.n	403318 <ioport_set_pin_dir+0x64>
  403306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  403308:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40330a:	693b      	ldr	r3, [r7, #16]
  40330c:	f003 031f 	and.w	r3, r3, #31
  403310:	2201      	movs	r2, #1
  403312:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  403314:	69bb      	ldr	r3, [r7, #24]
  403316:	615a      	str	r2, [r3, #20]
  403318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40331a:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40331c:	68fb      	ldr	r3, [r7, #12]
  40331e:	f003 031f 	and.w	r3, r3, #31
  403322:	2201      	movs	r2, #1
  403324:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403326:	69bb      	ldr	r3, [r7, #24]
  403328:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  40332c:	3734      	adds	r7, #52	; 0x34
  40332e:	46bd      	mov	sp, r7
  403330:	f85d 7b04 	ldr.w	r7, [sp], #4
  403334:	4770      	bx	lr
  403336:	bf00      	nop
  403338:	00200707 	.word	0x00200707

0040333c <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  40333c:	b480      	push	{r7}
  40333e:	b08b      	sub	sp, #44	; 0x2c
  403340:	af00      	add	r7, sp, #0
  403342:	6078      	str	r0, [r7, #4]
  403344:	460b      	mov	r3, r1
  403346:	70fb      	strb	r3, [r7, #3]
  403348:	687b      	ldr	r3, [r7, #4]
  40334a:	627b      	str	r3, [r7, #36]	; 0x24
  40334c:	78fb      	ldrb	r3, [r7, #3]
  40334e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  403352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403354:	61fb      	str	r3, [r7, #28]
  403356:	69fb      	ldr	r3, [r7, #28]
  403358:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40335a:	69bb      	ldr	r3, [r7, #24]
  40335c:	095b      	lsrs	r3, r3, #5
  40335e:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403360:	697a      	ldr	r2, [r7, #20]
  403362:	4b10      	ldr	r3, [pc, #64]	; (4033a4 <ioport_set_pin_level+0x68>)
  403364:	4413      	add	r3, r2
  403366:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  403368:	613b      	str	r3, [r7, #16]

	if (level) {
  40336a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40336e:	2b00      	cmp	r3, #0
  403370:	d009      	beq.n	403386 <ioport_set_pin_level+0x4a>
  403372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403374:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  403376:	68fb      	ldr	r3, [r7, #12]
  403378:	f003 031f 	and.w	r3, r3, #31
  40337c:	2201      	movs	r2, #1
  40337e:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  403380:	693b      	ldr	r3, [r7, #16]
  403382:	631a      	str	r2, [r3, #48]	; 0x30
  403384:	e008      	b.n	403398 <ioport_set_pin_level+0x5c>
  403386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403388:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40338a:	68bb      	ldr	r3, [r7, #8]
  40338c:	f003 031f 	and.w	r3, r3, #31
  403390:	2201      	movs	r2, #1
  403392:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  403394:	693b      	ldr	r3, [r7, #16]
  403396:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  403398:	372c      	adds	r7, #44	; 0x2c
  40339a:	46bd      	mov	sp, r7
  40339c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4033a0:	4770      	bx	lr
  4033a2:	bf00      	nop
  4033a4:	00200707 	.word	0x00200707

004033a8 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
  4033a8:	b480      	push	{r7}
  4033aa:	b089      	sub	sp, #36	; 0x24
  4033ac:	af00      	add	r7, sp, #0
  4033ae:	6078      	str	r0, [r7, #4]
  4033b0:	687b      	ldr	r3, [r7, #4]
  4033b2:	61fb      	str	r3, [r7, #28]
  4033b4:	69fb      	ldr	r3, [r7, #28]
  4033b6:	61bb      	str	r3, [r7, #24]
  4033b8:	69bb      	ldr	r3, [r7, #24]
  4033ba:	617b      	str	r3, [r7, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4033bc:	697b      	ldr	r3, [r7, #20]
  4033be:	095b      	lsrs	r3, r3, #5
  4033c0:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4033c2:	693a      	ldr	r2, [r7, #16]
  4033c4:	4b0b      	ldr	r3, [pc, #44]	; (4033f4 <ioport_get_pin_level+0x4c>)
  4033c6:	4413      	add	r3, r2
  4033c8:	025b      	lsls	r3, r3, #9
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4033ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  4033cc:	69fb      	ldr	r3, [r7, #28]
  4033ce:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4033d0:	68fb      	ldr	r3, [r7, #12]
  4033d2:	f003 031f 	and.w	r3, r3, #31
  4033d6:	2101      	movs	r1, #1
  4033d8:	fa01 f303 	lsl.w	r3, r1, r3
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4033dc:	4013      	ands	r3, r2
  4033de:	2b00      	cmp	r3, #0
  4033e0:	bf14      	ite	ne
  4033e2:	2301      	movne	r3, #1
  4033e4:	2300      	moveq	r3, #0
  4033e6:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
  4033e8:	4618      	mov	r0, r3
  4033ea:	3724      	adds	r7, #36	; 0x24
  4033ec:	46bd      	mov	sp, r7
  4033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4033f2:	4770      	bx	lr
  4033f4:	00200707 	.word	0x00200707

004033f8 <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
  4033f8:	b480      	push	{r7}
  4033fa:	b08b      	sub	sp, #44	; 0x2c
  4033fc:	af00      	add	r7, sp, #0
  4033fe:	6078      	str	r0, [r7, #4]
  403400:	687b      	ldr	r3, [r7, #4]
  403402:	627b      	str	r3, [r7, #36]	; 0x24
  403404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403406:	623b      	str	r3, [r7, #32]
  403408:	6a3b      	ldr	r3, [r7, #32]
  40340a:	61fb      	str	r3, [r7, #28]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40340c:	69fb      	ldr	r3, [r7, #28]
  40340e:	095b      	lsrs	r3, r3, #5
  403410:	61bb      	str	r3, [r7, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403412:	69ba      	ldr	r2, [r7, #24]
  403414:	4b12      	ldr	r3, [pc, #72]	; (403460 <ioport_toggle_pin_level+0x68>)
  403416:	4413      	add	r3, r2
  403418:	025b      	lsls	r3, r3, #9
	return arch_ioport_port_to_base(port)->PIO_PDSR & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
  40341a:	617b      	str	r3, [r7, #20]
  40341c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40341e:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  403420:	693b      	ldr	r3, [r7, #16]
  403422:	f003 031f 	and.w	r3, r3, #31
  403426:	2201      	movs	r2, #1
  403428:	fa02 f303 	lsl.w	r3, r2, r3
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);
  40342c:	60fb      	str	r3, [r7, #12]

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  40342e:	697b      	ldr	r3, [r7, #20]
  403430:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  403432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403434:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  403436:	68bb      	ldr	r3, [r7, #8]
  403438:	f003 031f 	and.w	r3, r3, #31
  40343c:	2101      	movs	r1, #1
  40343e:	fa01 f303 	lsl.w	r3, r1, r3
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  403442:	4013      	ands	r3, r2
  403444:	2b00      	cmp	r3, #0
  403446:	d003      	beq.n	403450 <ioport_toggle_pin_level+0x58>
		port->PIO_CODR = mask;
  403448:	697b      	ldr	r3, [r7, #20]
  40344a:	68fa      	ldr	r2, [r7, #12]
  40344c:	635a      	str	r2, [r3, #52]	; 0x34
  40344e:	e002      	b.n	403456 <ioport_toggle_pin_level+0x5e>
	} else {
		port->PIO_SODR = mask;
  403450:	697b      	ldr	r3, [r7, #20]
  403452:	68fa      	ldr	r2, [r7, #12]
  403454:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_toggle_pin_level(pin);
}
  403456:	372c      	adds	r7, #44	; 0x2c
  403458:	46bd      	mov	sp, r7
  40345a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40345e:	4770      	bx	lr
  403460:	00200707 	.word	0x00200707

00403464 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  403464:	b580      	push	{r7, lr}
  403466:	b08c      	sub	sp, #48	; 0x30
  403468:	af00      	add	r7, sp, #0
  40346a:	6078      	str	r0, [r7, #4]
  40346c:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40346e:	4b48      	ldr	r3, [pc, #288]	; (403590 <usart_serial_init+0x12c>)
  403470:	4798      	blx	r3
  403472:	4603      	mov	r3, r0
  403474:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  403476:	683b      	ldr	r3, [r7, #0]
  403478:	681b      	ldr	r3, [r3, #0]
  40347a:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  40347c:	683b      	ldr	r3, [r7, #0]
  40347e:	689b      	ldr	r3, [r3, #8]
  403480:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  403482:	683b      	ldr	r3, [r7, #0]
  403484:	681b      	ldr	r3, [r3, #0]
  403486:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  403488:	683b      	ldr	r3, [r7, #0]
  40348a:	685b      	ldr	r3, [r3, #4]
  40348c:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40348e:	683b      	ldr	r3, [r7, #0]
  403490:	689b      	ldr	r3, [r3, #8]
  403492:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  403494:	683b      	ldr	r3, [r7, #0]
  403496:	68db      	ldr	r3, [r3, #12]
  403498:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40349a:	2300      	movs	r3, #0
  40349c:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40349e:	687b      	ldr	r3, [r7, #4]
  4034a0:	4a3c      	ldr	r2, [pc, #240]	; (403594 <usart_serial_init+0x130>)
  4034a2:	4293      	cmp	r3, r2
  4034a4:	d108      	bne.n	4034b8 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  4034a6:	2007      	movs	r0, #7
  4034a8:	4b3b      	ldr	r3, [pc, #236]	; (403598 <usart_serial_init+0x134>)
  4034aa:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4034ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4034b0:	6878      	ldr	r0, [r7, #4]
  4034b2:	4619      	mov	r1, r3
  4034b4:	4b39      	ldr	r3, [pc, #228]	; (40359c <usart_serial_init+0x138>)
  4034b6:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4034b8:	687b      	ldr	r3, [r7, #4]
  4034ba:	4a39      	ldr	r2, [pc, #228]	; (4035a0 <usart_serial_init+0x13c>)
  4034bc:	4293      	cmp	r3, r2
  4034be:	d108      	bne.n	4034d2 <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  4034c0:	2008      	movs	r0, #8
  4034c2:	4b35      	ldr	r3, [pc, #212]	; (403598 <usart_serial_init+0x134>)
  4034c4:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4034c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4034ca:	6878      	ldr	r0, [r7, #4]
  4034cc:	4619      	mov	r1, r3
  4034ce:	4b33      	ldr	r3, [pc, #204]	; (40359c <usart_serial_init+0x138>)
  4034d0:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4034d2:	687b      	ldr	r3, [r7, #4]
  4034d4:	4a33      	ldr	r2, [pc, #204]	; (4035a4 <usart_serial_init+0x140>)
  4034d6:	4293      	cmp	r3, r2
  4034d8:	d108      	bne.n	4034ec <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  4034da:	202c      	movs	r0, #44	; 0x2c
  4034dc:	4b2e      	ldr	r3, [pc, #184]	; (403598 <usart_serial_init+0x134>)
  4034de:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4034e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4034e4:	6878      	ldr	r0, [r7, #4]
  4034e6:	4619      	mov	r1, r3
  4034e8:	4b2c      	ldr	r3, [pc, #176]	; (40359c <usart_serial_init+0x138>)
  4034ea:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4034ec:	687b      	ldr	r3, [r7, #4]
  4034ee:	4a2e      	ldr	r2, [pc, #184]	; (4035a8 <usart_serial_init+0x144>)
  4034f0:	4293      	cmp	r3, r2
  4034f2:	d108      	bne.n	403506 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  4034f4:	202d      	movs	r0, #45	; 0x2d
  4034f6:	4b28      	ldr	r3, [pc, #160]	; (403598 <usart_serial_init+0x134>)
  4034f8:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4034fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4034fe:	6878      	ldr	r0, [r7, #4]
  403500:	4619      	mov	r1, r3
  403502:	4b26      	ldr	r3, [pc, #152]	; (40359c <usart_serial_init+0x138>)
  403504:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403506:	687b      	ldr	r3, [r7, #4]
  403508:	4a28      	ldr	r2, [pc, #160]	; (4035ac <usart_serial_init+0x148>)
  40350a:	4293      	cmp	r3, r2
  40350c:	d111      	bne.n	403532 <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  40350e:	200d      	movs	r0, #13
  403510:	4b21      	ldr	r3, [pc, #132]	; (403598 <usart_serial_init+0x134>)
  403512:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  403514:	4b1e      	ldr	r3, [pc, #120]	; (403590 <usart_serial_init+0x12c>)
  403516:	4798      	blx	r3
  403518:	4602      	mov	r2, r0
  40351a:	f107 030c 	add.w	r3, r7, #12
  40351e:	6878      	ldr	r0, [r7, #4]
  403520:	4619      	mov	r1, r3
  403522:	4b23      	ldr	r3, [pc, #140]	; (4035b0 <usart_serial_init+0x14c>)
  403524:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  403526:	6878      	ldr	r0, [r7, #4]
  403528:	4b22      	ldr	r3, [pc, #136]	; (4035b4 <usart_serial_init+0x150>)
  40352a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40352c:	6878      	ldr	r0, [r7, #4]
  40352e:	4b22      	ldr	r3, [pc, #136]	; (4035b8 <usart_serial_init+0x154>)
  403530:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403532:	687b      	ldr	r3, [r7, #4]
  403534:	4a21      	ldr	r2, [pc, #132]	; (4035bc <usart_serial_init+0x158>)
  403536:	4293      	cmp	r3, r2
  403538:	d111      	bne.n	40355e <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  40353a:	200e      	movs	r0, #14
  40353c:	4b16      	ldr	r3, [pc, #88]	; (403598 <usart_serial_init+0x134>)
  40353e:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  403540:	4b13      	ldr	r3, [pc, #76]	; (403590 <usart_serial_init+0x12c>)
  403542:	4798      	blx	r3
  403544:	4602      	mov	r2, r0
  403546:	f107 030c 	add.w	r3, r7, #12
  40354a:	6878      	ldr	r0, [r7, #4]
  40354c:	4619      	mov	r1, r3
  40354e:	4b18      	ldr	r3, [pc, #96]	; (4035b0 <usart_serial_init+0x14c>)
  403550:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  403552:	6878      	ldr	r0, [r7, #4]
  403554:	4b17      	ldr	r3, [pc, #92]	; (4035b4 <usart_serial_init+0x150>)
  403556:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403558:	6878      	ldr	r0, [r7, #4]
  40355a:	4b17      	ldr	r3, [pc, #92]	; (4035b8 <usart_serial_init+0x154>)
  40355c:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40355e:	687b      	ldr	r3, [r7, #4]
  403560:	4a17      	ldr	r2, [pc, #92]	; (4035c0 <usart_serial_init+0x15c>)
  403562:	4293      	cmp	r3, r2
  403564:	d111      	bne.n	40358a <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  403566:	200f      	movs	r0, #15
  403568:	4b0b      	ldr	r3, [pc, #44]	; (403598 <usart_serial_init+0x134>)
  40356a:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40356c:	4b08      	ldr	r3, [pc, #32]	; (403590 <usart_serial_init+0x12c>)
  40356e:	4798      	blx	r3
  403570:	4602      	mov	r2, r0
  403572:	f107 030c 	add.w	r3, r7, #12
  403576:	6878      	ldr	r0, [r7, #4]
  403578:	4619      	mov	r1, r3
  40357a:	4b0d      	ldr	r3, [pc, #52]	; (4035b0 <usart_serial_init+0x14c>)
  40357c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40357e:	6878      	ldr	r0, [r7, #4]
  403580:	4b0c      	ldr	r3, [pc, #48]	; (4035b4 <usart_serial_init+0x150>)
  403582:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403584:	6878      	ldr	r0, [r7, #4]
  403586:	4b0c      	ldr	r3, [pc, #48]	; (4035b8 <usart_serial_init+0x154>)
  403588:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  40358a:	3730      	adds	r7, #48	; 0x30
  40358c:	46bd      	mov	sp, r7
  40358e:	bd80      	pop	{r7, pc}
  403590:	00403289 	.word	0x00403289
  403594:	400e0800 	.word	0x400e0800
  403598:	0040329d 	.word	0x0040329d
  40359c:	00401f69 	.word	0x00401f69
  4035a0:	400e0a00 	.word	0x400e0a00
  4035a4:	400e1a00 	.word	0x400e1a00
  4035a8:	400e1c00 	.word	0x400e1c00
  4035ac:	40024000 	.word	0x40024000
  4035b0:	00402105 	.word	0x00402105
  4035b4:	00402189 	.word	0x00402189
  4035b8:	004021d5 	.word	0x004021d5
  4035bc:	40028000 	.word	0x40028000
  4035c0:	4002c000 	.word	0x4002c000

004035c4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4035c4:	b580      	push	{r7, lr}
  4035c6:	b082      	sub	sp, #8
  4035c8:	af00      	add	r7, sp, #0
  4035ca:	6078      	str	r0, [r7, #4]
  4035cc:	460b      	mov	r3, r1
  4035ce:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4035d0:	687b      	ldr	r3, [r7, #4]
  4035d2:	4a36      	ldr	r2, [pc, #216]	; (4036ac <usart_serial_putchar+0xe8>)
  4035d4:	4293      	cmp	r3, r2
  4035d6:	d10a      	bne.n	4035ee <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4035d8:	bf00      	nop
  4035da:	78fb      	ldrb	r3, [r7, #3]
  4035dc:	6878      	ldr	r0, [r7, #4]
  4035de:	4619      	mov	r1, r3
  4035e0:	4b33      	ldr	r3, [pc, #204]	; (4036b0 <usart_serial_putchar+0xec>)
  4035e2:	4798      	blx	r3
  4035e4:	4603      	mov	r3, r0
  4035e6:	2b00      	cmp	r3, #0
  4035e8:	d1f7      	bne.n	4035da <usart_serial_putchar+0x16>
		return 1;
  4035ea:	2301      	movs	r3, #1
  4035ec:	e05a      	b.n	4036a4 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4035ee:	687b      	ldr	r3, [r7, #4]
  4035f0:	4a30      	ldr	r2, [pc, #192]	; (4036b4 <usart_serial_putchar+0xf0>)
  4035f2:	4293      	cmp	r3, r2
  4035f4:	d10a      	bne.n	40360c <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4035f6:	bf00      	nop
  4035f8:	78fb      	ldrb	r3, [r7, #3]
  4035fa:	6878      	ldr	r0, [r7, #4]
  4035fc:	4619      	mov	r1, r3
  4035fe:	4b2c      	ldr	r3, [pc, #176]	; (4036b0 <usart_serial_putchar+0xec>)
  403600:	4798      	blx	r3
  403602:	4603      	mov	r3, r0
  403604:	2b00      	cmp	r3, #0
  403606:	d1f7      	bne.n	4035f8 <usart_serial_putchar+0x34>
		return 1;
  403608:	2301      	movs	r3, #1
  40360a:	e04b      	b.n	4036a4 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  40360c:	687b      	ldr	r3, [r7, #4]
  40360e:	4a2a      	ldr	r2, [pc, #168]	; (4036b8 <usart_serial_putchar+0xf4>)
  403610:	4293      	cmp	r3, r2
  403612:	d10a      	bne.n	40362a <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  403614:	bf00      	nop
  403616:	78fb      	ldrb	r3, [r7, #3]
  403618:	6878      	ldr	r0, [r7, #4]
  40361a:	4619      	mov	r1, r3
  40361c:	4b24      	ldr	r3, [pc, #144]	; (4036b0 <usart_serial_putchar+0xec>)
  40361e:	4798      	blx	r3
  403620:	4603      	mov	r3, r0
  403622:	2b00      	cmp	r3, #0
  403624:	d1f7      	bne.n	403616 <usart_serial_putchar+0x52>
		return 1;
  403626:	2301      	movs	r3, #1
  403628:	e03c      	b.n	4036a4 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40362a:	687b      	ldr	r3, [r7, #4]
  40362c:	4a23      	ldr	r2, [pc, #140]	; (4036bc <usart_serial_putchar+0xf8>)
  40362e:	4293      	cmp	r3, r2
  403630:	d10a      	bne.n	403648 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  403632:	bf00      	nop
  403634:	78fb      	ldrb	r3, [r7, #3]
  403636:	6878      	ldr	r0, [r7, #4]
  403638:	4619      	mov	r1, r3
  40363a:	4b1d      	ldr	r3, [pc, #116]	; (4036b0 <usart_serial_putchar+0xec>)
  40363c:	4798      	blx	r3
  40363e:	4603      	mov	r3, r0
  403640:	2b00      	cmp	r3, #0
  403642:	d1f7      	bne.n	403634 <usart_serial_putchar+0x70>
		return 1;
  403644:	2301      	movs	r3, #1
  403646:	e02d      	b.n	4036a4 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403648:	687b      	ldr	r3, [r7, #4]
  40364a:	4a1d      	ldr	r2, [pc, #116]	; (4036c0 <usart_serial_putchar+0xfc>)
  40364c:	4293      	cmp	r3, r2
  40364e:	d10a      	bne.n	403666 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  403650:	bf00      	nop
  403652:	78fb      	ldrb	r3, [r7, #3]
  403654:	6878      	ldr	r0, [r7, #4]
  403656:	4619      	mov	r1, r3
  403658:	4b1a      	ldr	r3, [pc, #104]	; (4036c4 <usart_serial_putchar+0x100>)
  40365a:	4798      	blx	r3
  40365c:	4603      	mov	r3, r0
  40365e:	2b00      	cmp	r3, #0
  403660:	d1f7      	bne.n	403652 <usart_serial_putchar+0x8e>
		return 1;
  403662:	2301      	movs	r3, #1
  403664:	e01e      	b.n	4036a4 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403666:	687b      	ldr	r3, [r7, #4]
  403668:	4a17      	ldr	r2, [pc, #92]	; (4036c8 <usart_serial_putchar+0x104>)
  40366a:	4293      	cmp	r3, r2
  40366c:	d10a      	bne.n	403684 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40366e:	bf00      	nop
  403670:	78fb      	ldrb	r3, [r7, #3]
  403672:	6878      	ldr	r0, [r7, #4]
  403674:	4619      	mov	r1, r3
  403676:	4b13      	ldr	r3, [pc, #76]	; (4036c4 <usart_serial_putchar+0x100>)
  403678:	4798      	blx	r3
  40367a:	4603      	mov	r3, r0
  40367c:	2b00      	cmp	r3, #0
  40367e:	d1f7      	bne.n	403670 <usart_serial_putchar+0xac>
		return 1;
  403680:	2301      	movs	r3, #1
  403682:	e00f      	b.n	4036a4 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403684:	687b      	ldr	r3, [r7, #4]
  403686:	4a11      	ldr	r2, [pc, #68]	; (4036cc <usart_serial_putchar+0x108>)
  403688:	4293      	cmp	r3, r2
  40368a:	d10a      	bne.n	4036a2 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  40368c:	bf00      	nop
  40368e:	78fb      	ldrb	r3, [r7, #3]
  403690:	6878      	ldr	r0, [r7, #4]
  403692:	4619      	mov	r1, r3
  403694:	4b0b      	ldr	r3, [pc, #44]	; (4036c4 <usart_serial_putchar+0x100>)
  403696:	4798      	blx	r3
  403698:	4603      	mov	r3, r0
  40369a:	2b00      	cmp	r3, #0
  40369c:	d1f7      	bne.n	40368e <usart_serial_putchar+0xca>
		return 1;
  40369e:	2301      	movs	r3, #1
  4036a0:	e000      	b.n	4036a4 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4036a2:	2300      	movs	r3, #0
}
  4036a4:	4618      	mov	r0, r3
  4036a6:	3708      	adds	r7, #8
  4036a8:	46bd      	mov	sp, r7
  4036aa:	bd80      	pop	{r7, pc}
  4036ac:	400e0800 	.word	0x400e0800
  4036b0:	00401fc1 	.word	0x00401fc1
  4036b4:	400e0a00 	.word	0x400e0a00
  4036b8:	400e1a00 	.word	0x400e1a00
  4036bc:	400e1c00 	.word	0x400e1c00
  4036c0:	40024000 	.word	0x40024000
  4036c4:	004022dd 	.word	0x004022dd
  4036c8:	40028000 	.word	0x40028000
  4036cc:	4002c000 	.word	0x4002c000

004036d0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4036d0:	b580      	push	{r7, lr}
  4036d2:	b084      	sub	sp, #16
  4036d4:	af00      	add	r7, sp, #0
  4036d6:	6078      	str	r0, [r7, #4]
  4036d8:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4036da:	2300      	movs	r3, #0
  4036dc:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4036de:	687b      	ldr	r3, [r7, #4]
  4036e0:	4a33      	ldr	r2, [pc, #204]	; (4037b0 <usart_serial_getchar+0xe0>)
  4036e2:	4293      	cmp	r3, r2
  4036e4:	d107      	bne.n	4036f6 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4036e6:	bf00      	nop
  4036e8:	6878      	ldr	r0, [r7, #4]
  4036ea:	6839      	ldr	r1, [r7, #0]
  4036ec:	4b31      	ldr	r3, [pc, #196]	; (4037b4 <usart_serial_getchar+0xe4>)
  4036ee:	4798      	blx	r3
  4036f0:	4603      	mov	r3, r0
  4036f2:	2b00      	cmp	r3, #0
  4036f4:	d1f8      	bne.n	4036e8 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4036f6:	687b      	ldr	r3, [r7, #4]
  4036f8:	4a2f      	ldr	r2, [pc, #188]	; (4037b8 <usart_serial_getchar+0xe8>)
  4036fa:	4293      	cmp	r3, r2
  4036fc:	d107      	bne.n	40370e <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4036fe:	bf00      	nop
  403700:	6878      	ldr	r0, [r7, #4]
  403702:	6839      	ldr	r1, [r7, #0]
  403704:	4b2b      	ldr	r3, [pc, #172]	; (4037b4 <usart_serial_getchar+0xe4>)
  403706:	4798      	blx	r3
  403708:	4603      	mov	r3, r0
  40370a:	2b00      	cmp	r3, #0
  40370c:	d1f8      	bne.n	403700 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  40370e:	687b      	ldr	r3, [r7, #4]
  403710:	4a2a      	ldr	r2, [pc, #168]	; (4037bc <usart_serial_getchar+0xec>)
  403712:	4293      	cmp	r3, r2
  403714:	d107      	bne.n	403726 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  403716:	bf00      	nop
  403718:	6878      	ldr	r0, [r7, #4]
  40371a:	6839      	ldr	r1, [r7, #0]
  40371c:	4b25      	ldr	r3, [pc, #148]	; (4037b4 <usart_serial_getchar+0xe4>)
  40371e:	4798      	blx	r3
  403720:	4603      	mov	r3, r0
  403722:	2b00      	cmp	r3, #0
  403724:	d1f8      	bne.n	403718 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403726:	687b      	ldr	r3, [r7, #4]
  403728:	4a25      	ldr	r2, [pc, #148]	; (4037c0 <usart_serial_getchar+0xf0>)
  40372a:	4293      	cmp	r3, r2
  40372c:	d107      	bne.n	40373e <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  40372e:	bf00      	nop
  403730:	6878      	ldr	r0, [r7, #4]
  403732:	6839      	ldr	r1, [r7, #0]
  403734:	4b1f      	ldr	r3, [pc, #124]	; (4037b4 <usart_serial_getchar+0xe4>)
  403736:	4798      	blx	r3
  403738:	4603      	mov	r3, r0
  40373a:	2b00      	cmp	r3, #0
  40373c:	d1f8      	bne.n	403730 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40373e:	687b      	ldr	r3, [r7, #4]
  403740:	4a20      	ldr	r2, [pc, #128]	; (4037c4 <usart_serial_getchar+0xf4>)
  403742:	4293      	cmp	r3, r2
  403744:	d10d      	bne.n	403762 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  403746:	bf00      	nop
  403748:	f107 030c 	add.w	r3, r7, #12
  40374c:	6878      	ldr	r0, [r7, #4]
  40374e:	4619      	mov	r1, r3
  403750:	4b1d      	ldr	r3, [pc, #116]	; (4037c8 <usart_serial_getchar+0xf8>)
  403752:	4798      	blx	r3
  403754:	4603      	mov	r3, r0
  403756:	2b00      	cmp	r3, #0
  403758:	d1f6      	bne.n	403748 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  40375a:	68fb      	ldr	r3, [r7, #12]
  40375c:	b2da      	uxtb	r2, r3
  40375e:	683b      	ldr	r3, [r7, #0]
  403760:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403762:	687b      	ldr	r3, [r7, #4]
  403764:	4a19      	ldr	r2, [pc, #100]	; (4037cc <usart_serial_getchar+0xfc>)
  403766:	4293      	cmp	r3, r2
  403768:	d10d      	bne.n	403786 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  40376a:	bf00      	nop
  40376c:	f107 030c 	add.w	r3, r7, #12
  403770:	6878      	ldr	r0, [r7, #4]
  403772:	4619      	mov	r1, r3
  403774:	4b14      	ldr	r3, [pc, #80]	; (4037c8 <usart_serial_getchar+0xf8>)
  403776:	4798      	blx	r3
  403778:	4603      	mov	r3, r0
  40377a:	2b00      	cmp	r3, #0
  40377c:	d1f6      	bne.n	40376c <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  40377e:	68fb      	ldr	r3, [r7, #12]
  403780:	b2da      	uxtb	r2, r3
  403782:	683b      	ldr	r3, [r7, #0]
  403784:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403786:	687b      	ldr	r3, [r7, #4]
  403788:	4a11      	ldr	r2, [pc, #68]	; (4037d0 <usart_serial_getchar+0x100>)
  40378a:	4293      	cmp	r3, r2
  40378c:	d10d      	bne.n	4037aa <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  40378e:	bf00      	nop
  403790:	f107 030c 	add.w	r3, r7, #12
  403794:	6878      	ldr	r0, [r7, #4]
  403796:	4619      	mov	r1, r3
  403798:	4b0b      	ldr	r3, [pc, #44]	; (4037c8 <usart_serial_getchar+0xf8>)
  40379a:	4798      	blx	r3
  40379c:	4603      	mov	r3, r0
  40379e:	2b00      	cmp	r3, #0
  4037a0:	d1f6      	bne.n	403790 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  4037a2:	68fb      	ldr	r3, [r7, #12]
  4037a4:	b2da      	uxtb	r2, r3
  4037a6:	683b      	ldr	r3, [r7, #0]
  4037a8:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4037aa:	3710      	adds	r7, #16
  4037ac:	46bd      	mov	sp, r7
  4037ae:	bd80      	pop	{r7, pc}
  4037b0:	400e0800 	.word	0x400e0800
  4037b4:	00401ff1 	.word	0x00401ff1
  4037b8:	400e0a00 	.word	0x400e0a00
  4037bc:	400e1a00 	.word	0x400e1a00
  4037c0:	400e1c00 	.word	0x400e1c00
  4037c4:	40024000 	.word	0x40024000
  4037c8:	00402311 	.word	0x00402311
  4037cc:	40028000 	.word	0x40028000
  4037d0:	4002c000 	.word	0x4002c000

004037d4 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  4037d4:	b580      	push	{r7, lr}
  4037d6:	b082      	sub	sp, #8
  4037d8:	af00      	add	r7, sp, #0
  4037da:	6078      	str	r0, [r7, #4]
  4037dc:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  4037de:	4a0f      	ldr	r2, [pc, #60]	; (40381c <stdio_serial_init+0x48>)
  4037e0:	687b      	ldr	r3, [r7, #4]
  4037e2:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4037e4:	4b0e      	ldr	r3, [pc, #56]	; (403820 <stdio_serial_init+0x4c>)
  4037e6:	4a0f      	ldr	r2, [pc, #60]	; (403824 <stdio_serial_init+0x50>)
  4037e8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4037ea:	4b0f      	ldr	r3, [pc, #60]	; (403828 <stdio_serial_init+0x54>)
  4037ec:	4a0f      	ldr	r2, [pc, #60]	; (40382c <stdio_serial_init+0x58>)
  4037ee:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  4037f0:	6878      	ldr	r0, [r7, #4]
  4037f2:	6839      	ldr	r1, [r7, #0]
  4037f4:	4b0e      	ldr	r3, [pc, #56]	; (403830 <stdio_serial_init+0x5c>)
  4037f6:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4037f8:	4b0e      	ldr	r3, [pc, #56]	; (403834 <stdio_serial_init+0x60>)
  4037fa:	681b      	ldr	r3, [r3, #0]
  4037fc:	689b      	ldr	r3, [r3, #8]
  4037fe:	4618      	mov	r0, r3
  403800:	2100      	movs	r1, #0
  403802:	4b0d      	ldr	r3, [pc, #52]	; (403838 <stdio_serial_init+0x64>)
  403804:	4798      	blx	r3
	setbuf(stdin, NULL);
  403806:	4b0b      	ldr	r3, [pc, #44]	; (403834 <stdio_serial_init+0x60>)
  403808:	681b      	ldr	r3, [r3, #0]
  40380a:	685b      	ldr	r3, [r3, #4]
  40380c:	4618      	mov	r0, r3
  40380e:	2100      	movs	r1, #0
  403810:	4b09      	ldr	r3, [pc, #36]	; (403838 <stdio_serial_init+0x64>)
  403812:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  403814:	3708      	adds	r7, #8
  403816:	46bd      	mov	sp, r7
  403818:	bd80      	pop	{r7, pc}
  40381a:	bf00      	nop
  40381c:	20400a10 	.word	0x20400a10
  403820:	20400a0c 	.word	0x20400a0c
  403824:	004035c5 	.word	0x004035c5
  403828:	20400a08 	.word	0x20400a08
  40382c:	004036d1 	.word	0x004036d1
  403830:	00403465 	.word	0x00403465
  403834:	204004b8 	.word	0x204004b8
  403838:	00404f05 	.word	0x00404f05

0040383c <mdelay>:
 * by the SAM microcontroller system tick).
 *
 * \param ul_dly_ticks  Delay to wait for, in milliseconds.
 */
void mdelay(uint32_t ul_dly_ticks)
{
  40383c:	b480      	push	{r7}
  40383e:	b085      	sub	sp, #20
  403840:	af00      	add	r7, sp, #0
  403842:	6078      	str	r0, [r7, #4]
	uint32_t ul_cur_ticks;

	ul_cur_ticks = ul_ms_ticks;
  403844:	4b07      	ldr	r3, [pc, #28]	; (403864 <mdelay+0x28>)
  403846:	681b      	ldr	r3, [r3, #0]
  403848:	60fb      	str	r3, [r7, #12]
	while ((ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks) {
  40384a:	bf00      	nop
  40384c:	4b05      	ldr	r3, [pc, #20]	; (403864 <mdelay+0x28>)
  40384e:	681a      	ldr	r2, [r3, #0]
  403850:	68fb      	ldr	r3, [r7, #12]
  403852:	1ad2      	subs	r2, r2, r3
  403854:	687b      	ldr	r3, [r7, #4]
  403856:	429a      	cmp	r2, r3
  403858:	d3f8      	bcc.n	40384c <mdelay+0x10>
	}
}
  40385a:	3714      	adds	r7, #20
  40385c:	46bd      	mov	sp, r7
  40385e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403862:	4770      	bx	lr
  403864:	204009a0 	.word	0x204009a0

00403868 <toggle>:
	uint8_t keypad;
	
}status;

void toggle(uint8_t *var)
{
  403868:	b480      	push	{r7}
  40386a:	b083      	sub	sp, #12
  40386c:	af00      	add	r7, sp, #0
  40386e:	6078      	str	r0, [r7, #4]
	*var  = (((*var)+1) & 1);
  403870:	687b      	ldr	r3, [r7, #4]
  403872:	781b      	ldrb	r3, [r3, #0]
  403874:	3301      	adds	r3, #1
  403876:	b2db      	uxtb	r3, r3
  403878:	f003 0301 	and.w	r3, r3, #1
  40387c:	b2da      	uxtb	r2, r3
  40387e:	687b      	ldr	r3, [r7, #4]
  403880:	701a      	strb	r2, [r3, #0]
}
  403882:	370c      	adds	r7, #12
  403884:	46bd      	mov	sp, r7
  403886:	f85d 7b04 	ldr.w	r7, [sp], #4
  40388a:	4770      	bx	lr

0040388c <scan_keypad>:
#define KEYPAD_SW4	0x0E
#define KEYPAD_SW5	0x16
#define KEYPAD_SW6	0x1A

void scan_keypad(void)
{
  40388c:	b580      	push	{r7, lr}
  40388e:	b082      	sub	sp, #8
  403890:	af00      	add	r7, sp, #0
	uint8_t tempKeypad;
	
	ioport_set_pin_dir(ECLAVE_COL3, IOPORT_DIR_OUTPUT);
  403892:	2051      	movs	r0, #81	; 0x51
  403894:	2101      	movs	r1, #1
  403896:	4b5f      	ldr	r3, [pc, #380]	; (403a14 <scan_keypad+0x188>)
  403898:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_COL2, IOPORT_DIR_OUTPUT);
  40389a:	2052      	movs	r0, #82	; 0x52
  40389c:	2101      	movs	r1, #1
  40389e:	4b5d      	ldr	r3, [pc, #372]	; (403a14 <scan_keypad+0x188>)
  4038a0:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_COL1, IOPORT_DIR_OUTPUT);
  4038a2:	2053      	movs	r0, #83	; 0x53
  4038a4:	2101      	movs	r1, #1
  4038a6:	4b5b      	ldr	r3, [pc, #364]	; (403a14 <scan_keypad+0x188>)
  4038a8:	4798      	blx	r3

	ioport_set_pin_dir(ECLAVE_ROW3, IOPORT_DIR_INPUT);
  4038aa:	2054      	movs	r0, #84	; 0x54
  4038ac:	2100      	movs	r1, #0
  4038ae:	4b59      	ldr	r3, [pc, #356]	; (403a14 <scan_keypad+0x188>)
  4038b0:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_ROW2, IOPORT_DIR_INPUT);
  4038b2:	2055      	movs	r0, #85	; 0x55
  4038b4:	2100      	movs	r1, #0
  4038b6:	4b57      	ldr	r3, [pc, #348]	; (403a14 <scan_keypad+0x188>)
  4038b8:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_ROW1, IOPORT_DIR_INPUT);
  4038ba:	2056      	movs	r0, #86	; 0x56
  4038bc:	2100      	movs	r1, #0
  4038be:	4b55      	ldr	r3, [pc, #340]	; (403a14 <scan_keypad+0x188>)
  4038c0:	4798      	blx	r3
	
	ioport_set_pin_level(ECLAVE_COL3, IOPORT_PIN_LEVEL_LOW);
  4038c2:	2051      	movs	r0, #81	; 0x51
  4038c4:	2100      	movs	r1, #0
  4038c6:	4b54      	ldr	r3, [pc, #336]	; (403a18 <scan_keypad+0x18c>)
  4038c8:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_COL2, IOPORT_PIN_LEVEL_LOW);
  4038ca:	2052      	movs	r0, #82	; 0x52
  4038cc:	2100      	movs	r1, #0
  4038ce:	4b52      	ldr	r3, [pc, #328]	; (403a18 <scan_keypad+0x18c>)
  4038d0:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_COL1, IOPORT_PIN_LEVEL_LOW);
  4038d2:	2053      	movs	r0, #83	; 0x53
  4038d4:	2100      	movs	r1, #0
  4038d6:	4b50      	ldr	r3, [pc, #320]	; (403a18 <scan_keypad+0x18c>)
  4038d8:	4798      	blx	r3

	status.row3 = ioport_get_pin_level(ECLAVE_ROW3);
  4038da:	2054      	movs	r0, #84	; 0x54
  4038dc:	4b4f      	ldr	r3, [pc, #316]	; (403a1c <scan_keypad+0x190>)
  4038de:	4798      	blx	r3
  4038e0:	4603      	mov	r3, r0
  4038e2:	461a      	mov	r2, r3
  4038e4:	4b4e      	ldr	r3, [pc, #312]	; (403a20 <scan_keypad+0x194>)
  4038e6:	71da      	strb	r2, [r3, #7]
	status.row2 = ioport_get_pin_level(ECLAVE_ROW2);
  4038e8:	2055      	movs	r0, #85	; 0x55
  4038ea:	4b4c      	ldr	r3, [pc, #304]	; (403a1c <scan_keypad+0x190>)
  4038ec:	4798      	blx	r3
  4038ee:	4603      	mov	r3, r0
  4038f0:	461a      	mov	r2, r3
  4038f2:	4b4b      	ldr	r3, [pc, #300]	; (403a20 <scan_keypad+0x194>)
  4038f4:	721a      	strb	r2, [r3, #8]
	status.row1 = ioport_get_pin_level(ECLAVE_ROW1);
  4038f6:	2056      	movs	r0, #86	; 0x56
  4038f8:	4b48      	ldr	r3, [pc, #288]	; (403a1c <scan_keypad+0x190>)
  4038fa:	4798      	blx	r3
  4038fc:	4603      	mov	r3, r0
  4038fe:	461a      	mov	r2, r3
  403900:	4b47      	ldr	r3, [pc, #284]	; (403a20 <scan_keypad+0x194>)
  403902:	725a      	strb	r2, [r3, #9]


	ioport_set_pin_dir(ECLAVE_ROW3, IOPORT_DIR_OUTPUT);
  403904:	2054      	movs	r0, #84	; 0x54
  403906:	2101      	movs	r1, #1
  403908:	4b42      	ldr	r3, [pc, #264]	; (403a14 <scan_keypad+0x188>)
  40390a:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_ROW2, IOPORT_DIR_OUTPUT);
  40390c:	2055      	movs	r0, #85	; 0x55
  40390e:	2101      	movs	r1, #1
  403910:	4b40      	ldr	r3, [pc, #256]	; (403a14 <scan_keypad+0x188>)
  403912:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_ROW1, IOPORT_DIR_OUTPUT);
  403914:	2056      	movs	r0, #86	; 0x56
  403916:	2101      	movs	r1, #1
  403918:	4b3e      	ldr	r3, [pc, #248]	; (403a14 <scan_keypad+0x188>)
  40391a:	4798      	blx	r3

	ioport_set_pin_dir(ECLAVE_COL3, IOPORT_DIR_INPUT);
  40391c:	2051      	movs	r0, #81	; 0x51
  40391e:	2100      	movs	r1, #0
  403920:	4b3c      	ldr	r3, [pc, #240]	; (403a14 <scan_keypad+0x188>)
  403922:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_COL2, IOPORT_DIR_INPUT);
  403924:	2052      	movs	r0, #82	; 0x52
  403926:	2100      	movs	r1, #0
  403928:	4b3a      	ldr	r3, [pc, #232]	; (403a14 <scan_keypad+0x188>)
  40392a:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_COL1, IOPORT_DIR_INPUT);
  40392c:	2053      	movs	r0, #83	; 0x53
  40392e:	2100      	movs	r1, #0
  403930:	4b38      	ldr	r3, [pc, #224]	; (403a14 <scan_keypad+0x188>)
  403932:	4798      	blx	r3
	
	ioport_set_pin_level(ECLAVE_ROW3, IOPORT_PIN_LEVEL_LOW);
  403934:	2054      	movs	r0, #84	; 0x54
  403936:	2100      	movs	r1, #0
  403938:	4b37      	ldr	r3, [pc, #220]	; (403a18 <scan_keypad+0x18c>)
  40393a:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_ROW2, IOPORT_PIN_LEVEL_LOW);
  40393c:	2055      	movs	r0, #85	; 0x55
  40393e:	2100      	movs	r1, #0
  403940:	4b35      	ldr	r3, [pc, #212]	; (403a18 <scan_keypad+0x18c>)
  403942:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_ROW1, IOPORT_PIN_LEVEL_LOW);
  403944:	2056      	movs	r0, #86	; 0x56
  403946:	2100      	movs	r1, #0
  403948:	4b33      	ldr	r3, [pc, #204]	; (403a18 <scan_keypad+0x18c>)
  40394a:	4798      	blx	r3

	status.col3 = ioport_get_pin_level(ECLAVE_COL3);
  40394c:	2051      	movs	r0, #81	; 0x51
  40394e:	4b33      	ldr	r3, [pc, #204]	; (403a1c <scan_keypad+0x190>)
  403950:	4798      	blx	r3
  403952:	4603      	mov	r3, r0
  403954:	461a      	mov	r2, r3
  403956:	4b32      	ldr	r3, [pc, #200]	; (403a20 <scan_keypad+0x194>)
  403958:	711a      	strb	r2, [r3, #4]
	status.col2 = ioport_get_pin_level(ECLAVE_COL2);
  40395a:	2052      	movs	r0, #82	; 0x52
  40395c:	4b2f      	ldr	r3, [pc, #188]	; (403a1c <scan_keypad+0x190>)
  40395e:	4798      	blx	r3
  403960:	4603      	mov	r3, r0
  403962:	461a      	mov	r2, r3
  403964:	4b2e      	ldr	r3, [pc, #184]	; (403a20 <scan_keypad+0x194>)
  403966:	715a      	strb	r2, [r3, #5]
	status.col1 = ioport_get_pin_level(ECLAVE_COL1);
  403968:	2053      	movs	r0, #83	; 0x53
  40396a:	4b2c      	ldr	r3, [pc, #176]	; (403a1c <scan_keypad+0x190>)
  40396c:	4798      	blx	r3
  40396e:	4603      	mov	r3, r0
  403970:	461a      	mov	r2, r3
  403972:	4b2b      	ldr	r3, [pc, #172]	; (403a20 <scan_keypad+0x194>)
  403974:	719a      	strb	r2, [r3, #6]
	
	tempKeypad = ((status.row3 << 4) |
  403976:	4b2a      	ldr	r3, [pc, #168]	; (403a20 <scan_keypad+0x194>)
  403978:	79db      	ldrb	r3, [r3, #7]
  40397a:	011b      	lsls	r3, r3, #4
  40397c:	b2da      	uxtb	r2, r3
					(status.row2 << 3) |
  40397e:	4b28      	ldr	r3, [pc, #160]	; (403a20 <scan_keypad+0x194>)
  403980:	7a1b      	ldrb	r3, [r3, #8]
  403982:	00db      	lsls	r3, r3, #3

	status.col3 = ioport_get_pin_level(ECLAVE_COL3);
	status.col2 = ioport_get_pin_level(ECLAVE_COL2);
	status.col1 = ioport_get_pin_level(ECLAVE_COL1);
	
	tempKeypad = ((status.row3 << 4) |
  403984:	b2db      	uxtb	r3, r3
  403986:	4313      	orrs	r3, r2
  403988:	b2da      	uxtb	r2, r3
					(status.row2 << 3) |
					(status.row1 << 2) |
  40398a:	4b25      	ldr	r3, [pc, #148]	; (403a20 <scan_keypad+0x194>)
  40398c:	7a5b      	ldrb	r3, [r3, #9]
  40398e:	009b      	lsls	r3, r3, #2

	status.col3 = ioport_get_pin_level(ECLAVE_COL3);
	status.col2 = ioport_get_pin_level(ECLAVE_COL2);
	status.col1 = ioport_get_pin_level(ECLAVE_COL1);
	
	tempKeypad = ((status.row3 << 4) |
  403990:	b2db      	uxtb	r3, r3
  403992:	4313      	orrs	r3, r2
  403994:	b2da      	uxtb	r2, r3
					(status.row2 << 3) |
					(status.row1 << 2) |
					(status.col2 << 1) |
  403996:	4b22      	ldr	r3, [pc, #136]	; (403a20 <scan_keypad+0x194>)
  403998:	795b      	ldrb	r3, [r3, #5]
  40399a:	005b      	lsls	r3, r3, #1

	status.col3 = ioport_get_pin_level(ECLAVE_COL3);
	status.col2 = ioport_get_pin_level(ECLAVE_COL2);
	status.col1 = ioport_get_pin_level(ECLAVE_COL1);
	
	tempKeypad = ((status.row3 << 4) |
  40399c:	b2db      	uxtb	r3, r3
  40399e:	4313      	orrs	r3, r2
  4039a0:	b2da      	uxtb	r2, r3
					(status.row2 << 3) |
					(status.row1 << 2) |
					(status.col2 << 1) |
					(status.col1));
  4039a2:	4b1f      	ldr	r3, [pc, #124]	; (403a20 <scan_keypad+0x194>)
  4039a4:	799b      	ldrb	r3, [r3, #6]

	status.col3 = ioport_get_pin_level(ECLAVE_COL3);
	status.col2 = ioport_get_pin_level(ECLAVE_COL2);
	status.col1 = ioport_get_pin_level(ECLAVE_COL1);
	
	tempKeypad = ((status.row3 << 4) |
  4039a6:	b2db      	uxtb	r3, r3
  4039a8:	4313      	orrs	r3, r2
  4039aa:	b2db      	uxtb	r3, r3
  4039ac:	71fb      	strb	r3, [r7, #7]
					(status.row2 << 3) |
					(status.row1 << 2) |
					(status.col2 << 1) |
					(status.col1));
					
	switch (tempKeypad)
  4039ae:	79fb      	ldrb	r3, [r7, #7]
  4039b0:	3b0e      	subs	r3, #14
  4039b2:	2b0f      	cmp	r3, #15
  4039b4:	d826      	bhi.n	403a04 <scan_keypad+0x178>
  4039b6:	a201      	add	r2, pc, #4	; (adr r2, 4039bc <scan_keypad+0x130>)
  4039b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4039bc:	004039fd 	.word	0x004039fd
  4039c0:	00403a05 	.word	0x00403a05
  4039c4:	00403a05 	.word	0x00403a05
  4039c8:	00403a05 	.word	0x00403a05
  4039cc:	00403a05 	.word	0x00403a05
  4039d0:	00403a05 	.word	0x00403a05
  4039d4:	00403a05 	.word	0x00403a05
  4039d8:	004039fd 	.word	0x004039fd
  4039dc:	004039fd 	.word	0x004039fd
  4039e0:	00403a05 	.word	0x00403a05
  4039e4:	00403a05 	.word	0x00403a05
  4039e8:	004039fd 	.word	0x004039fd
  4039ec:	004039fd 	.word	0x004039fd
  4039f0:	00403a05 	.word	0x00403a05
  4039f4:	00403a05 	.word	0x00403a05
  4039f8:	004039fd 	.word	0x004039fd
		case KEYPAD_SW2:
		case KEYPAD_SW3:
		case KEYPAD_SW4:
		case KEYPAD_SW5:
		case KEYPAD_SW6:
			status.keypad = tempKeypad; //only report valid decodings
  4039fc:	4a08      	ldr	r2, [pc, #32]	; (403a20 <scan_keypad+0x194>)
  4039fe:	79fb      	ldrb	r3, [r7, #7]
  403a00:	7413      	strb	r3, [r2, #16]
			break;
  403a02:	e003      	b.n	403a0c <scan_keypad+0x180>
		default:
			status.keypad = 0;
  403a04:	4b06      	ldr	r3, [pc, #24]	; (403a20 <scan_keypad+0x194>)
  403a06:	2200      	movs	r2, #0
  403a08:	741a      	strb	r2, [r3, #16]
			break; 
  403a0a:	bf00      	nop
		
	}
}
  403a0c:	3708      	adds	r7, #8
  403a0e:	46bd      	mov	sp, r7
  403a10:	bd80      	pop	{r7, pc}
  403a12:	bf00      	nop
  403a14:	004032b5 	.word	0x004032b5
  403a18:	0040333d 	.word	0x0040333d
  403a1c:	004033a9 	.word	0x004033a9
  403a20:	204012e4 	.word	0x204012e4

00403a24 <SysTick_Handler>:
 *
 *  Process System Tick Event.
 *  Increment the ul_ms_ticks counter.
 */
void SysTick_Handler(void)
{
  403a24:	b580      	push	{r7, lr}
  403a26:	af00      	add	r7, sp, #0
	g_ul_tick_count++;
  403a28:	4b32      	ldr	r3, [pc, #200]	; (403af4 <SysTick_Handler+0xd0>)
  403a2a:	681b      	ldr	r3, [r3, #0]
  403a2c:	3301      	adds	r3, #1
  403a2e:	4a31      	ldr	r2, [pc, #196]	; (403af4 <SysTick_Handler+0xd0>)
  403a30:	6013      	str	r3, [r2, #0]
	ul_ms_ticks++; //jsi 6feb16
  403a32:	4b31      	ldr	r3, [pc, #196]	; (403af8 <SysTick_Handler+0xd4>)
  403a34:	681b      	ldr	r3, [r3, #0]
  403a36:	3301      	adds	r3, #1
  403a38:	4a2f      	ldr	r2, [pc, #188]	; (403af8 <SysTick_Handler+0xd4>)
  403a3a:	6013      	str	r3, [r2, #0]
	
	if (controls.buzzer_enable)
  403a3c:	4b2f      	ldr	r3, [pc, #188]	; (403afc <SysTick_Handler+0xd8>)
  403a3e:	78db      	ldrb	r3, [r3, #3]
  403a40:	2b00      	cmp	r3, #0
  403a42:	d028      	beq.n	403a96 <SysTick_Handler+0x72>
	{
		controls.buzzer_count++;
  403a44:	4b2d      	ldr	r3, [pc, #180]	; (403afc <SysTick_Handler+0xd8>)
  403a46:	88db      	ldrh	r3, [r3, #6]
  403a48:	3301      	adds	r3, #1
  403a4a:	b29a      	uxth	r2, r3
  403a4c:	4b2b      	ldr	r3, [pc, #172]	; (403afc <SysTick_Handler+0xd8>)
  403a4e:	80da      	strh	r2, [r3, #6]
		
		if (controls.buzzer_cycle == CYCLE_ON)
  403a50:	4b2a      	ldr	r3, [pc, #168]	; (403afc <SysTick_Handler+0xd8>)
  403a52:	791b      	ldrb	r3, [r3, #4]
  403a54:	2b01      	cmp	r3, #1
  403a56:	d10f      	bne.n	403a78 <SysTick_Handler+0x54>
		{
			if (controls.buzzer_count > BUZZER_ON_COUNT)
  403a58:	4b28      	ldr	r3, [pc, #160]	; (403afc <SysTick_Handler+0xd8>)
  403a5a:	88db      	ldrh	r3, [r3, #6]
  403a5c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  403a60:	d919      	bls.n	403a96 <SysTick_Handler+0x72>
			{
				controls.buzzer_count = 0;
  403a62:	4b26      	ldr	r3, [pc, #152]	; (403afc <SysTick_Handler+0xd8>)
  403a64:	2200      	movs	r2, #0
  403a66:	80da      	strh	r2, [r3, #6]
				controls.buzzer_cycle = CYCLE_OFF;
  403a68:	4b24      	ldr	r3, [pc, #144]	; (403afc <SysTick_Handler+0xd8>)
  403a6a:	2200      	movs	r2, #0
  403a6c:	711a      	strb	r2, [r3, #4]
				pwm_channel_disable(PWM0, PIN_PWM_LED0_CHANNEL);
  403a6e:	4824      	ldr	r0, [pc, #144]	; (403b00 <SysTick_Handler+0xdc>)
  403a70:	2100      	movs	r1, #0
  403a72:	4b24      	ldr	r3, [pc, #144]	; (403b04 <SysTick_Handler+0xe0>)
  403a74:	4798      	blx	r3
  403a76:	e00e      	b.n	403a96 <SysTick_Handler+0x72>
			}
		}
		else
		{
			if (controls.buzzer_count > BUZZER_OFF_COUNT)
  403a78:	4b20      	ldr	r3, [pc, #128]	; (403afc <SysTick_Handler+0xd8>)
  403a7a:	88db      	ldrh	r3, [r3, #6]
  403a7c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  403a80:	d909      	bls.n	403a96 <SysTick_Handler+0x72>
			{
				controls.buzzer_count = 0;
  403a82:	4b1e      	ldr	r3, [pc, #120]	; (403afc <SysTick_Handler+0xd8>)
  403a84:	2200      	movs	r2, #0
  403a86:	80da      	strh	r2, [r3, #6]
				controls.buzzer_cycle = CYCLE_ON;
  403a88:	4b1c      	ldr	r3, [pc, #112]	; (403afc <SysTick_Handler+0xd8>)
  403a8a:	2201      	movs	r2, #1
  403a8c:	711a      	strb	r2, [r3, #4]
				pwm_channel_enable(PWM0, PIN_PWM_LED0_CHANNEL);
  403a8e:	481c      	ldr	r0, [pc, #112]	; (403b00 <SysTick_Handler+0xdc>)
  403a90:	2100      	movs	r1, #0
  403a92:	4b1d      	ldr	r3, [pc, #116]	; (403b08 <SysTick_Handler+0xe4>)
  403a94:	4798      	blx	r3
			}
		}
	}
	
	if (controls.solenoid_enable)
  403a96:	4b19      	ldr	r3, [pc, #100]	; (403afc <SysTick_Handler+0xd8>)
  403a98:	7a1b      	ldrb	r3, [r3, #8]
  403a9a:	2b00      	cmp	r3, #0
  403a9c:	d028      	beq.n	403af0 <SysTick_Handler+0xcc>
	{
		controls.solenoid_count++;
  403a9e:	4b17      	ldr	r3, [pc, #92]	; (403afc <SysTick_Handler+0xd8>)
  403aa0:	895b      	ldrh	r3, [r3, #10]
  403aa2:	3301      	adds	r3, #1
  403aa4:	b29a      	uxth	r2, r3
  403aa6:	4b15      	ldr	r3, [pc, #84]	; (403afc <SysTick_Handler+0xd8>)
  403aa8:	815a      	strh	r2, [r3, #10]
		
		if (controls.solenoid_cycle == CYCLE_ON)
  403aaa:	4b14      	ldr	r3, [pc, #80]	; (403afc <SysTick_Handler+0xd8>)
  403aac:	7a5b      	ldrb	r3, [r3, #9]
  403aae:	2b01      	cmp	r3, #1
  403ab0:	d10f      	bne.n	403ad2 <SysTick_Handler+0xae>
		{
			if (controls.solenoid_count > SOLENOID_ON_COUNT)
  403ab2:	4b12      	ldr	r3, [pc, #72]	; (403afc <SysTick_Handler+0xd8>)
  403ab4:	895b      	ldrh	r3, [r3, #10]
  403ab6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  403aba:	d919      	bls.n	403af0 <SysTick_Handler+0xcc>
			{
				controls.solenoid_count = 0;
  403abc:	4b0f      	ldr	r3, [pc, #60]	; (403afc <SysTick_Handler+0xd8>)
  403abe:	2200      	movs	r2, #0
  403ac0:	815a      	strh	r2, [r3, #10]
				controls.solenoid_cycle = CYCLE_OFF;
  403ac2:	4b0e      	ldr	r3, [pc, #56]	; (403afc <SysTick_Handler+0xd8>)
  403ac4:	2200      	movs	r2, #0
  403ac6:	725a      	strb	r2, [r3, #9]
				ioport_set_pin_level(ECLAVE_SOLENOID, IOPORT_PIN_LEVEL_LOW);
  403ac8:	2015      	movs	r0, #21
  403aca:	2100      	movs	r1, #0
  403acc:	4b0f      	ldr	r3, [pc, #60]	; (403b0c <SysTick_Handler+0xe8>)
  403ace:	4798      	blx	r3
  403ad0:	e00e      	b.n	403af0 <SysTick_Handler+0xcc>
			}
		}
		else
		{
			if (controls.solenoid_count > SOLENOID_OFF_COUNT)
  403ad2:	4b0a      	ldr	r3, [pc, #40]	; (403afc <SysTick_Handler+0xd8>)
  403ad4:	895b      	ldrh	r3, [r3, #10]
  403ad6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  403ada:	d909      	bls.n	403af0 <SysTick_Handler+0xcc>
			{
				controls.solenoid_count = 0;
  403adc:	4b07      	ldr	r3, [pc, #28]	; (403afc <SysTick_Handler+0xd8>)
  403ade:	2200      	movs	r2, #0
  403ae0:	815a      	strh	r2, [r3, #10]
				controls.solenoid_cycle = CYCLE_ON;
  403ae2:	4b06      	ldr	r3, [pc, #24]	; (403afc <SysTick_Handler+0xd8>)
  403ae4:	2201      	movs	r2, #1
  403ae6:	725a      	strb	r2, [r3, #9]
				ioport_set_pin_level(ECLAVE_SOLENOID, IOPORT_PIN_LEVEL_HIGH);
  403ae8:	2015      	movs	r0, #21
  403aea:	2101      	movs	r1, #1
  403aec:	4b07      	ldr	r3, [pc, #28]	; (403b0c <SysTick_Handler+0xe8>)
  403aee:	4798      	blx	r3
			}
			
		}
	}
}
  403af0:	bd80      	pop	{r7, pc}
  403af2:	bf00      	nop
  403af4:	20400afc 	.word	0x20400afc
  403af8:	204009a0 	.word	0x204009a0
  403afc:	20400b00 	.word	0x20400b00
  403b00:	40020000 	.word	0x40020000
  403b04:	00401ba5 	.word	0x00401ba5
  403b08:	00401b81 	.word	0x00401b81
  403b0c:	0040333d 	.word	0x0040333d

00403b10 <USART0_Handler>:
/**
 *  \brief Handler for USART interrupt.
 *
 */
void USART_Handler(void)
{
  403b10:	b580      	push	{r7, lr}
  403b12:	b082      	sub	sp, #8
  403b14:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	uint8_t uc_char;

	/* Read USART status. */
	ul_status = usart_get_status(BOARD_USART);
  403b16:	481b      	ldr	r0, [pc, #108]	; (403b84 <USART0_Handler+0x74>)
  403b18:	4b1b      	ldr	r3, [pc, #108]	; (403b88 <USART0_Handler+0x78>)
  403b1a:	4798      	blx	r3
  403b1c:	6078      	str	r0, [r7, #4]

	/*transmit interrupt rises*/
	if(ul_status & (US_IER_TXRDY | US_IER_TXEMPTY)) {
  403b1e:	687a      	ldr	r2, [r7, #4]
  403b20:	f240 2302 	movw	r3, #514	; 0x202
  403b24:	4013      	ands	r3, r2
  403b26:	2b00      	cmp	r3, #0
  403b28:	d004      	beq.n	403b34 <USART0_Handler+0x24>
		usart_disable_interrupt(BOARD_USART, (US_IER_TXRDY | US_IER_TXEMPTY));
  403b2a:	4816      	ldr	r0, [pc, #88]	; (403b84 <USART0_Handler+0x74>)
  403b2c:	f240 2102 	movw	r1, #514	; 0x202
  403b30:	4b16      	ldr	r3, [pc, #88]	; (403b8c <USART0_Handler+0x7c>)
  403b32:	4798      	blx	r3
	}

	/*receive interrupt rise, store character to receiver buffer*/
	if((g_state == RECEIVING) && (usart_read(BOARD_USART, (uint32_t *)&uc_char) == 0)) {
  403b34:	4b16      	ldr	r3, [pc, #88]	; (403b90 <USART0_Handler+0x80>)
  403b36:	781b      	ldrb	r3, [r3, #0]
  403b38:	b2db      	uxtb	r3, r3
  403b3a:	2b02      	cmp	r3, #2
  403b3c:	d11f      	bne.n	403b7e <USART0_Handler+0x6e>
  403b3e:	1cfb      	adds	r3, r7, #3
  403b40:	4810      	ldr	r0, [pc, #64]	; (403b84 <USART0_Handler+0x74>)
  403b42:	4619      	mov	r1, r3
  403b44:	4b13      	ldr	r3, [pc, #76]	; (403b94 <USART0_Handler+0x84>)
  403b46:	4798      	blx	r3
  403b48:	4603      	mov	r3, r0
  403b4a:	2b00      	cmp	r3, #0
  403b4c:	d117      	bne.n	403b7e <USART0_Handler+0x6e>
		*p_revdata++ = uc_char;
  403b4e:	4b12      	ldr	r3, [pc, #72]	; (403b98 <USART0_Handler+0x88>)
  403b50:	681b      	ldr	r3, [r3, #0]
  403b52:	1c5a      	adds	r2, r3, #1
  403b54:	4910      	ldr	r1, [pc, #64]	; (403b98 <USART0_Handler+0x88>)
  403b56:	600a      	str	r2, [r1, #0]
  403b58:	78fa      	ldrb	r2, [r7, #3]
  403b5a:	701a      	strb	r2, [r3, #0]
		g_ulcount++;
  403b5c:	4b0f      	ldr	r3, [pc, #60]	; (403b9c <USART0_Handler+0x8c>)
  403b5e:	681b      	ldr	r3, [r3, #0]
  403b60:	3301      	adds	r3, #1
  403b62:	4a0e      	ldr	r2, [pc, #56]	; (403b9c <USART0_Handler+0x8c>)
  403b64:	6013      	str	r3, [r2, #0]
		if(g_ulcount >= BUFFER_SIZE) {
  403b66:	4b0d      	ldr	r3, [pc, #52]	; (403b9c <USART0_Handler+0x8c>)
  403b68:	681b      	ldr	r3, [r3, #0]
  403b6a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
  403b6e:	d306      	bcc.n	403b7e <USART0_Handler+0x6e>
			g_state = RECEIVED;
  403b70:	4b07      	ldr	r3, [pc, #28]	; (403b90 <USART0_Handler+0x80>)
  403b72:	2203      	movs	r2, #3
  403b74:	701a      	strb	r2, [r3, #0]
			usart_disable_interrupt(BOARD_USART, US_IER_RXRDY);
  403b76:	4803      	ldr	r0, [pc, #12]	; (403b84 <USART0_Handler+0x74>)
  403b78:	2101      	movs	r1, #1
  403b7a:	4b04      	ldr	r3, [pc, #16]	; (403b8c <USART0_Handler+0x7c>)
  403b7c:	4798      	blx	r3
		}
	}
}
  403b7e:	3708      	adds	r7, #8
  403b80:	46bd      	mov	sp, r7
  403b82:	bd80      	pop	{r7, pc}
  403b84:	40024000 	.word	0x40024000
  403b88:	0040223d 	.word	0x0040223d
  403b8c:	00402221 	.word	0x00402221
  403b90:	20400998 	.word	0x20400998
  403b94:	00402311 	.word	0x00402311
  403b98:	20400008 	.word	0x20400008
  403b9c:	2040099c 	.word	0x2040099c

00403ba0 <configure_usart>:
 *
 *  Configure USART in RS485 mode, asynchronous, 8 bits, 1 stop bit,
 *  no parity, 256000 bauds and enable its transmitter and receiver.
 */
static void configure_usart(void)
{
  403ba0:	b5b0      	push	{r4, r5, r7, lr}
  403ba2:	b086      	sub	sp, #24
  403ba4:	af00      	add	r7, sp, #0
	const sam_usart_opt_t usart_console_settings = {
  403ba6:	4b14      	ldr	r3, [pc, #80]	; (403bf8 <configure_usart+0x58>)
  403ba8:	463c      	mov	r4, r7
  403baa:	461d      	mov	r5, r3
  403bac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  403bae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  403bb0:	e895 0003 	ldmia.w	r5, {r0, r1}
  403bb4:	e884 0003 	stmia.w	r4, {r0, r1}
		/* This field is only used in IrDA mode. */
		0
	};

	/* Enable the peripheral clock in the PMC. */
	sysclk_enable_peripheral_clock(BOARD_ID_USART);
  403bb8:	200d      	movs	r0, #13
  403bba:	4b10      	ldr	r3, [pc, #64]	; (403bfc <configure_usart+0x5c>)
  403bbc:	4798      	blx	r3

	/* Configure USART in RS485 mode. */
//jsi 7feb16 we want rs232 not rs485 for our application	usart_init_rs485(BOARD_USART, &usart_console_settings,
//jsi 7feb16 we want rs232 not rs485 for our application			sysclk_get_cpu_hz());
			
	usart_init_rs232(BOARD_USART, &usart_console_settings, sysclk_get_cpu_hz());
  403bbe:	4b10      	ldr	r3, [pc, #64]	; (403c00 <configure_usart+0x60>)
  403bc0:	4798      	blx	r3
  403bc2:	4602      	mov	r2, r0
  403bc4:	463b      	mov	r3, r7
  403bc6:	480f      	ldr	r0, [pc, #60]	; (403c04 <configure_usart+0x64>)
  403bc8:	4619      	mov	r1, r3
  403bca:	4b0f      	ldr	r3, [pc, #60]	; (403c08 <configure_usart+0x68>)
  403bcc:	4798      	blx	r3

	/* enable transmitter timeguard, 4 bit period delay. */
	usart_set_tx_timeguard(BOARD_USART, 4);
  403bce:	480d      	ldr	r0, [pc, #52]	; (403c04 <configure_usart+0x64>)
  403bd0:	2104      	movs	r1, #4
  403bd2:	4b0e      	ldr	r3, [pc, #56]	; (403c0c <configure_usart+0x6c>)
  403bd4:	4798      	blx	r3

	/* Disable all the interrupts. */
	usart_disable_interrupt(BOARD_USART, ALL_INTERRUPT_MASK);
  403bd6:	480b      	ldr	r0, [pc, #44]	; (403c04 <configure_usart+0x64>)
  403bd8:	f04f 31ff 	mov.w	r1, #4294967295
  403bdc:	4b0c      	ldr	r3, [pc, #48]	; (403c10 <configure_usart+0x70>)
  403bde:	4798      	blx	r3

	/* Enable TX & RX function. */
	usart_enable_tx(BOARD_USART);
  403be0:	4808      	ldr	r0, [pc, #32]	; (403c04 <configure_usart+0x64>)
  403be2:	4b0c      	ldr	r3, [pc, #48]	; (403c14 <configure_usart+0x74>)
  403be4:	4798      	blx	r3
	usart_enable_rx(BOARD_USART);
  403be6:	4807      	ldr	r0, [pc, #28]	; (403c04 <configure_usart+0x64>)
  403be8:	4b0b      	ldr	r3, [pc, #44]	; (403c18 <configure_usart+0x78>)
  403bea:	4798      	blx	r3

	/* Configure and enable interrupt of USART. */
	NVIC_EnableIRQ(USART_IRQn);
  403bec:	200d      	movs	r0, #13
  403bee:	4b0b      	ldr	r3, [pc, #44]	; (403c1c <configure_usart+0x7c>)
  403bf0:	4798      	blx	r3
}
  403bf2:	3718      	adds	r7, #24
  403bf4:	46bd      	mov	sp, r7
  403bf6:	bdb0      	pop	{r4, r5, r7, pc}
  403bf8:	0040a60c 	.word	0x0040a60c
  403bfc:	0040329d 	.word	0x0040329d
  403c00:	00403275 	.word	0x00403275
  403c04:	40024000 	.word	0x40024000
  403c08:	00402105 	.word	0x00402105
  403c0c:	004021b9 	.word	0x004021b9
  403c10:	00402221 	.word	0x00402221
  403c14:	00402189 	.word	0x00402189
  403c18:	004021d5 	.word	0x004021d5
  403c1c:	00402f89 	.word	0x00402f89

00403c20 <configure_systick>:

/**
 *  Configure system tick to generate an interrupt every 1us. Note that this was 1ms in the example code. jsi 11feb16
 */
static void configure_systick(void)
{
  403c20:	b580      	push	{r7, lr}
  403c22:	b082      	sub	sp, #8
  403c24:	af00      	add	r7, sp, #0
	uint32_t ul_flag;

	ul_flag = SysTick_Config(sysclk_get_cpu_hz()/SYS_TICK_FREQ);
  403c26:	4b0a      	ldr	r3, [pc, #40]	; (403c50 <configure_systick+0x30>)
  403c28:	4798      	blx	r3
  403c2a:	4602      	mov	r2, r0
  403c2c:	4b09      	ldr	r3, [pc, #36]	; (403c54 <configure_systick+0x34>)
  403c2e:	fba3 2302 	umull	r2, r3, r3, r2
  403c32:	099b      	lsrs	r3, r3, #6
  403c34:	4618      	mov	r0, r3
  403c36:	4b08      	ldr	r3, [pc, #32]	; (403c58 <configure_systick+0x38>)
  403c38:	4798      	blx	r3
  403c3a:	6078      	str	r0, [r7, #4]
	if (ul_flag) {
  403c3c:	687b      	ldr	r3, [r7, #4]
  403c3e:	2b00      	cmp	r3, #0
  403c40:	d003      	beq.n	403c4a <configure_systick+0x2a>
		puts("-F- Systick configuration error\r");
  403c42:	4806      	ldr	r0, [pc, #24]	; (403c5c <configure_systick+0x3c>)
  403c44:	4b06      	ldr	r3, [pc, #24]	; (403c60 <configure_systick+0x40>)
  403c46:	4798      	blx	r3
		while (1) {
		}
  403c48:	e7fe      	b.n	403c48 <configure_systick+0x28>
	}
}
  403c4a:	3708      	adds	r7, #8
  403c4c:	46bd      	mov	sp, r7
  403c4e:	bd80      	pop	{r7, pc}
  403c50:	00403275 	.word	0x00403275
  403c54:	10624dd3 	.word	0x10624dd3
  403c58:	00403075 	.word	0x00403075
  403c5c:	0040a624 	.word	0x0040a624
  403c60:	00404ef5 	.word	0x00404ef5

00403c64 <configure_console>:

/**
 *  Configure UART for debug message output.
 */
static void configure_console(void)
{
  403c64:	b590      	push	{r4, r7, lr}
  403c66:	b085      	sub	sp, #20
  403c68:	af00      	add	r7, sp, #0
	const usart_serial_options_t uart_serial_options = {
  403c6a:	4b08      	ldr	r3, [pc, #32]	; (403c8c <configure_console+0x28>)
  403c6c:	463c      	mov	r4, r7
  403c6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403c70:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.stopbits = CONF_UART_STOP_BITS,
#endif
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  403c74:	2007      	movs	r0, #7
  403c76:	4b06      	ldr	r3, [pc, #24]	; (403c90 <configure_console+0x2c>)
  403c78:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  403c7a:	463b      	mov	r3, r7
  403c7c:	4805      	ldr	r0, [pc, #20]	; (403c94 <configure_console+0x30>)
  403c7e:	4619      	mov	r1, r3
  403c80:	4b05      	ldr	r3, [pc, #20]	; (403c98 <configure_console+0x34>)
  403c82:	4798      	blx	r3
}
  403c84:	3714      	adds	r7, #20
  403c86:	46bd      	mov	sp, r7
  403c88:	bd90      	pop	{r4, r7, pc}
  403c8a:	bf00      	nop
  403c8c:	0040a648 	.word	0x0040a648
  403c90:	0040329d 	.word	0x0040329d
  403c94:	400e0800 	.word	0x400e0800
  403c98:	004037d5 	.word	0x004037d5

00403c9c <func_transmit>:
* \param *p_buff  data to be transmitted
* \param ulsize size of all data.
*
*/
uint8_t func_transmit(const uint8_t *p_buff, uint32_t ulsize)
{
  403c9c:	b580      	push	{r7, lr}
  403c9e:	b082      	sub	sp, #8
  403ca0:	af00      	add	r7, sp, #0
  403ca2:	6078      	str	r0, [r7, #4]
  403ca4:	6039      	str	r1, [r7, #0]
	Assert(p_buff);

	while(ulsize > 0) {
  403ca6:	e013      	b.n	403cd0 <func_transmit+0x34>
		if(0 == usart_write(BOARD_USART, *p_buff)){
  403ca8:	687b      	ldr	r3, [r7, #4]
  403caa:	781b      	ldrb	r3, [r3, #0]
  403cac:	4810      	ldr	r0, [pc, #64]	; (403cf0 <func_transmit+0x54>)
  403cae:	4619      	mov	r1, r3
  403cb0:	4b10      	ldr	r3, [pc, #64]	; (403cf4 <func_transmit+0x58>)
  403cb2:	4798      	blx	r3
  403cb4:	4603      	mov	r3, r0
  403cb6:	2b00      	cmp	r3, #0
  403cb8:	d10a      	bne.n	403cd0 <func_transmit+0x34>
			usart_enable_interrupt(BOARD_USART, US_IER_TXRDY | US_IER_TXEMPTY);
  403cba:	480d      	ldr	r0, [pc, #52]	; (403cf0 <func_transmit+0x54>)
  403cbc:	f240 2102 	movw	r1, #514	; 0x202
  403cc0:	4b0d      	ldr	r3, [pc, #52]	; (403cf8 <func_transmit+0x5c>)
  403cc2:	4798      	blx	r3
			ulsize--;
  403cc4:	683b      	ldr	r3, [r7, #0]
  403cc6:	3b01      	subs	r3, #1
  403cc8:	603b      	str	r3, [r7, #0]
			p_buff++;
  403cca:	687b      	ldr	r3, [r7, #4]
  403ccc:	3301      	adds	r3, #1
  403cce:	607b      	str	r3, [r7, #4]
*/
uint8_t func_transmit(const uint8_t *p_buff, uint32_t ulsize)
{
	Assert(p_buff);

	while(ulsize > 0) {
  403cd0:	683b      	ldr	r3, [r7, #0]
  403cd2:	2b00      	cmp	r3, #0
  403cd4:	d1e8      	bne.n	403ca8 <func_transmit+0xc>
			ulsize--;
			p_buff++;
		}
	}

	while(!usart_is_tx_empty(BOARD_USART)) {
  403cd6:	bf00      	nop
  403cd8:	4805      	ldr	r0, [pc, #20]	; (403cf0 <func_transmit+0x54>)
  403cda:	4b08      	ldr	r3, [pc, #32]	; (403cfc <func_transmit+0x60>)
  403cdc:	4798      	blx	r3
  403cde:	4603      	mov	r3, r0
  403ce0:	2b00      	cmp	r3, #0
  403ce2:	d0f9      	beq.n	403cd8 <func_transmit+0x3c>
		;  /*waiting for transmit over*/
	}

	return 0;
  403ce4:	2300      	movs	r3, #0
}
  403ce6:	4618      	mov	r0, r3
  403ce8:	3708      	adds	r7, #8
  403cea:	46bd      	mov	sp, r7
  403cec:	bd80      	pop	{r7, pc}
  403cee:	bf00      	nop
  403cf0:	40024000 	.word	0x40024000
  403cf4:	004022dd 	.word	0x004022dd
  403cf8:	00402205 	.word	0x00402205
  403cfc:	0040228d 	.word	0x0040228d

00403d00 <twi_init>:
	}
}

static void twi_init(void);
static void twi_init(void)
{
  403d00:	b580      	push	{r7, lr}
  403d02:	b084      	sub	sp, #16
  403d04:	af00      	add	r7, sp, #0
	twihs_options_t opt;

	/* Enable the peripheral clock for TWI */
	pmc_enable_periph_clk(ID_TWIHS0);
  403d06:	2013      	movs	r0, #19
  403d08:	4b09      	ldr	r3, [pc, #36]	; (403d30 <twi_init+0x30>)
  403d0a:	4798      	blx	r3

	/* Configure the options of TWI driver */
	opt.master_clk = sysclk_get_cpu_hz();
  403d0c:	4b09      	ldr	r3, [pc, #36]	; (403d34 <twi_init+0x34>)
  403d0e:	4798      	blx	r3
  403d10:	4603      	mov	r3, r0
  403d12:	607b      	str	r3, [r7, #4]
	opt.speed      = TWIHS_CLK; //400KHz
  403d14:	4b08      	ldr	r3, [pc, #32]	; (403d38 <twi_init+0x38>)
  403d16:	60bb      	str	r3, [r7, #8]

	if (twihs_master_init(TWIHS0, &opt) != TWIHS_SUCCESS) {
  403d18:	1d3b      	adds	r3, r7, #4
  403d1a:	4808      	ldr	r0, [pc, #32]	; (403d3c <twi_init+0x3c>)
  403d1c:	4619      	mov	r1, r3
  403d1e:	4b08      	ldr	r3, [pc, #32]	; (403d40 <twi_init+0x40>)
  403d20:	4798      	blx	r3
  403d22:	4603      	mov	r3, r0
  403d24:	2b00      	cmp	r3, #0
  403d26:	d000      	beq.n	403d2a <twi_init+0x2a>
		while (1) {
			/* Capture error */
		}
  403d28:	e7fe      	b.n	403d28 <twi_init+0x28>
	}
}
  403d2a:	3710      	adds	r7, #16
  403d2c:	46bd      	mov	sp, r7
  403d2e:	bd80      	pop	{r7, pc}
  403d30:	004016d1 	.word	0x004016d1
  403d34:	00403275 	.word	0x00403275
  403d38:	00061a80 	.word	0x00061a80
  403d3c:	40018000 	.word	0x40018000
  403d40:	00401c65 	.word	0x00401c65

00403d44 <afec0_data_ready>:

uint32_t g_afec0_sample_data;
uint32_t g_afec1_sample_data;

static void afec0_data_ready(void)
{
  403d44:	b580      	push	{r7, lr}
  403d46:	af00      	add	r7, sp, #0
	g_afec0_sample_data = afec_get_latest_value(AFEC0);
  403d48:	4804      	ldr	r0, [pc, #16]	; (403d5c <afec0_data_ready+0x18>)
  403d4a:	4b05      	ldr	r3, [pc, #20]	; (403d60 <afec0_data_ready+0x1c>)
  403d4c:	4798      	blx	r3
  403d4e:	4602      	mov	r2, r0
  403d50:	4b04      	ldr	r3, [pc, #16]	; (403d64 <afec0_data_ready+0x20>)
  403d52:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  403d54:	4b04      	ldr	r3, [pc, #16]	; (403d68 <afec0_data_ready+0x24>)
  403d56:	2201      	movs	r2, #1
  403d58:	701a      	strb	r2, [r3, #0]
}
  403d5a:	bd80      	pop	{r7, pc}
  403d5c:	4003c000 	.word	0x4003c000
  403d60:	004031c1 	.word	0x004031c1
  403d64:	204012f8 	.word	0x204012f8
  403d68:	204009a4 	.word	0x204009a4

00403d6c <afec1_data_ready>:

static void afec1_data_ready(void)
{
  403d6c:	b580      	push	{r7, lr}
  403d6e:	af00      	add	r7, sp, #0
	g_afec1_sample_data = afec_get_latest_value(AFEC1);
  403d70:	4804      	ldr	r0, [pc, #16]	; (403d84 <afec1_data_ready+0x18>)
  403d72:	4b05      	ldr	r3, [pc, #20]	; (403d88 <afec1_data_ready+0x1c>)
  403d74:	4798      	blx	r3
  403d76:	4602      	mov	r2, r0
  403d78:	4b04      	ldr	r3, [pc, #16]	; (403d8c <afec1_data_ready+0x20>)
  403d7a:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  403d7c:	4b04      	ldr	r3, [pc, #16]	; (403d90 <afec1_data_ready+0x24>)
  403d7e:	2201      	movs	r2, #1
  403d80:	701a      	strb	r2, [r3, #0]
}
  403d82:	bd80      	pop	{r7, pc}
  403d84:	40064000 	.word	0x40064000
  403d88:	004031c1 	.word	0x004031c1
  403d8c:	20400abc 	.word	0x20400abc
  403d90:	204009a4 	.word	0x204009a4

00403d94 <init_adc>:



void init_adc(void)
{
  403d94:	b590      	push	{r4, r7, lr}
  403d96:	b089      	sub	sp, #36	; 0x24
  403d98:	af00      	add	r7, sp, #0
	struct afec_config afec_cfg;
	struct afec_ch_config afec_ch_cfg;

	
	afec_enable(AFEC0);
  403d9a:	4827      	ldr	r0, [pc, #156]	; (403e38 <init_adc+0xa4>)
  403d9c:	4b27      	ldr	r3, [pc, #156]	; (403e3c <init_adc+0xa8>)
  403d9e:	4798      	blx	r3
	afec_enable(AFEC1);
  403da0:	4827      	ldr	r0, [pc, #156]	; (403e40 <init_adc+0xac>)
  403da2:	4b26      	ldr	r3, [pc, #152]	; (403e3c <init_adc+0xa8>)
  403da4:	4798      	blx	r3

	afec_get_config_defaults(&afec_cfg);
  403da6:	f107 0308 	add.w	r3, r7, #8
  403daa:	4618      	mov	r0, r3
  403dac:	4b25      	ldr	r3, [pc, #148]	; (403e44 <init_adc+0xb0>)
  403dae:	4798      	blx	r3
	afec_cfg.resolution = AFEC_12_BITS;
  403db0:	2300      	movs	r3, #0
  403db2:	60bb      	str	r3, [r7, #8]
	afec_init(AFEC0, &afec_cfg);
  403db4:	f107 0308 	add.w	r3, r7, #8
  403db8:	481f      	ldr	r0, [pc, #124]	; (403e38 <init_adc+0xa4>)
  403dba:	4619      	mov	r1, r3
  403dbc:	4b22      	ldr	r3, [pc, #136]	; (403e48 <init_adc+0xb4>)
  403dbe:	4798      	blx	r3
	afec_init(AFEC1, &afec_cfg);
  403dc0:	f107 0308 	add.w	r3, r7, #8
  403dc4:	481e      	ldr	r0, [pc, #120]	; (403e40 <init_adc+0xac>)
  403dc6:	4619      	mov	r1, r3
  403dc8:	4b1f      	ldr	r3, [pc, #124]	; (403e48 <init_adc+0xb4>)
  403dca:	4798      	blx	r3
	
	afec_ch_get_config_defaults(&afec_ch_cfg);
  403dcc:	1d3b      	adds	r3, r7, #4
  403dce:	4618      	mov	r0, r3
  403dd0:	4b1e      	ldr	r3, [pc, #120]	; (403e4c <init_adc+0xb8>)
  403dd2:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_3;
  403dd4:	2303      	movs	r3, #3
  403dd6:	717b      	strb	r3, [r7, #5]
	
	afec_ch_set_config(AFEC1, AFEC_CHANNEL_9, &afec_ch_cfg);
  403dd8:	1d3b      	adds	r3, r7, #4
  403dda:	4819      	ldr	r0, [pc, #100]	; (403e40 <init_adc+0xac>)
  403ddc:	2109      	movs	r1, #9
  403dde:	461a      	mov	r2, r3
  403de0:	4b1b      	ldr	r3, [pc, #108]	; (403e50 <init_adc+0xbc>)
  403de2:	4798      	blx	r3
	afec_ch_set_config(AFEC0, AFEC_CHANNEL_4, &afec_ch_cfg);
  403de4:	1d3b      	adds	r3, r7, #4
  403de6:	4814      	ldr	r0, [pc, #80]	; (403e38 <init_adc+0xa4>)
  403de8:	2104      	movs	r1, #4
  403dea:	461a      	mov	r2, r3
  403dec:	4b18      	ldr	r3, [pc, #96]	; (403e50 <init_adc+0xbc>)
  403dee:	4798      	blx	r3
	afec_ch_set_config(AFEC1, AFEC_CHANNEL_4, &afec_ch_cfg);
  403df0:	1d3b      	adds	r3, r7, #4
  403df2:	4813      	ldr	r0, [pc, #76]	; (403e40 <init_adc+0xac>)
  403df4:	2104      	movs	r1, #4
  403df6:	461a      	mov	r2, r3
  403df8:	4b15      	ldr	r3, [pc, #84]	; (403e50 <init_adc+0xbc>)
  403dfa:	4798      	blx	r3
	afec_ch_set_config(AFEC1, AFEC_CHANNEL_5, &afec_ch_cfg);
  403dfc:	1d3b      	adds	r3, r7, #4
  403dfe:	4810      	ldr	r0, [pc, #64]	; (403e40 <init_adc+0xac>)
  403e00:	2105      	movs	r1, #5
  403e02:	461a      	mov	r2, r3
  403e04:	4b12      	ldr	r3, [pc, #72]	; (403e50 <init_adc+0xbc>)
  403e06:	4798      	blx	r3

	afec_set_trigger(AFEC0, AFEC_TRIG_SW);
  403e08:	480b      	ldr	r0, [pc, #44]	; (403e38 <init_adc+0xa4>)
  403e0a:	2100      	movs	r1, #0
  403e0c:	4b11      	ldr	r3, [pc, #68]	; (403e54 <init_adc+0xc0>)
  403e0e:	4798      	blx	r3
	afec_set_trigger(AFEC1, AFEC_TRIG_SW);
  403e10:	480b      	ldr	r0, [pc, #44]	; (403e40 <init_adc+0xac>)
  403e12:	2100      	movs	r1, #0
  403e14:	4b0f      	ldr	r3, [pc, #60]	; (403e54 <init_adc+0xc0>)
  403e16:	4798      	blx	r3

	afec_set_callback(AFEC0, AFEC_INTERRUPT_DATA_READY, afec0_data_ready, 1);
  403e18:	4807      	ldr	r0, [pc, #28]	; (403e38 <init_adc+0xa4>)
  403e1a:	210c      	movs	r1, #12
  403e1c:	4a0e      	ldr	r2, [pc, #56]	; (403e58 <init_adc+0xc4>)
  403e1e:	2301      	movs	r3, #1
  403e20:	4c0e      	ldr	r4, [pc, #56]	; (403e5c <init_adc+0xc8>)
  403e22:	47a0      	blx	r4
	afec_set_callback(AFEC1, AFEC_INTERRUPT_DATA_READY, afec1_data_ready, 1);
  403e24:	4806      	ldr	r0, [pc, #24]	; (403e40 <init_adc+0xac>)
  403e26:	210c      	movs	r1, #12
  403e28:	4a0d      	ldr	r2, [pc, #52]	; (403e60 <init_adc+0xcc>)
  403e2a:	2301      	movs	r3, #1
  403e2c:	4c0b      	ldr	r4, [pc, #44]	; (403e5c <init_adc+0xc8>)
  403e2e:	47a0      	blx	r4
//	while((afec_get_interrupt_status(AFEC0) & AFEC_ISR_EOCAL) != AFEC_ISR_EOCAL);
	
//	afec_start_calibration(AFEC1);
//	while((afec_get_interrupt_status(AFEC1) & AFEC_ISR_EOCAL) != AFEC_ISR_EOCAL);
	
}
  403e30:	3724      	adds	r7, #36	; 0x24
  403e32:	46bd      	mov	sp, r7
  403e34:	bd90      	pop	{r4, r7, pc}
  403e36:	bf00      	nop
  403e38:	4003c000 	.word	0x4003c000
  403e3c:	00401291 	.word	0x00401291
  403e40:	40064000 	.word	0x40064000
  403e44:	00400f8d 	.word	0x00400f8d
  403e48:	0040100d 	.word	0x0040100d
  403e4c:	00400fed 	.word	0x00400fed
  403e50:	00400efd 	.word	0x00400efd
  403e54:	004030d5 	.word	0x004030d5
  403e58:	00403d45 	.word	0x00403d45
  403e5c:	00401085 	.word	0x00401085
  403e60:	00403d6d 	.word	0x00403d6d

00403e64 <PWM0_Handler>:

/**
 * \brief Interrupt handler for the PWM controller.
 */
void PWM0_Handler(void)
{
  403e64:	b580      	push	{r7, lr}
  403e66:	b082      	sub	sp, #8
  403e68:	af00      	add	r7, sp, #0
	static uint32_t ul_count = 0;  /* PWM counter value */
	static uint32_t ul_duty = INIT_DUTY_VALUE;  /* PWM duty cycle rate */
	static uint8_t fade_in = 1;  /* LED fade in flag */

	uint32_t events = pwm_channel_get_interrupt_status(PWM0);
  403e6a:	481e      	ldr	r0, [pc, #120]	; (403ee4 <PWM0_Handler+0x80>)
  403e6c:	4b1e      	ldr	r3, [pc, #120]	; (403ee8 <PWM0_Handler+0x84>)
  403e6e:	4798      	blx	r3
  403e70:	6078      	str	r0, [r7, #4]

	/* Interrupt on PIN_PWM_LED0_CHANNEL */
	if ((events & (1 << PIN_PWM_LED0_CHANNEL)) ==
  403e72:	687b      	ldr	r3, [r7, #4]
  403e74:	f003 0301 	and.w	r3, r3, #1
  403e78:	2b00      	cmp	r3, #0
  403e7a:	d030      	beq.n	403ede <PWM0_Handler+0x7a>
	(1 << PIN_PWM_LED0_CHANNEL)) {
		ul_count++;
  403e7c:	4b1b      	ldr	r3, [pc, #108]	; (403eec <PWM0_Handler+0x88>)
  403e7e:	681b      	ldr	r3, [r3, #0]
  403e80:	3301      	adds	r3, #1
  403e82:	4a1a      	ldr	r2, [pc, #104]	; (403eec <PWM0_Handler+0x88>)
  403e84:	6013      	str	r3, [r2, #0]

		/* Fade in/out */
		if (ul_count == (PWM_FREQUENCY / (PERIOD_VALUE - INIT_DUTY_VALUE))) {
  403e86:	4b19      	ldr	r3, [pc, #100]	; (403eec <PWM0_Handler+0x88>)
  403e88:	681b      	ldr	r3, [r3, #0]
  403e8a:	2b28      	cmp	r3, #40	; 0x28
  403e8c:	d127      	bne.n	403ede <PWM0_Handler+0x7a>
			/* Fade in */
			if (fade_in) {
  403e8e:	4b18      	ldr	r3, [pc, #96]	; (403ef0 <PWM0_Handler+0x8c>)
  403e90:	781b      	ldrb	r3, [r3, #0]
  403e92:	2b00      	cmp	r3, #0
  403e94:	d00c      	beq.n	403eb0 <PWM0_Handler+0x4c>
				ul_duty++;
  403e96:	4b17      	ldr	r3, [pc, #92]	; (403ef4 <PWM0_Handler+0x90>)
  403e98:	681b      	ldr	r3, [r3, #0]
  403e9a:	3301      	adds	r3, #1
  403e9c:	4a15      	ldr	r2, [pc, #84]	; (403ef4 <PWM0_Handler+0x90>)
  403e9e:	6013      	str	r3, [r2, #0]
				if (ul_duty == PERIOD_VALUE) {
  403ea0:	4b14      	ldr	r3, [pc, #80]	; (403ef4 <PWM0_Handler+0x90>)
  403ea2:	681b      	ldr	r3, [r3, #0]
  403ea4:	2b64      	cmp	r3, #100	; 0x64
  403ea6:	d10f      	bne.n	403ec8 <PWM0_Handler+0x64>
					fade_in = 0;
  403ea8:	4b11      	ldr	r3, [pc, #68]	; (403ef0 <PWM0_Handler+0x8c>)
  403eaa:	2200      	movs	r2, #0
  403eac:	701a      	strb	r2, [r3, #0]
  403eae:	e00b      	b.n	403ec8 <PWM0_Handler+0x64>
					}
				} else {
				/* Fade out */
				ul_duty--;
  403eb0:	4b10      	ldr	r3, [pc, #64]	; (403ef4 <PWM0_Handler+0x90>)
  403eb2:	681b      	ldr	r3, [r3, #0]
  403eb4:	3b01      	subs	r3, #1
  403eb6:	4a0f      	ldr	r2, [pc, #60]	; (403ef4 <PWM0_Handler+0x90>)
  403eb8:	6013      	str	r3, [r2, #0]
				if (ul_duty == INIT_DUTY_VALUE) {
  403eba:	4b0e      	ldr	r3, [pc, #56]	; (403ef4 <PWM0_Handler+0x90>)
  403ebc:	681b      	ldr	r3, [r3, #0]
  403ebe:	2b32      	cmp	r3, #50	; 0x32
  403ec0:	d102      	bne.n	403ec8 <PWM0_Handler+0x64>
					fade_in = 1;
  403ec2:	4b0b      	ldr	r3, [pc, #44]	; (403ef0 <PWM0_Handler+0x8c>)
  403ec4:	2201      	movs	r2, #1
  403ec6:	701a      	strb	r2, [r3, #0]
				}
			}

			/* Set new duty cycle */
			ul_count = 0;
  403ec8:	4b08      	ldr	r3, [pc, #32]	; (403eec <PWM0_Handler+0x88>)
  403eca:	2200      	movs	r2, #0
  403ecc:	601a      	str	r2, [r3, #0]
			g_pwm_channel_led.channel = PIN_PWM_LED0_CHANNEL;
  403ece:	4b0a      	ldr	r3, [pc, #40]	; (403ef8 <PWM0_Handler+0x94>)
  403ed0:	2200      	movs	r2, #0
  403ed2:	601a      	str	r2, [r3, #0]
//jsi 16feb16			pwm_channel_update_duty(PWM0, &g_pwm_channel_led, ul_duty);
					pwm_channel_update_duty(PWM0, &g_pwm_channel_led, (PERIOD_VALUE/2)); //jsi 16feb16 just fixed for now
  403ed4:	4803      	ldr	r0, [pc, #12]	; (403ee4 <PWM0_Handler+0x80>)
  403ed6:	4908      	ldr	r1, [pc, #32]	; (403ef8 <PWM0_Handler+0x94>)
  403ed8:	2232      	movs	r2, #50	; 0x32
  403eda:	4b08      	ldr	r3, [pc, #32]	; (403efc <PWM0_Handler+0x98>)
  403edc:	4798      	blx	r3
//jsi 15feb16			g_pwm_channel_led.channel = PIN_PWM_LED1_CHANNEL;
//jsi 15feb16			pwm_channel_update_duty(PWM0, &g_pwm_channel_led, ul_duty);
		}
	}
}
  403ede:	3708      	adds	r7, #8
  403ee0:	46bd      	mov	sp, r7
  403ee2:	bd80      	pop	{r7, pc}
  403ee4:	40020000 	.word	0x40020000
  403ee8:	00401bc9 	.word	0x00401bc9
  403eec:	204009c8 	.word	0x204009c8
  403ef0:	20400084 	.word	0x20400084
  403ef4:	20400088 	.word	0x20400088
  403ef8:	20400ac0 	.word	0x20400ac0
  403efc:	00401b39 	.word	0x00401b39

00403f00 <init_pwm>:



void init_pwm(void)
{
  403f00:	b580      	push	{r7, lr}
  403f02:	b084      	sub	sp, #16
  403f04:	af00      	add	r7, sp, #0
	/* Enable PWM peripheral clock */
	pmc_enable_periph_clk(ID_PWM0);
  403f06:	201f      	movs	r0, #31
  403f08:	4b30      	ldr	r3, [pc, #192]	; (403fcc <init_pwm+0xcc>)
  403f0a:	4798      	blx	r3

	/* Disable PWM channels for LEDs */
	pwm_channel_disable(PWM0, PIN_PWM_LED0_CHANNEL);
  403f0c:	4830      	ldr	r0, [pc, #192]	; (403fd0 <init_pwm+0xd0>)
  403f0e:	2100      	movs	r1, #0
  403f10:	4b30      	ldr	r3, [pc, #192]	; (403fd4 <init_pwm+0xd4>)
  403f12:	4798      	blx	r3
	pwm_channel_disable(PWM0, PIN_PWM_LED1_CHANNEL);
  403f14:	482e      	ldr	r0, [pc, #184]	; (403fd0 <init_pwm+0xd0>)
  403f16:	2101      	movs	r1, #1
  403f18:	4b2e      	ldr	r3, [pc, #184]	; (403fd4 <init_pwm+0xd4>)
  403f1a:	4798      	blx	r3

	/* Set PWM clock A as PWM_FREQUENCY*PERIOD_VALUE (clock B is not used) */
	pwm_clock_t clock_setting = {
  403f1c:	4b2e      	ldr	r3, [pc, #184]	; (403fd8 <init_pwm+0xd8>)
  403f1e:	607b      	str	r3, [r7, #4]
  403f20:	2300      	movs	r3, #0
  403f22:	60bb      	str	r3, [r7, #8]
		.ul_clka = PWM_FREQUENCY * PERIOD_VALUE,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
  403f24:	4b2d      	ldr	r3, [pc, #180]	; (403fdc <init_pwm+0xdc>)
  403f26:	4798      	blx	r3
  403f28:	4603      	mov	r3, r0
	/* Disable PWM channels for LEDs */
	pwm_channel_disable(PWM0, PIN_PWM_LED0_CHANNEL);
	pwm_channel_disable(PWM0, PIN_PWM_LED1_CHANNEL);

	/* Set PWM clock A as PWM_FREQUENCY*PERIOD_VALUE (clock B is not used) */
	pwm_clock_t clock_setting = {
  403f2a:	60fb      	str	r3, [r7, #12]
		.ul_clka = PWM_FREQUENCY * PERIOD_VALUE,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM0, &clock_setting);
  403f2c:	1d3b      	adds	r3, r7, #4
  403f2e:	4828      	ldr	r0, [pc, #160]	; (403fd0 <init_pwm+0xd0>)
  403f30:	4619      	mov	r1, r3
  403f32:	4b2b      	ldr	r3, [pc, #172]	; (403fe0 <init_pwm+0xe0>)
  403f34:	4798      	blx	r3

	/* Initialize PWM channel for LED0 */
	/* Period is left-aligned */
	g_pwm_channel_led.alignment = PWM_ALIGN_LEFT;
  403f36:	4b2b      	ldr	r3, [pc, #172]	; (403fe4 <init_pwm+0xe4>)
  403f38:	2200      	movs	r2, #0
  403f3a:	811a      	strh	r2, [r3, #8]
	/* Output waveform starts at a low level */
	g_pwm_channel_led.polarity = PWM_LOW;
  403f3c:	4b29      	ldr	r3, [pc, #164]	; (403fe4 <init_pwm+0xe4>)
  403f3e:	2200      	movs	r2, #0
  403f40:	729a      	strb	r2, [r3, #10]
	/* Use PWM clock A as source clock */
	g_pwm_channel_led.ul_prescaler = PWM_CMR_CPRE_CLKA;
  403f42:	4b28      	ldr	r3, [pc, #160]	; (403fe4 <init_pwm+0xe4>)
  403f44:	220b      	movs	r2, #11
  403f46:	605a      	str	r2, [r3, #4]
	/* Period value of output waveform */
	g_pwm_channel_led.ul_period = PERIOD_VALUE;
  403f48:	4b26      	ldr	r3, [pc, #152]	; (403fe4 <init_pwm+0xe4>)
  403f4a:	2264      	movs	r2, #100	; 0x64
  403f4c:	611a      	str	r2, [r3, #16]
	/* Duty cycle value of output waveform */
	g_pwm_channel_led.ul_duty = INIT_DUTY_VALUE;
  403f4e:	4b25      	ldr	r3, [pc, #148]	; (403fe4 <init_pwm+0xe4>)
  403f50:	2232      	movs	r2, #50	; 0x32
  403f52:	60da      	str	r2, [r3, #12]
	g_pwm_channel_led.channel = PIN_PWM_LED0_CHANNEL;
  403f54:	4b23      	ldr	r3, [pc, #140]	; (403fe4 <init_pwm+0xe4>)
  403f56:	2200      	movs	r2, #0
  403f58:	601a      	str	r2, [r3, #0]
	pwm_channel_init(PWM0, &g_pwm_channel_led);
  403f5a:	481d      	ldr	r0, [pc, #116]	; (403fd0 <init_pwm+0xd0>)
  403f5c:	4921      	ldr	r1, [pc, #132]	; (403fe4 <init_pwm+0xe4>)
  403f5e:	4b22      	ldr	r3, [pc, #136]	; (403fe8 <init_pwm+0xe8>)
  403f60:	4798      	blx	r3

	/* Enable channel counter event interrupt */
	pwm_channel_enable_interrupt(PWM0, PIN_PWM_LED0_CHANNEL, 0);
  403f62:	481b      	ldr	r0, [pc, #108]	; (403fd0 <init_pwm+0xd0>)
  403f64:	2100      	movs	r1, #0
  403f66:	2200      	movs	r2, #0
  403f68:	4b20      	ldr	r3, [pc, #128]	; (403fec <init_pwm+0xec>)
  403f6a:	4798      	blx	r3

	/* Initialize PWM channel for LED1 */
	/* Period is center-aligned */
	g_pwm_channel_led.alignment = PWM_ALIGN_CENTER;
  403f6c:	4b1d      	ldr	r3, [pc, #116]	; (403fe4 <init_pwm+0xe4>)
  403f6e:	f44f 7280 	mov.w	r2, #256	; 0x100
  403f72:	811a      	strh	r2, [r3, #8]
	/* Output waveform starts at a high level */
	g_pwm_channel_led.polarity = PWM_HIGH;
  403f74:	4b1b      	ldr	r3, [pc, #108]	; (403fe4 <init_pwm+0xe4>)
  403f76:	2201      	movs	r2, #1
  403f78:	729a      	strb	r2, [r3, #10]
	/* Use PWM clock A as source clock */
	g_pwm_channel_led.ul_prescaler = PWM_CMR_CPRE_CLKA;
  403f7a:	4b1a      	ldr	r3, [pc, #104]	; (403fe4 <init_pwm+0xe4>)
  403f7c:	220b      	movs	r2, #11
  403f7e:	605a      	str	r2, [r3, #4]
	/* Period value of output waveform */
	g_pwm_channel_led.ul_period = PERIOD_VALUE;
  403f80:	4b18      	ldr	r3, [pc, #96]	; (403fe4 <init_pwm+0xe4>)
  403f82:	2264      	movs	r2, #100	; 0x64
  403f84:	611a      	str	r2, [r3, #16]
	/* Duty cycle value of output waveform */
	g_pwm_channel_led.ul_duty = INIT_DUTY_VALUE;
  403f86:	4b17      	ldr	r3, [pc, #92]	; (403fe4 <init_pwm+0xe4>)
  403f88:	2232      	movs	r2, #50	; 0x32
  403f8a:	60da      	str	r2, [r3, #12]
	g_pwm_channel_led.channel = PIN_PWM_LED1_CHANNEL;
  403f8c:	4b15      	ldr	r3, [pc, #84]	; (403fe4 <init_pwm+0xe4>)
  403f8e:	2201      	movs	r2, #1
  403f90:	601a      	str	r2, [r3, #0]
	pwm_channel_init(PWM0, &g_pwm_channel_led);
  403f92:	480f      	ldr	r0, [pc, #60]	; (403fd0 <init_pwm+0xd0>)
  403f94:	4913      	ldr	r1, [pc, #76]	; (403fe4 <init_pwm+0xe4>)
  403f96:	4b14      	ldr	r3, [pc, #80]	; (403fe8 <init_pwm+0xe8>)
  403f98:	4798      	blx	r3

	/* Disable channel counter event interrupt */
	pwm_channel_disable_interrupt(PWM0, PIN_PWM_LED1_CHANNEL, 0);
  403f9a:	480d      	ldr	r0, [pc, #52]	; (403fd0 <init_pwm+0xd0>)
  403f9c:	2101      	movs	r1, #1
  403f9e:	2200      	movs	r2, #0
  403fa0:	4b13      	ldr	r3, [pc, #76]	; (403ff0 <init_pwm+0xf0>)
  403fa2:	4798      	blx	r3

	/* Configure interrupt and enable PWM interrupt */
	NVIC_DisableIRQ(PWM0_IRQn);
  403fa4:	201f      	movs	r0, #31
  403fa6:	4b13      	ldr	r3, [pc, #76]	; (403ff4 <init_pwm+0xf4>)
  403fa8:	4798      	blx	r3
	NVIC_ClearPendingIRQ(PWM0_IRQn);
  403faa:	201f      	movs	r0, #31
  403fac:	4b12      	ldr	r3, [pc, #72]	; (403ff8 <init_pwm+0xf8>)
  403fae:	4798      	blx	r3
	NVIC_SetPriority(PWM0_IRQn, 0);
  403fb0:	201f      	movs	r0, #31
  403fb2:	2100      	movs	r1, #0
  403fb4:	4b11      	ldr	r3, [pc, #68]	; (403ffc <init_pwm+0xfc>)
  403fb6:	4798      	blx	r3
	NVIC_EnableIRQ(PWM0_IRQn);
  403fb8:	201f      	movs	r0, #31
  403fba:	4b11      	ldr	r3, [pc, #68]	; (404000 <init_pwm+0x100>)
  403fbc:	4798      	blx	r3
	
	/* Enable PWM channels for LEDs */
	pwm_channel_enable(PWM0, PIN_PWM_LED0_CHANNEL);
  403fbe:	4804      	ldr	r0, [pc, #16]	; (403fd0 <init_pwm+0xd0>)
  403fc0:	2100      	movs	r1, #0
  403fc2:	4b10      	ldr	r3, [pc, #64]	; (404004 <init_pwm+0x104>)
  403fc4:	4798      	blx	r3
//jsi 15feb16	pwm_channel_enable(PWM0, PIN_PWM_LED1_CHANNEL);

}
  403fc6:	3710      	adds	r7, #16
  403fc8:	46bd      	mov	sp, r7
  403fca:	bd80      	pop	{r7, pc}
  403fcc:	004016d1 	.word	0x004016d1
  403fd0:	40020000 	.word	0x40020000
  403fd4:	00401ba5 	.word	0x00401ba5
  403fd8:	00030d40 	.word	0x00030d40
  403fdc:	00403275 	.word	0x00403275
  403fe0:	004017d1 	.word	0x004017d1
  403fe4:	20400ac0 	.word	0x20400ac0
  403fe8:	00401851 	.word	0x00401851
  403fec:	00401be1 	.word	0x00401be1
  403ff0:	00401c11 	.word	0x00401c11
  403ff4:	00402fb9 	.word	0x00402fb9
  403ff8:	00402fed 	.word	0x00402fed
  403ffc:	00403021 	.word	0x00403021
  404000:	00402f89 	.word	0x00402f89
  404004:	00401b81 	.word	0x00401b81

00404008 <main>:
 */

#  define EXAMPLE_LED_GPIO    LED0_GPIO

int main(void) //6feb16 this version of main has been hacked up for only exactly what we need
{
  404008:	b5f0      	push	{r4, r5, r6, r7, lr}
  40400a:	b0a3      	sub	sp, #140	; 0x8c
  40400c:	af06      	add	r7, sp, #24
	char		txBuf[11] = {0,0,0,0,0,0,0,0,0,0,0}, rxByte;
  40400e:	2300      	movs	r3, #0
  404010:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  404014:	2300      	movs	r3, #0
  404016:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
  40401a:	2300      	movs	r3, #0
  40401c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
  404020:	2300      	movs	r3, #0
  404022:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  404026:	2300      	movs	r3, #0
  404028:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  40402c:	2300      	movs	r3, #0
  40402e:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
  404032:	2300      	movs	r3, #0
  404034:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  404038:	2300      	movs	r3, #0
  40403a:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  40403e:	2300      	movs	r3, #0
  404040:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  404044:	2300      	movs	r3, #0
  404046:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
  40404a:	2300      	movs	r3, #0
  40404c:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	uint32_t	i;	
	uint32_t	time_elapsed = 0;
  404050:	2300      	movs	r3, #0
  404052:	65fb      	str	r3, [r7, #92]	; 0x5c
	uint32_t	ul_i;
	uint8_t		displayState = 0;
  404054:	2300      	movs	r3, #0
  404056:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
	uint8_t		charCount = 0;
  40405a:	2300      	movs	r3, #0
  40405c:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
	
	char		printStr[64];
	
	unsigned char idFamily, acc, id[6], idcsum; //10feb16 temp serial ID code, make more formal later

	controls.psupply_onn = 1;
  404060:	4b8d      	ldr	r3, [pc, #564]	; (404298 <main+0x290>)
  404062:	2201      	movs	r2, #1
  404064:	701a      	strb	r2, [r3, #0]
	controls.ledoen = 1;
  404066:	4b8c      	ldr	r3, [pc, #560]	; (404298 <main+0x290>)
  404068:	2201      	movs	r2, #1
  40406a:	705a      	strb	r2, [r3, #1]
	controls.MFP = 0;
  40406c:	4b8a      	ldr	r3, [pc, #552]	; (404298 <main+0x290>)
  40406e:	2200      	movs	r2, #0
  404070:	709a      	strb	r2, [r3, #2]
	controls.buzzer_enable	= 1;
  404072:	4b89      	ldr	r3, [pc, #548]	; (404298 <main+0x290>)
  404074:	2201      	movs	r2, #1
  404076:	70da      	strb	r2, [r3, #3]
	controls.buzzer_count = 0;
  404078:	4b87      	ldr	r3, [pc, #540]	; (404298 <main+0x290>)
  40407a:	2200      	movs	r2, #0
  40407c:	80da      	strh	r2, [r3, #6]
	controls.buzzer_cycle = CYCLE_OFF;
  40407e:	4b86      	ldr	r3, [pc, #536]	; (404298 <main+0x290>)
  404080:	2200      	movs	r2, #0
  404082:	711a      	strb	r2, [r3, #4]
	controls.solenoid_enable = 0;
  404084:	4b84      	ldr	r3, [pc, #528]	; (404298 <main+0x290>)
  404086:	2200      	movs	r2, #0
  404088:	721a      	strb	r2, [r3, #8]
	controls.solenoid_count = 0;
  40408a:	4b83      	ldr	r3, [pc, #524]	; (404298 <main+0x290>)
  40408c:	2200      	movs	r2, #0
  40408e:	815a      	strh	r2, [r3, #10]
	controls.solenoid_cycle = CYCLE_OFF;
  404090:	4b81      	ldr	r3, [pc, #516]	; (404298 <main+0x290>)
  404092:	2200      	movs	r2, #0
  404094:	725a      	strb	r2, [r3, #9]
	
	status.doorsw1 = 0;
  404096:	4b81      	ldr	r3, [pc, #516]	; (40429c <main+0x294>)
  404098:	2200      	movs	r2, #0
  40409a:	701a      	strb	r2, [r3, #0]
	status.doorsw2 = 0;
  40409c:	4b7f      	ldr	r3, [pc, #508]	; (40429c <main+0x294>)
  40409e:	2200      	movs	r2, #0
  4040a0:	705a      	strb	r2, [r3, #1]
	status.last_doorsw1 = 0;
  4040a2:	4b7e      	ldr	r3, [pc, #504]	; (40429c <main+0x294>)
  4040a4:	2200      	movs	r2, #0
  4040a6:	709a      	strb	r2, [r3, #2]
	status.last_doorsw2 = 0;
  4040a8:	4b7c      	ldr	r3, [pc, #496]	; (40429c <main+0x294>)
  4040aa:	2200      	movs	r2, #0
  4040ac:	70da      	strb	r2, [r3, #3]

	status.col1 = 0;
  4040ae:	4b7b      	ldr	r3, [pc, #492]	; (40429c <main+0x294>)
  4040b0:	2200      	movs	r2, #0
  4040b2:	719a      	strb	r2, [r3, #6]
	status.col2 = 0;
  4040b4:	4b79      	ldr	r3, [pc, #484]	; (40429c <main+0x294>)
  4040b6:	2200      	movs	r2, #0
  4040b8:	715a      	strb	r2, [r3, #5]
	status.col3 = 0;
  4040ba:	4b78      	ldr	r3, [pc, #480]	; (40429c <main+0x294>)
  4040bc:	2200      	movs	r2, #0
  4040be:	711a      	strb	r2, [r3, #4]
	status.row1 = 0;
  4040c0:	4b76      	ldr	r3, [pc, #472]	; (40429c <main+0x294>)
  4040c2:	2200      	movs	r2, #0
  4040c4:	725a      	strb	r2, [r3, #9]
	status.row2 = 0;
  4040c6:	4b75      	ldr	r3, [pc, #468]	; (40429c <main+0x294>)
  4040c8:	2200      	movs	r2, #0
  4040ca:	721a      	strb	r2, [r3, #8]
	status.row3 = 0;
  4040cc:	4b73      	ldr	r3, [pc, #460]	; (40429c <main+0x294>)
  4040ce:	2200      	movs	r2, #0
  4040d0:	71da      	strb	r2, [r3, #7]
	
	status.last_col1 = 0;
  4040d2:	4b72      	ldr	r3, [pc, #456]	; (40429c <main+0x294>)
  4040d4:	2200      	movs	r2, #0
  4040d6:	731a      	strb	r2, [r3, #12]
	status.last_col2 = 0;
  4040d8:	4b70      	ldr	r3, [pc, #448]	; (40429c <main+0x294>)
  4040da:	2200      	movs	r2, #0
  4040dc:	72da      	strb	r2, [r3, #11]
	status.last_col3 = 0;
  4040de:	4b6f      	ldr	r3, [pc, #444]	; (40429c <main+0x294>)
  4040e0:	2200      	movs	r2, #0
  4040e2:	729a      	strb	r2, [r3, #10]
	status.last_row1 = 0;
  4040e4:	4b6d      	ldr	r3, [pc, #436]	; (40429c <main+0x294>)
  4040e6:	2200      	movs	r2, #0
  4040e8:	73da      	strb	r2, [r3, #15]
	status.last_row2 = 0;
  4040ea:	4b6c      	ldr	r3, [pc, #432]	; (40429c <main+0x294>)
  4040ec:	2200      	movs	r2, #0
  4040ee:	739a      	strb	r2, [r3, #14]
	status.last_row3 = 0;
  4040f0:	4b6a      	ldr	r3, [pc, #424]	; (40429c <main+0x294>)
  4040f2:	2200      	movs	r2, #0
  4040f4:	735a      	strb	r2, [r3, #13]
	
	


	/* Initialize the SAM system. */
	sysclk_init();
  4040f6:	4b6a      	ldr	r3, [pc, #424]	; (4042a0 <main+0x298>)
  4040f8:	4798      	blx	r3
	board_init();
  4040fa:	4b6a      	ldr	r3, [pc, #424]	; (4042a4 <main+0x29c>)
  4040fc:	4798      	blx	r3

	/* Configure UART for blue scrolling display */
	configure_console();
  4040fe:	4b6a      	ldr	r3, [pc, #424]	; (4042a8 <main+0x2a0>)
  404100:	4798      	blx	r3

	/* Configure USART. */
	configure_usart();
  404102:	4b6a      	ldr	r3, [pc, #424]	; (4042ac <main+0x2a4>)
  404104:	4798      	blx	r3

	/* 1ms tick. */
	configure_systick();
  404106:	4b6a      	ldr	r3, [pc, #424]	; (4042b0 <main+0x2a8>)
  404108:	4798      	blx	r3

	init_pwm();
  40410a:	4b6a      	ldr	r3, [pc, #424]	; (4042b4 <main+0x2ac>)
  40410c:	4798      	blx	r3
	
	/*
	 * Put into some kind of "init_io()" function at some point
	 */
	
	ioport_set_pin_dir(ECLAVE_SERIAL_ID0, IOPORT_DIR_OUTPUT);
  40410e:	200f      	movs	r0, #15
  404110:	2101      	movs	r1, #1
  404112:	4b69      	ldr	r3, [pc, #420]	; (4042b8 <main+0x2b0>)
  404114:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_SERIAL_ID0, IOPORT_PIN_LEVEL_HIGH);
  404116:	200f      	movs	r0, #15
  404118:	2101      	movs	r1, #1
  40411a:	4b68      	ldr	r3, [pc, #416]	; (4042bc <main+0x2b4>)
  40411c:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_SERIAL_ID1, IOPORT_DIR_OUTPUT);
  40411e:	2010      	movs	r0, #16
  404120:	2101      	movs	r1, #1
  404122:	4b65      	ldr	r3, [pc, #404]	; (4042b8 <main+0x2b0>)
  404124:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_SERIAL_ID1, IOPORT_PIN_LEVEL_HIGH);
  404126:	2010      	movs	r0, #16
  404128:	2101      	movs	r1, #1
  40412a:	4b64      	ldr	r3, [pc, #400]	; (4042bc <main+0x2b4>)
  40412c:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_SERIAL_ID2, IOPORT_DIR_OUTPUT);
  40412e:	2011      	movs	r0, #17
  404130:	2101      	movs	r1, #1
  404132:	4b61      	ldr	r3, [pc, #388]	; (4042b8 <main+0x2b0>)
  404134:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_SERIAL_ID2, IOPORT_PIN_LEVEL_HIGH);
  404136:	2011      	movs	r0, #17
  404138:	2101      	movs	r1, #1
  40413a:	4b60      	ldr	r3, [pc, #384]	; (4042bc <main+0x2b4>)
  40413c:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_SERIAL_ID3, IOPORT_DIR_OUTPUT);
  40413e:	2012      	movs	r0, #18
  404140:	2101      	movs	r1, #1
  404142:	4b5d      	ldr	r3, [pc, #372]	; (4042b8 <main+0x2b0>)
  404144:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_SERIAL_ID3, IOPORT_PIN_LEVEL_HIGH);
  404146:	2012      	movs	r0, #18
  404148:	2101      	movs	r1, #1
  40414a:	4b5c      	ldr	r3, [pc, #368]	; (4042bc <main+0x2b4>)
  40414c:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_SERIAL_ID4, IOPORT_DIR_OUTPUT);
  40414e:	2013      	movs	r0, #19
  404150:	2101      	movs	r1, #1
  404152:	4b59      	ldr	r3, [pc, #356]	; (4042b8 <main+0x2b0>)
  404154:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_SERIAL_ID4, IOPORT_PIN_LEVEL_HIGH);
  404156:	2013      	movs	r0, #19
  404158:	2101      	movs	r1, #1
  40415a:	4b58      	ldr	r3, [pc, #352]	; (4042bc <main+0x2b4>)
  40415c:	4798      	blx	r3

	SetSpeed(1); //1==standard speed, not overdrive 
  40415e:	2001      	movs	r0, #1
  404160:	4b57      	ldr	r3, [pc, #348]	; (4042c0 <main+0x2b8>)
  404162:	4798      	blx	r3
	
	for (int i=0; i<5; i++)
  404164:	2300      	movs	r3, #0
  404166:	667b      	str	r3, [r7, #100]	; 0x64
  404168:	e080      	b.n	40426c <main+0x264>
	{
		if(!OWTouchReset(i)) //we think a board is present, try to read the serial ID
  40416a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  40416c:	b2db      	uxtb	r3, r3
  40416e:	4618      	mov	r0, r3
  404170:	4b54      	ldr	r3, [pc, #336]	; (4042c4 <main+0x2bc>)
  404172:	4798      	blx	r3
  404174:	4603      	mov	r3, r0
  404176:	2b00      	cmp	r3, #0
  404178:	d171      	bne.n	40425e <main+0x256>
		{
			OWWriteByte(i, 0x33); //Read ID command
  40417a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  40417c:	b2db      	uxtb	r3, r3
  40417e:	4618      	mov	r0, r3
  404180:	2133      	movs	r1, #51	; 0x33
  404182:	4b51      	ldr	r3, [pc, #324]	; (4042c8 <main+0x2c0>)
  404184:	4798      	blx	r3
			
			idFamily = OWReadByte(i);
  404186:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  404188:	b2db      	uxtb	r3, r3
  40418a:	4618      	mov	r0, r3
  40418c:	4b4f      	ldr	r3, [pc, #316]	; (4042cc <main+0x2c4>)
  40418e:	4798      	blx	r3
  404190:	4603      	mov	r3, r0
  404192:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			
			acc = crc8_add(0x00, idFamily);
  404196:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
  40419a:	2000      	movs	r0, #0
  40419c:	4619      	mov	r1, r3
  40419e:	4b4c      	ldr	r3, [pc, #304]	; (4042d0 <main+0x2c8>)
  4041a0:	4798      	blx	r3
  4041a2:	4603      	mov	r3, r0
  4041a4:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
			
			for (int j=0; j<6; j++)
  4041a8:	2300      	movs	r3, #0
  4041aa:	663b      	str	r3, [r7, #96]	; 0x60
  4041ac:	e01b      	b.n	4041e6 <main+0x1de>
			{
				id[j] = OWReadByte(i);
  4041ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  4041b0:	b2db      	uxtb	r3, r3
  4041b2:	4618      	mov	r0, r3
  4041b4:	4b45      	ldr	r3, [pc, #276]	; (4042cc <main+0x2c4>)
  4041b6:	4798      	blx	r3
  4041b8:	4603      	mov	r3, r0
  4041ba:	b2d9      	uxtb	r1, r3
  4041bc:	463a      	mov	r2, r7
  4041be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  4041c0:	4413      	add	r3, r2
  4041c2:	460a      	mov	r2, r1
  4041c4:	701a      	strb	r2, [r3, #0]
				acc = crc8_add(acc, id[j]);
  4041c6:	463a      	mov	r2, r7
  4041c8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  4041ca:	4413      	add	r3, r2
  4041cc:	781b      	ldrb	r3, [r3, #0]
  4041ce:	f897 2069 	ldrb.w	r2, [r7, #105]	; 0x69
  4041d2:	4610      	mov	r0, r2
  4041d4:	4619      	mov	r1, r3
  4041d6:	4b3e      	ldr	r3, [pc, #248]	; (4042d0 <main+0x2c8>)
  4041d8:	4798      	blx	r3
  4041da:	4603      	mov	r3, r0
  4041dc:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
			
			idFamily = OWReadByte(i);
			
			acc = crc8_add(0x00, idFamily);
			
			for (int j=0; j<6; j++)
  4041e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  4041e2:	3301      	adds	r3, #1
  4041e4:	663b      	str	r3, [r7, #96]	; 0x60
  4041e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  4041e8:	2b05      	cmp	r3, #5
  4041ea:	dde0      	ble.n	4041ae <main+0x1a6>
			{
				id[j] = OWReadByte(i);
				acc = crc8_add(acc, id[j]);
			}
			
			idcsum = OWReadByte(i);
  4041ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  4041ee:	b2db      	uxtb	r3, r3
  4041f0:	4618      	mov	r0, r3
  4041f2:	4b36      	ldr	r3, [pc, #216]	; (4042cc <main+0x2c4>)
  4041f4:	4798      	blx	r3
  4041f6:	4603      	mov	r3, r0
  4041f8:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
			
			if (acc != idcsum)
  4041fc:	f897 2069 	ldrb.w	r2, [r7, #105]	; 0x69
  404200:	f897 305a 	ldrb.w	r3, [r7, #90]	; 0x5a
  404204:	429a      	cmp	r2, r3
  404206:	d004      	beq.n	404212 <main+0x20a>
			{
				func_transmit("Invalid serial ID checksum.\r\n", strlen("Invalid serial ID checksum.\r\n"));
  404208:	4832      	ldr	r0, [pc, #200]	; (4042d4 <main+0x2cc>)
  40420a:	211d      	movs	r1, #29
  40420c:	4b32      	ldr	r3, [pc, #200]	; (4042d8 <main+0x2d0>)
  40420e:	4798      	blx	r3
  404210:	e029      	b.n	404266 <main+0x25e>
			}
			else
			{
				sprintf(printStr,"LED board %d serial ID: %x%x%x%x%x%x\r\n", i, id[0], id[1], id[2], id[3], id[4], id[5]);
  404212:	783b      	ldrb	r3, [r7, #0]
  404214:	461e      	mov	r6, r3
  404216:	787b      	ldrb	r3, [r7, #1]
  404218:	461d      	mov	r5, r3
  40421a:	78bb      	ldrb	r3, [r7, #2]
  40421c:	461c      	mov	r4, r3
  40421e:	78fb      	ldrb	r3, [r7, #3]
  404220:	4618      	mov	r0, r3
  404222:	793b      	ldrb	r3, [r7, #4]
  404224:	4619      	mov	r1, r3
  404226:	797b      	ldrb	r3, [r7, #5]
  404228:	461a      	mov	r2, r3
  40422a:	f107 0308 	add.w	r3, r7, #8
  40422e:	9500      	str	r5, [sp, #0]
  404230:	9401      	str	r4, [sp, #4]
  404232:	9002      	str	r0, [sp, #8]
  404234:	9103      	str	r1, [sp, #12]
  404236:	9204      	str	r2, [sp, #16]
  404238:	4618      	mov	r0, r3
  40423a:	4928      	ldr	r1, [pc, #160]	; (4042dc <main+0x2d4>)
  40423c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
  40423e:	4633      	mov	r3, r6
  404240:	4c27      	ldr	r4, [pc, #156]	; (4042e0 <main+0x2d8>)
  404242:	47a0      	blx	r4
				func_transmit(printStr,strlen(printStr));
  404244:	f107 0308 	add.w	r3, r7, #8
  404248:	4618      	mov	r0, r3
  40424a:	4b26      	ldr	r3, [pc, #152]	; (4042e4 <main+0x2dc>)
  40424c:	4798      	blx	r3
  40424e:	4602      	mov	r2, r0
  404250:	f107 0308 	add.w	r3, r7, #8
  404254:	4618      	mov	r0, r3
  404256:	4611      	mov	r1, r2
  404258:	4b1f      	ldr	r3, [pc, #124]	; (4042d8 <main+0x2d0>)
  40425a:	4798      	blx	r3
  40425c:	e003      	b.n	404266 <main+0x25e>
			}
		}
		else
		{
			func_transmit("no board this slot\r\n", strlen("no board this slot\r\n"));
  40425e:	4822      	ldr	r0, [pc, #136]	; (4042e8 <main+0x2e0>)
  404260:	2114      	movs	r1, #20
  404262:	4b1d      	ldr	r3, [pc, #116]	; (4042d8 <main+0x2d0>)
  404264:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_SERIAL_ID4, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(ECLAVE_SERIAL_ID4, IOPORT_PIN_LEVEL_HIGH);

	SetSpeed(1); //1==standard speed, not overdrive 
	
	for (int i=0; i<5; i++)
  404266:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  404268:	3301      	adds	r3, #1
  40426a:	667b      	str	r3, [r7, #100]	; 0x64
  40426c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  40426e:	2b04      	cmp	r3, #4
  404270:	f77f af7b 	ble.w	40416a <main+0x162>

	/*
	 * End of minimalist serial ID chip stuff
	 */

	twi_init();
  404274:	4b1d      	ldr	r3, [pc, #116]	; (4042ec <main+0x2e4>)
  404276:	4798      	blx	r3

//make this ecII jsi 7feb16	gpio_set_pin_high(ECLAVE_LED_OEn); //make sure outputs are disabled at the chip level

	PCA9952_init();
  404278:	4b1d      	ldr	r3, [pc, #116]	; (4042f0 <main+0x2e8>)
  40427a:	4798      	blx	r3

	init_adc();
  40427c:	4b1d      	ldr	r3, [pc, #116]	; (4042f4 <main+0x2ec>)
  40427e:	4798      	blx	r3
	
	/*
	 * Enable transmitter here, and disable receiver first, to avoid receiving
	 * characters sent by itself. It's necessary for half duplex RS485.
	 */
	usart_enable_tx(BOARD_USART);
  404280:	481d      	ldr	r0, [pc, #116]	; (4042f8 <main+0x2f0>)
  404282:	4b1e      	ldr	r3, [pc, #120]	; (4042fc <main+0x2f4>)
  404284:	4798      	blx	r3
	usart_enable_rx(BOARD_USART);
  404286:	481c      	ldr	r0, [pc, #112]	; (4042f8 <main+0x2f0>)
  404288:	4b1d      	ldr	r3, [pc, #116]	; (404300 <main+0x2f8>)
  40428a:	4798      	blx	r3

	while (1) {

		/* Test the debug LED */
		ioport_toggle_pin_level(EXAMPLE_LED_GPIO);
  40428c:	2050      	movs	r0, #80	; 0x50
  40428e:	4b1d      	ldr	r3, [pc, #116]	; (404304 <main+0x2fc>)
  404290:	4798      	blx	r3


		/* Test the debug usart rx and tx */
		for (i=0; i<70; i++) //7 seconds
  404292:	2300      	movs	r3, #0
  404294:	66fb      	str	r3, [r7, #108]	; 0x6c
  404296:	e3a7      	b.n	4049e8 <main+0x9e0>
  404298:	20400b00 	.word	0x20400b00
  40429c:	204012e4 	.word	0x204012e4
  4042a0:	00400491 	.word	0x00400491
  4042a4:	00400a6d 	.word	0x00400a6d
  4042a8:	00403c65 	.word	0x00403c65
  4042ac:	00403ba1 	.word	0x00403ba1
  4042b0:	00403c21 	.word	0x00403c21
  4042b4:	00403f01 	.word	0x00403f01
  4042b8:	004032b5 	.word	0x004032b5
  4042bc:	0040333d 	.word	0x0040333d
  4042c0:	00402c49 	.word	0x00402c49
  4042c4:	00402d05 	.word	0x00402d05
  4042c8:	00402ea5 	.word	0x00402ea5
  4042cc:	00402ee5 	.word	0x00402ee5
  4042d0:	00402f31 	.word	0x00402f31
  4042d4:	0040a65c 	.word	0x0040a65c
  4042d8:	00403c9d 	.word	0x00403c9d
  4042dc:	0040a67c 	.word	0x0040a67c
  4042e0:	00405011 	.word	0x00405011
  4042e4:	0040505d 	.word	0x0040505d
  4042e8:	0040a6a4 	.word	0x0040a6a4
  4042ec:	00403d01 	.word	0x00403d01
  4042f0:	004027b5 	.word	0x004027b5
  4042f4:	00403d95 	.word	0x00403d95
  4042f8:	40024000 	.word	0x40024000
  4042fc:	00402189 	.word	0x00402189
  404300:	004021d5 	.word	0x004021d5
  404304:	004033f9 	.word	0x004033f9
		{
			mdelay(100);
  404308:	2064      	movs	r0, #100	; 0x64
  40430a:	4b8a      	ldr	r3, [pc, #552]	; (404534 <main+0x52c>)
  40430c:	4798      	blx	r3
			
			
			/*
			 * IO inputs
			 */
			status.doorsw1 = ioport_get_pin_level(ECLAVE_DOORSW1);
  40430e:	204d      	movs	r0, #77	; 0x4d
  404310:	4b89      	ldr	r3, [pc, #548]	; (404538 <main+0x530>)
  404312:	4798      	blx	r3
  404314:	4603      	mov	r3, r0
  404316:	461a      	mov	r2, r3
  404318:	4b88      	ldr	r3, [pc, #544]	; (40453c <main+0x534>)
  40431a:	701a      	strb	r2, [r3, #0]
			status.doorsw2 = ioport_get_pin_level(ECLAVE_DOORSW2);
  40431c:	204e      	movs	r0, #78	; 0x4e
  40431e:	4b86      	ldr	r3, [pc, #536]	; (404538 <main+0x530>)
  404320:	4798      	blx	r3
  404322:	4603      	mov	r3, r0
  404324:	461a      	mov	r2, r3
  404326:	4b85      	ldr	r3, [pc, #532]	; (40453c <main+0x534>)
  404328:	705a      	strb	r2, [r3, #1]
			
			if ((status.doorsw1 != status.last_doorsw1) ||
  40432a:	4b84      	ldr	r3, [pc, #528]	; (40453c <main+0x534>)
  40432c:	781a      	ldrb	r2, [r3, #0]
  40432e:	4b83      	ldr	r3, [pc, #524]	; (40453c <main+0x534>)
  404330:	789b      	ldrb	r3, [r3, #2]
  404332:	429a      	cmp	r2, r3
  404334:	d105      	bne.n	404342 <main+0x33a>
				(status.doorsw2 != status.last_doorsw2))
  404336:	4b81      	ldr	r3, [pc, #516]	; (40453c <main+0x534>)
  404338:	785a      	ldrb	r2, [r3, #1]
  40433a:	4b80      	ldr	r3, [pc, #512]	; (40453c <main+0x534>)
  40433c:	78db      	ldrb	r3, [r3, #3]
			 * IO inputs
			 */
			status.doorsw1 = ioport_get_pin_level(ECLAVE_DOORSW1);
			status.doorsw2 = ioport_get_pin_level(ECLAVE_DOORSW2);
			
			if ((status.doorsw1 != status.last_doorsw1) ||
  40433e:	429a      	cmp	r2, r3
  404340:	d020      	beq.n	404384 <main+0x37c>
				(status.doorsw2 != status.last_doorsw2))
			{
				sprintf(printStr,"doorsw1: %d doorsw2: %d\r\n", status.doorsw1, status.doorsw2);
  404342:	4b7e      	ldr	r3, [pc, #504]	; (40453c <main+0x534>)
  404344:	781b      	ldrb	r3, [r3, #0]
  404346:	461a      	mov	r2, r3
  404348:	4b7c      	ldr	r3, [pc, #496]	; (40453c <main+0x534>)
  40434a:	785b      	ldrb	r3, [r3, #1]
  40434c:	461c      	mov	r4, r3
  40434e:	f107 0308 	add.w	r3, r7, #8
  404352:	4618      	mov	r0, r3
  404354:	497a      	ldr	r1, [pc, #488]	; (404540 <main+0x538>)
  404356:	4623      	mov	r3, r4
  404358:	4c7a      	ldr	r4, [pc, #488]	; (404544 <main+0x53c>)
  40435a:	47a0      	blx	r4
				func_transmit(printStr, strlen(printStr));
  40435c:	f107 0308 	add.w	r3, r7, #8
  404360:	4618      	mov	r0, r3
  404362:	4b79      	ldr	r3, [pc, #484]	; (404548 <main+0x540>)
  404364:	4798      	blx	r3
  404366:	4602      	mov	r2, r0
  404368:	f107 0308 	add.w	r3, r7, #8
  40436c:	4618      	mov	r0, r3
  40436e:	4611      	mov	r1, r2
  404370:	4b76      	ldr	r3, [pc, #472]	; (40454c <main+0x544>)
  404372:	4798      	blx	r3
				status.last_doorsw1 = status.doorsw1;
  404374:	4b71      	ldr	r3, [pc, #452]	; (40453c <main+0x534>)
  404376:	781a      	ldrb	r2, [r3, #0]
  404378:	4b70      	ldr	r3, [pc, #448]	; (40453c <main+0x534>)
  40437a:	709a      	strb	r2, [r3, #2]
				status.last_doorsw2 = status.doorsw2;	
  40437c:	4b6f      	ldr	r3, [pc, #444]	; (40453c <main+0x534>)
  40437e:	785a      	ldrb	r2, [r3, #1]
  404380:	4b6e      	ldr	r3, [pc, #440]	; (40453c <main+0x534>)
  404382:	70da      	strb	r2, [r3, #3]
			}
			
			scan_keypad();
  404384:	4b72      	ldr	r3, [pc, #456]	; (404550 <main+0x548>)
  404386:	4798      	blx	r3

			if ((status.col3 != status.last_col3) ||
  404388:	4b6c      	ldr	r3, [pc, #432]	; (40453c <main+0x534>)
  40438a:	791a      	ldrb	r2, [r3, #4]
  40438c:	4b6b      	ldr	r3, [pc, #428]	; (40453c <main+0x534>)
  40438e:	7a9b      	ldrb	r3, [r3, #10]
  404390:	429a      	cmp	r2, r3
  404392:	d11e      	bne.n	4043d2 <main+0x3ca>
			(status.col2 != status.last_col2) ||
  404394:	4b69      	ldr	r3, [pc, #420]	; (40453c <main+0x534>)
  404396:	795a      	ldrb	r2, [r3, #5]
  404398:	4b68      	ldr	r3, [pc, #416]	; (40453c <main+0x534>)
  40439a:	7adb      	ldrb	r3, [r3, #11]
				status.last_doorsw2 = status.doorsw2;	
			}
			
			scan_keypad();

			if ((status.col3 != status.last_col3) ||
  40439c:	429a      	cmp	r2, r3
  40439e:	d118      	bne.n	4043d2 <main+0x3ca>
			(status.col2 != status.last_col2) ||
			(status.col1 != status.last_col1) ||
  4043a0:	4b66      	ldr	r3, [pc, #408]	; (40453c <main+0x534>)
  4043a2:	799a      	ldrb	r2, [r3, #6]
  4043a4:	4b65      	ldr	r3, [pc, #404]	; (40453c <main+0x534>)
  4043a6:	7b1b      	ldrb	r3, [r3, #12]
			}
			
			scan_keypad();

			if ((status.col3 != status.last_col3) ||
			(status.col2 != status.last_col2) ||
  4043a8:	429a      	cmp	r2, r3
  4043aa:	d112      	bne.n	4043d2 <main+0x3ca>
			(status.col1 != status.last_col1) ||
			(status.row3 != status.last_row3) ||
  4043ac:	4b63      	ldr	r3, [pc, #396]	; (40453c <main+0x534>)
  4043ae:	79da      	ldrb	r2, [r3, #7]
  4043b0:	4b62      	ldr	r3, [pc, #392]	; (40453c <main+0x534>)
  4043b2:	7b5b      	ldrb	r3, [r3, #13]
			
			scan_keypad();

			if ((status.col3 != status.last_col3) ||
			(status.col2 != status.last_col2) ||
			(status.col1 != status.last_col1) ||
  4043b4:	429a      	cmp	r2, r3
  4043b6:	d10c      	bne.n	4043d2 <main+0x3ca>
			(status.row3 != status.last_row3) ||
			(status.row2 != status.last_row2) ||
  4043b8:	4b60      	ldr	r3, [pc, #384]	; (40453c <main+0x534>)
  4043ba:	7a1a      	ldrb	r2, [r3, #8]
  4043bc:	4b5f      	ldr	r3, [pc, #380]	; (40453c <main+0x534>)
  4043be:	7b9b      	ldrb	r3, [r3, #14]
			scan_keypad();

			if ((status.col3 != status.last_col3) ||
			(status.col2 != status.last_col2) ||
			(status.col1 != status.last_col1) ||
			(status.row3 != status.last_row3) ||
  4043c0:	429a      	cmp	r2, r3
  4043c2:	d106      	bne.n	4043d2 <main+0x3ca>
			(status.row2 != status.last_row2) ||
			(status.row1 != status.last_row1))
  4043c4:	4b5d      	ldr	r3, [pc, #372]	; (40453c <main+0x534>)
  4043c6:	7a5a      	ldrb	r2, [r3, #9]
  4043c8:	4b5c      	ldr	r3, [pc, #368]	; (40453c <main+0x534>)
  4043ca:	7bdb      	ldrb	r3, [r3, #15]

			if ((status.col3 != status.last_col3) ||
			(status.col2 != status.last_col2) ||
			(status.col1 != status.last_col1) ||
			(status.row3 != status.last_row3) ||
			(status.row2 != status.last_row2) ||
  4043cc:	429a      	cmp	r2, r3
  4043ce:	f000 8115 	beq.w	4045fc <main+0x5f4>
			(status.row1 != status.last_row1))
			{
				sprintf(printStr,"ROW321: %d%d%d COL321 %d%d%d ",
						status.row3, status.row2, status.row1, status.col3, status.col2, status.col1);
  4043d2:	4b5a      	ldr	r3, [pc, #360]	; (40453c <main+0x534>)
  4043d4:	79db      	ldrb	r3, [r3, #7]
			(status.col1 != status.last_col1) ||
			(status.row3 != status.last_row3) ||
			(status.row2 != status.last_row2) ||
			(status.row1 != status.last_row1))
			{
				sprintf(printStr,"ROW321: %d%d%d COL321 %d%d%d ",
  4043d6:	461e      	mov	r6, r3
						status.row3, status.row2, status.row1, status.col3, status.col2, status.col1);
  4043d8:	4b58      	ldr	r3, [pc, #352]	; (40453c <main+0x534>)
  4043da:	7a1b      	ldrb	r3, [r3, #8]
			(status.col1 != status.last_col1) ||
			(status.row3 != status.last_row3) ||
			(status.row2 != status.last_row2) ||
			(status.row1 != status.last_row1))
			{
				sprintf(printStr,"ROW321: %d%d%d COL321 %d%d%d ",
  4043dc:	461d      	mov	r5, r3
						status.row3, status.row2, status.row1, status.col3, status.col2, status.col1);
  4043de:	4b57      	ldr	r3, [pc, #348]	; (40453c <main+0x534>)
  4043e0:	7a5b      	ldrb	r3, [r3, #9]
			(status.col1 != status.last_col1) ||
			(status.row3 != status.last_row3) ||
			(status.row2 != status.last_row2) ||
			(status.row1 != status.last_row1))
			{
				sprintf(printStr,"ROW321: %d%d%d COL321 %d%d%d ",
  4043e2:	461c      	mov	r4, r3
						status.row3, status.row2, status.row1, status.col3, status.col2, status.col1);
  4043e4:	4b55      	ldr	r3, [pc, #340]	; (40453c <main+0x534>)
  4043e6:	791b      	ldrb	r3, [r3, #4]
			(status.col1 != status.last_col1) ||
			(status.row3 != status.last_row3) ||
			(status.row2 != status.last_row2) ||
			(status.row1 != status.last_row1))
			{
				sprintf(printStr,"ROW321: %d%d%d COL321 %d%d%d ",
  4043e8:	4618      	mov	r0, r3
						status.row3, status.row2, status.row1, status.col3, status.col2, status.col1);
  4043ea:	4b54      	ldr	r3, [pc, #336]	; (40453c <main+0x534>)
  4043ec:	795b      	ldrb	r3, [r3, #5]
			(status.col1 != status.last_col1) ||
			(status.row3 != status.last_row3) ||
			(status.row2 != status.last_row2) ||
			(status.row1 != status.last_row1))
			{
				sprintf(printStr,"ROW321: %d%d%d COL321 %d%d%d ",
  4043ee:	4619      	mov	r1, r3
						status.row3, status.row2, status.row1, status.col3, status.col2, status.col1);
  4043f0:	4b52      	ldr	r3, [pc, #328]	; (40453c <main+0x534>)
  4043f2:	799b      	ldrb	r3, [r3, #6]
			(status.col1 != status.last_col1) ||
			(status.row3 != status.last_row3) ||
			(status.row2 != status.last_row2) ||
			(status.row1 != status.last_row1))
			{
				sprintf(printStr,"ROW321: %d%d%d COL321 %d%d%d ",
  4043f4:	461a      	mov	r2, r3
  4043f6:	f107 0308 	add.w	r3, r7, #8
  4043fa:	9400      	str	r4, [sp, #0]
  4043fc:	9001      	str	r0, [sp, #4]
  4043fe:	9102      	str	r1, [sp, #8]
  404400:	9203      	str	r2, [sp, #12]
  404402:	4618      	mov	r0, r3
  404404:	4953      	ldr	r1, [pc, #332]	; (404554 <main+0x54c>)
  404406:	4632      	mov	r2, r6
  404408:	462b      	mov	r3, r5
  40440a:	4c4e      	ldr	r4, [pc, #312]	; (404544 <main+0x53c>)
  40440c:	47a0      	blx	r4
						status.row3, status.row2, status.row1, status.col3, status.col2, status.col1);
						
				switch(status.keypad)
  40440e:	4b4b      	ldr	r3, [pc, #300]	; (40453c <main+0x534>)
  404410:	7c1b      	ldrb	r3, [r3, #16]
  404412:	3b0e      	subs	r3, #14
  404414:	2b0f      	cmp	r3, #15
  404416:	f200 80be 	bhi.w	404596 <main+0x58e>
  40441a:	a201      	add	r2, pc, #4	; (adr r2, 404420 <main+0x418>)
  40441c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  404420:	004044df 	.word	0x004044df
  404424:	00404597 	.word	0x00404597
  404428:	00404597 	.word	0x00404597
  40442c:	00404597 	.word	0x00404597
  404430:	00404597 	.word	0x00404597
  404434:	00404597 	.word	0x00404597
  404438:	00404597 	.word	0x00404597
  40443c:	0040448b 	.word	0x0040448b
  404440:	00404509 	.word	0x00404509
  404444:	00404597 	.word	0x00404597
  404448:	00404597 	.word	0x00404597
  40444c:	004044b5 	.word	0x004044b5
  404450:	0040456d 	.word	0x0040456d
  404454:	00404597 	.word	0x00404597
  404458:	00404597 	.word	0x00404597
  40445c:	00404461 	.word	0x00404461
				{
					case KEYPAD_SW1:
						strcat(printStr,"Keypad SW1");
  404460:	f107 0308 	add.w	r3, r7, #8
  404464:	4618      	mov	r0, r3
  404466:	4b38      	ldr	r3, [pc, #224]	; (404548 <main+0x540>)
  404468:	4798      	blx	r3
  40446a:	4603      	mov	r3, r0
  40446c:	461a      	mov	r2, r3
  40446e:	f107 0308 	add.w	r3, r7, #8
  404472:	4413      	add	r3, r2
  404474:	4938      	ldr	r1, [pc, #224]	; (404558 <main+0x550>)
  404476:	461a      	mov	r2, r3
  404478:	460b      	mov	r3, r1
  40447a:	cb03      	ldmia	r3!, {r0, r1}
  40447c:	6010      	str	r0, [r2, #0]
  40447e:	6051      	str	r1, [r2, #4]
  404480:	8819      	ldrh	r1, [r3, #0]
  404482:	789b      	ldrb	r3, [r3, #2]
  404484:	8111      	strh	r1, [r2, #8]
  404486:	7293      	strb	r3, [r2, #10]
						break;
  404488:	e085      	b.n	404596 <main+0x58e>
					case KEYPAD_SW2:
						strcat(printStr,"Keypad SW2");
  40448a:	f107 0308 	add.w	r3, r7, #8
  40448e:	4618      	mov	r0, r3
  404490:	4b2d      	ldr	r3, [pc, #180]	; (404548 <main+0x540>)
  404492:	4798      	blx	r3
  404494:	4603      	mov	r3, r0
  404496:	461a      	mov	r2, r3
  404498:	f107 0308 	add.w	r3, r7, #8
  40449c:	4413      	add	r3, r2
  40449e:	492f      	ldr	r1, [pc, #188]	; (40455c <main+0x554>)
  4044a0:	461a      	mov	r2, r3
  4044a2:	460b      	mov	r3, r1
  4044a4:	cb03      	ldmia	r3!, {r0, r1}
  4044a6:	6010      	str	r0, [r2, #0]
  4044a8:	6051      	str	r1, [r2, #4]
  4044aa:	8819      	ldrh	r1, [r3, #0]
  4044ac:	789b      	ldrb	r3, [r3, #2]
  4044ae:	8111      	strh	r1, [r2, #8]
  4044b0:	7293      	strb	r3, [r2, #10]
						break;
  4044b2:	e070      	b.n	404596 <main+0x58e>
					case KEYPAD_SW3:
						strcat(printStr,"Keypad SW3");
  4044b4:	f107 0308 	add.w	r3, r7, #8
  4044b8:	4618      	mov	r0, r3
  4044ba:	4b23      	ldr	r3, [pc, #140]	; (404548 <main+0x540>)
  4044bc:	4798      	blx	r3
  4044be:	4603      	mov	r3, r0
  4044c0:	461a      	mov	r2, r3
  4044c2:	f107 0308 	add.w	r3, r7, #8
  4044c6:	4413      	add	r3, r2
  4044c8:	4925      	ldr	r1, [pc, #148]	; (404560 <main+0x558>)
  4044ca:	461a      	mov	r2, r3
  4044cc:	460b      	mov	r3, r1
  4044ce:	cb03      	ldmia	r3!, {r0, r1}
  4044d0:	6010      	str	r0, [r2, #0]
  4044d2:	6051      	str	r1, [r2, #4]
  4044d4:	8819      	ldrh	r1, [r3, #0]
  4044d6:	789b      	ldrb	r3, [r3, #2]
  4044d8:	8111      	strh	r1, [r2, #8]
  4044da:	7293      	strb	r3, [r2, #10]
						break;
  4044dc:	e05b      	b.n	404596 <main+0x58e>
					case KEYPAD_SW4:
						strcat(printStr,"Keypad SW4");
  4044de:	f107 0308 	add.w	r3, r7, #8
  4044e2:	4618      	mov	r0, r3
  4044e4:	4b18      	ldr	r3, [pc, #96]	; (404548 <main+0x540>)
  4044e6:	4798      	blx	r3
  4044e8:	4603      	mov	r3, r0
  4044ea:	461a      	mov	r2, r3
  4044ec:	f107 0308 	add.w	r3, r7, #8
  4044f0:	4413      	add	r3, r2
  4044f2:	491c      	ldr	r1, [pc, #112]	; (404564 <main+0x55c>)
  4044f4:	461a      	mov	r2, r3
  4044f6:	460b      	mov	r3, r1
  4044f8:	cb03      	ldmia	r3!, {r0, r1}
  4044fa:	6010      	str	r0, [r2, #0]
  4044fc:	6051      	str	r1, [r2, #4]
  4044fe:	8819      	ldrh	r1, [r3, #0]
  404500:	789b      	ldrb	r3, [r3, #2]
  404502:	8111      	strh	r1, [r2, #8]
  404504:	7293      	strb	r3, [r2, #10]
						break;
  404506:	e046      	b.n	404596 <main+0x58e>
					case KEYPAD_SW5:
						strcat(printStr,"Keypad SW5");
  404508:	f107 0308 	add.w	r3, r7, #8
  40450c:	4618      	mov	r0, r3
  40450e:	4b0e      	ldr	r3, [pc, #56]	; (404548 <main+0x540>)
  404510:	4798      	blx	r3
  404512:	4603      	mov	r3, r0
  404514:	461a      	mov	r2, r3
  404516:	f107 0308 	add.w	r3, r7, #8
  40451a:	4413      	add	r3, r2
  40451c:	4912      	ldr	r1, [pc, #72]	; (404568 <main+0x560>)
  40451e:	461a      	mov	r2, r3
  404520:	460b      	mov	r3, r1
  404522:	cb03      	ldmia	r3!, {r0, r1}
  404524:	6010      	str	r0, [r2, #0]
  404526:	6051      	str	r1, [r2, #4]
  404528:	8819      	ldrh	r1, [r3, #0]
  40452a:	789b      	ldrb	r3, [r3, #2]
  40452c:	8111      	strh	r1, [r2, #8]
  40452e:	7293      	strb	r3, [r2, #10]
						break;
  404530:	e031      	b.n	404596 <main+0x58e>
  404532:	bf00      	nop
  404534:	0040383d 	.word	0x0040383d
  404538:	004033a9 	.word	0x004033a9
  40453c:	204012e4 	.word	0x204012e4
  404540:	0040a6bc 	.word	0x0040a6bc
  404544:	00405011 	.word	0x00405011
  404548:	0040505d 	.word	0x0040505d
  40454c:	00403c9d 	.word	0x00403c9d
  404550:	0040388d 	.word	0x0040388d
  404554:	0040a6d8 	.word	0x0040a6d8
  404558:	0040a6f8 	.word	0x0040a6f8
  40455c:	0040a704 	.word	0x0040a704
  404560:	0040a710 	.word	0x0040a710
  404564:	0040a71c 	.word	0x0040a71c
  404568:	0040a728 	.word	0x0040a728
					case KEYPAD_SW6:
						strcat(printStr,"Keypad SW6");
  40456c:	f107 0308 	add.w	r3, r7, #8
  404570:	4618      	mov	r0, r3
  404572:	4bb8      	ldr	r3, [pc, #736]	; (404854 <main+0x84c>)
  404574:	4798      	blx	r3
  404576:	4603      	mov	r3, r0
  404578:	461a      	mov	r2, r3
  40457a:	f107 0308 	add.w	r3, r7, #8
  40457e:	4413      	add	r3, r2
  404580:	49b5      	ldr	r1, [pc, #724]	; (404858 <main+0x850>)
  404582:	461a      	mov	r2, r3
  404584:	460b      	mov	r3, r1
  404586:	cb03      	ldmia	r3!, {r0, r1}
  404588:	6010      	str	r0, [r2, #0]
  40458a:	6051      	str	r1, [r2, #4]
  40458c:	8819      	ldrh	r1, [r3, #0]
  40458e:	789b      	ldrb	r3, [r3, #2]
  404590:	8111      	strh	r1, [r2, #8]
  404592:	7293      	strb	r3, [r2, #10]
						break;
  404594:	bf00      	nop
				}
				strcat(printStr,"\r\n");
  404596:	f107 0308 	add.w	r3, r7, #8
  40459a:	4618      	mov	r0, r3
  40459c:	4bad      	ldr	r3, [pc, #692]	; (404854 <main+0x84c>)
  40459e:	4798      	blx	r3
  4045a0:	4603      	mov	r3, r0
  4045a2:	461a      	mov	r2, r3
  4045a4:	f107 0308 	add.w	r3, r7, #8
  4045a8:	4413      	add	r3, r2
  4045aa:	4aac      	ldr	r2, [pc, #688]	; (40485c <main+0x854>)
  4045ac:	8811      	ldrh	r1, [r2, #0]
  4045ae:	7892      	ldrb	r2, [r2, #2]
  4045b0:	8019      	strh	r1, [r3, #0]
  4045b2:	709a      	strb	r2, [r3, #2]
						
				func_transmit(printStr, strlen(printStr));
  4045b4:	f107 0308 	add.w	r3, r7, #8
  4045b8:	4618      	mov	r0, r3
  4045ba:	4ba6      	ldr	r3, [pc, #664]	; (404854 <main+0x84c>)
  4045bc:	4798      	blx	r3
  4045be:	4602      	mov	r2, r0
  4045c0:	f107 0308 	add.w	r3, r7, #8
  4045c4:	4618      	mov	r0, r3
  4045c6:	4611      	mov	r1, r2
  4045c8:	4ba5      	ldr	r3, [pc, #660]	; (404860 <main+0x858>)
  4045ca:	4798      	blx	r3
				
				status.last_col1 = status.col1;	
  4045cc:	4ba5      	ldr	r3, [pc, #660]	; (404864 <main+0x85c>)
  4045ce:	799a      	ldrb	r2, [r3, #6]
  4045d0:	4ba4      	ldr	r3, [pc, #656]	; (404864 <main+0x85c>)
  4045d2:	731a      	strb	r2, [r3, #12]
				status.last_col2 = status.col2;	
  4045d4:	4ba3      	ldr	r3, [pc, #652]	; (404864 <main+0x85c>)
  4045d6:	795a      	ldrb	r2, [r3, #5]
  4045d8:	4ba2      	ldr	r3, [pc, #648]	; (404864 <main+0x85c>)
  4045da:	72da      	strb	r2, [r3, #11]
				status.last_col3 = status.col3;
  4045dc:	4ba1      	ldr	r3, [pc, #644]	; (404864 <main+0x85c>)
  4045de:	791a      	ldrb	r2, [r3, #4]
  4045e0:	4ba0      	ldr	r3, [pc, #640]	; (404864 <main+0x85c>)
  4045e2:	729a      	strb	r2, [r3, #10]
				status.last_row1 = status.row1;	
  4045e4:	4b9f      	ldr	r3, [pc, #636]	; (404864 <main+0x85c>)
  4045e6:	7a5a      	ldrb	r2, [r3, #9]
  4045e8:	4b9e      	ldr	r3, [pc, #632]	; (404864 <main+0x85c>)
  4045ea:	73da      	strb	r2, [r3, #15]
				status.last_row2 = status.row2;	
  4045ec:	4b9d      	ldr	r3, [pc, #628]	; (404864 <main+0x85c>)
  4045ee:	7a1a      	ldrb	r2, [r3, #8]
  4045f0:	4b9c      	ldr	r3, [pc, #624]	; (404864 <main+0x85c>)
  4045f2:	739a      	strb	r2, [r3, #14]
				status.last_row3 = status.row3;	
  4045f4:	4b9b      	ldr	r3, [pc, #620]	; (404864 <main+0x85c>)
  4045f6:	79da      	ldrb	r2, [r3, #7]
  4045f8:	4b9a      	ldr	r3, [pc, #616]	; (404864 <main+0x85c>)
  4045fa:	735a      	strb	r2, [r3, #13]
				
			}
		
			if (usart_is_rx_ready(BOARD_USART)) {
  4045fc:	489a      	ldr	r0, [pc, #616]	; (404868 <main+0x860>)
  4045fe:	4b9b      	ldr	r3, [pc, #620]	; (40486c <main+0x864>)
  404600:	4798      	blx	r3
  404602:	4603      	mov	r3, r0
  404604:	2b00      	cmp	r3, #0
  404606:	f000 81ec 	beq.w	4049e2 <main+0x9da>
				usart_read(BOARD_USART, (uint32_t *)&rxByte);
  40460a:	f107 034b 	add.w	r3, r7, #75	; 0x4b
  40460e:	4896      	ldr	r0, [pc, #600]	; (404868 <main+0x860>)
  404610:	4619      	mov	r1, r3
  404612:	4b97      	ldr	r3, [pc, #604]	; (404870 <main+0x868>)
  404614:	4798      	blx	r3
				func_transmit(&rxByte, 1);
  404616:	f107 034b 	add.w	r3, r7, #75	; 0x4b
  40461a:	4618      	mov	r0, r3
  40461c:	2101      	movs	r1, #1
  40461e:	4b90      	ldr	r3, [pc, #576]	; (404860 <main+0x858>)
  404620:	4798      	blx	r3
				
				switch(rxByte)
  404622:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
  404626:	3b42      	subs	r3, #66	; 0x42
  404628:	2b31      	cmp	r3, #49	; 0x31
  40462a:	f200 81da 	bhi.w	4049e2 <main+0x9da>
  40462e:	a201      	add	r2, pc, #4	; (adr r2, 404634 <main+0x62c>)
  404630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  404634:	004047a5 	.word	0x004047a5
  404638:	004049e3 	.word	0x004049e3
  40463c:	004049e3 	.word	0x004049e3
  404640:	004049e3 	.word	0x004049e3
  404644:	004049e3 	.word	0x004049e3
  404648:	004049e3 	.word	0x004049e3
  40464c:	004048b9 	.word	0x004048b9
  404650:	004049e3 	.word	0x004049e3
  404654:	004049e3 	.word	0x004049e3
  404658:	004049e3 	.word	0x004049e3
  40465c:	00404735 	.word	0x00404735
  404660:	0040476d 	.word	0x0040476d
  404664:	004049e3 	.word	0x004049e3
  404668:	004049e3 	.word	0x004049e3
  40466c:	004046fd 	.word	0x004046fd
  404670:	004049e3 	.word	0x004049e3
  404674:	004049e3 	.word	0x004049e3
  404678:	004047fd 	.word	0x004047fd
  40467c:	004049e3 	.word	0x004049e3
  404680:	004049e3 	.word	0x004049e3
  404684:	004049e3 	.word	0x004049e3
  404688:	004049e3 	.word	0x004049e3
  40468c:	004049e3 	.word	0x004049e3
  404690:	004049e3 	.word	0x004049e3
  404694:	004049e3 	.word	0x004049e3
  404698:	004049e3 	.word	0x004049e3
  40469c:	004049e3 	.word	0x004049e3
  4046a0:	004049e3 	.word	0x004049e3
  4046a4:	004049e3 	.word	0x004049e3
  4046a8:	004049e3 	.word	0x004049e3
  4046ac:	004049e3 	.word	0x004049e3
  4046b0:	004049e3 	.word	0x004049e3
  4046b4:	004047a5 	.word	0x004047a5
  4046b8:	004049e3 	.word	0x004049e3
  4046bc:	004049e3 	.word	0x004049e3
  4046c0:	004049e3 	.word	0x004049e3
  4046c4:	004049e3 	.word	0x004049e3
  4046c8:	004049e3 	.word	0x004049e3
  4046cc:	004048b9 	.word	0x004048b9
  4046d0:	004049e3 	.word	0x004049e3
  4046d4:	004049e3 	.word	0x004049e3
  4046d8:	004049e3 	.word	0x004049e3
  4046dc:	00404735 	.word	0x00404735
  4046e0:	0040476d 	.word	0x0040476d
  4046e4:	004049e3 	.word	0x004049e3
  4046e8:	004049e3 	.word	0x004049e3
  4046ec:	004046fd 	.word	0x004046fd
  4046f0:	004049e3 	.word	0x004049e3
  4046f4:	004049e3 	.word	0x004049e3
  4046f8:	004047fd 	.word	0x004047fd
				{
					case 'P':
					case 'p':
						toggle(&controls.psupply_onn);
  4046fc:	485d      	ldr	r0, [pc, #372]	; (404874 <main+0x86c>)
  4046fe:	4b5e      	ldr	r3, [pc, #376]	; (404878 <main+0x870>)
  404700:	4798      	blx	r3
						sprintf(printStr,"PSUPPLY_ONn: %d\r\n", controls.psupply_onn);
  404702:	4b5c      	ldr	r3, [pc, #368]	; (404874 <main+0x86c>)
  404704:	781b      	ldrb	r3, [r3, #0]
  404706:	461a      	mov	r2, r3
  404708:	f107 0308 	add.w	r3, r7, #8
  40470c:	4618      	mov	r0, r3
  40470e:	495b      	ldr	r1, [pc, #364]	; (40487c <main+0x874>)
  404710:	4b5b      	ldr	r3, [pc, #364]	; (404880 <main+0x878>)
  404712:	4798      	blx	r3
						func_transmit(printStr, strlen(printStr));
  404714:	f107 0308 	add.w	r3, r7, #8
  404718:	4618      	mov	r0, r3
  40471a:	4b4e      	ldr	r3, [pc, #312]	; (404854 <main+0x84c>)
  40471c:	4798      	blx	r3
  40471e:	4602      	mov	r2, r0
  404720:	f107 0308 	add.w	r3, r7, #8
  404724:	4618      	mov	r0, r3
  404726:	4611      	mov	r1, r2
  404728:	4b4d      	ldr	r3, [pc, #308]	; (404860 <main+0x858>)
  40472a:	4798      	blx	r3
						ioport_toggle_pin_level(ECLAVE_PSUPPLY_ONn);
  40472c:	2002      	movs	r0, #2
  40472e:	4b55      	ldr	r3, [pc, #340]	; (404884 <main+0x87c>)
  404730:	4798      	blx	r3
						break;
  404732:	e156      	b.n	4049e2 <main+0x9da>
					case 'L':
					case 'l':
						toggle(&controls.ledoen);
  404734:	4854      	ldr	r0, [pc, #336]	; (404888 <main+0x880>)
  404736:	4b50      	ldr	r3, [pc, #320]	; (404878 <main+0x870>)
  404738:	4798      	blx	r3
						sprintf(printStr,"LEDOEn: %d\r\n", controls.ledoen);
  40473a:	4b4e      	ldr	r3, [pc, #312]	; (404874 <main+0x86c>)
  40473c:	785b      	ldrb	r3, [r3, #1]
  40473e:	461a      	mov	r2, r3
  404740:	f107 0308 	add.w	r3, r7, #8
  404744:	4618      	mov	r0, r3
  404746:	4951      	ldr	r1, [pc, #324]	; (40488c <main+0x884>)
  404748:	4b4d      	ldr	r3, [pc, #308]	; (404880 <main+0x878>)
  40474a:	4798      	blx	r3
						func_transmit(printStr, strlen(printStr));
  40474c:	f107 0308 	add.w	r3, r7, #8
  404750:	4618      	mov	r0, r3
  404752:	4b40      	ldr	r3, [pc, #256]	; (404854 <main+0x84c>)
  404754:	4798      	blx	r3
  404756:	4602      	mov	r2, r0
  404758:	f107 0308 	add.w	r3, r7, #8
  40475c:	4618      	mov	r0, r3
  40475e:	4611      	mov	r1, r2
  404760:	4b3f      	ldr	r3, [pc, #252]	; (404860 <main+0x858>)
  404762:	4798      	blx	r3
						ioport_toggle_pin_level(ECLAVE_LED_OEn);
  404764:	2001      	movs	r0, #1
  404766:	4b47      	ldr	r3, [pc, #284]	; (404884 <main+0x87c>)
  404768:	4798      	blx	r3
						break;
  40476a:	e13a      	b.n	4049e2 <main+0x9da>
					case 'M':
					case 'm':
						toggle(&controls.MFP);
  40476c:	4848      	ldr	r0, [pc, #288]	; (404890 <main+0x888>)
  40476e:	4b42      	ldr	r3, [pc, #264]	; (404878 <main+0x870>)
  404770:	4798      	blx	r3
						sprintf(printStr,"MFP: %d\r\n", controls.MFP);
  404772:	4b40      	ldr	r3, [pc, #256]	; (404874 <main+0x86c>)
  404774:	789b      	ldrb	r3, [r3, #2]
  404776:	461a      	mov	r2, r3
  404778:	f107 0308 	add.w	r3, r7, #8
  40477c:	4618      	mov	r0, r3
  40477e:	4945      	ldr	r1, [pc, #276]	; (404894 <main+0x88c>)
  404780:	4b3f      	ldr	r3, [pc, #252]	; (404880 <main+0x878>)
  404782:	4798      	blx	r3
						func_transmit(printStr, strlen(printStr));
  404784:	f107 0308 	add.w	r3, r7, #8
  404788:	4618      	mov	r0, r3
  40478a:	4b32      	ldr	r3, [pc, #200]	; (404854 <main+0x84c>)
  40478c:	4798      	blx	r3
  40478e:	4602      	mov	r2, r0
  404790:	f107 0308 	add.w	r3, r7, #8
  404794:	4618      	mov	r0, r3
  404796:	4611      	mov	r1, r2
  404798:	4b31      	ldr	r3, [pc, #196]	; (404860 <main+0x858>)
  40479a:	4798      	blx	r3
						ioport_toggle_pin_level(ECLAVE_MFP);
  40479c:	2000      	movs	r0, #0
  40479e:	4b39      	ldr	r3, [pc, #228]	; (404884 <main+0x87c>)
  4047a0:	4798      	blx	r3
						break;
  4047a2:	e11e      	b.n	4049e2 <main+0x9da>
					case 'B':
					case 'b':
						toggle(&controls.buzzer_enable);
  4047a4:	483c      	ldr	r0, [pc, #240]	; (404898 <main+0x890>)
  4047a6:	4b34      	ldr	r3, [pc, #208]	; (404878 <main+0x870>)
  4047a8:	4798      	blx	r3
						sprintf(printStr,"Buzzer: %d\r\n", controls.buzzer_enable);
  4047aa:	4b32      	ldr	r3, [pc, #200]	; (404874 <main+0x86c>)
  4047ac:	78db      	ldrb	r3, [r3, #3]
  4047ae:	461a      	mov	r2, r3
  4047b0:	f107 0308 	add.w	r3, r7, #8
  4047b4:	4618      	mov	r0, r3
  4047b6:	4939      	ldr	r1, [pc, #228]	; (40489c <main+0x894>)
  4047b8:	4b31      	ldr	r3, [pc, #196]	; (404880 <main+0x878>)
  4047ba:	4798      	blx	r3
						func_transmit(printStr, strlen(printStr));
  4047bc:	f107 0308 	add.w	r3, r7, #8
  4047c0:	4618      	mov	r0, r3
  4047c2:	4b24      	ldr	r3, [pc, #144]	; (404854 <main+0x84c>)
  4047c4:	4798      	blx	r3
  4047c6:	4602      	mov	r2, r0
  4047c8:	f107 0308 	add.w	r3, r7, #8
  4047cc:	4618      	mov	r0, r3
  4047ce:	4611      	mov	r1, r2
  4047d0:	4b23      	ldr	r3, [pc, #140]	; (404860 <main+0x858>)
  4047d2:	4798      	blx	r3
						
						if (controls.buzzer_enable)
  4047d4:	4b27      	ldr	r3, [pc, #156]	; (404874 <main+0x86c>)
  4047d6:	78db      	ldrb	r3, [r3, #3]
  4047d8:	2b00      	cmp	r3, #0
  4047da:	d00a      	beq.n	4047f2 <main+0x7ea>
						{
							controls.buzzer_count = 0;
  4047dc:	4b25      	ldr	r3, [pc, #148]	; (404874 <main+0x86c>)
  4047de:	2200      	movs	r2, #0
  4047e0:	80da      	strh	r2, [r3, #6]
							controls.buzzer_cycle = CYCLE_ON;
  4047e2:	4b24      	ldr	r3, [pc, #144]	; (404874 <main+0x86c>)
  4047e4:	2201      	movs	r2, #1
  4047e6:	711a      	strb	r2, [r3, #4]
							pwm_channel_enable(PWM0, PIN_PWM_LED0_CHANNEL);
  4047e8:	482d      	ldr	r0, [pc, #180]	; (4048a0 <main+0x898>)
  4047ea:	2100      	movs	r1, #0
  4047ec:	4b2d      	ldr	r3, [pc, #180]	; (4048a4 <main+0x89c>)
  4047ee:	4798      	blx	r3
						}
						else
						{
							pwm_channel_disable(PWM0, PIN_PWM_LED0_CHANNEL);
						}
						break;
  4047f0:	e0f7      	b.n	4049e2 <main+0x9da>
							controls.buzzer_cycle = CYCLE_ON;
							pwm_channel_enable(PWM0, PIN_PWM_LED0_CHANNEL);
						}
						else
						{
							pwm_channel_disable(PWM0, PIN_PWM_LED0_CHANNEL);
  4047f2:	482b      	ldr	r0, [pc, #172]	; (4048a0 <main+0x898>)
  4047f4:	2100      	movs	r1, #0
  4047f6:	4b2c      	ldr	r3, [pc, #176]	; (4048a8 <main+0x8a0>)
  4047f8:	4798      	blx	r3
						}
						break;
  4047fa:	e0f2      	b.n	4049e2 <main+0x9da>
					case 'S':
					case 's':
						toggle(&controls.solenoid_enable);
  4047fc:	482b      	ldr	r0, [pc, #172]	; (4048ac <main+0x8a4>)
  4047fe:	4b1e      	ldr	r3, [pc, #120]	; (404878 <main+0x870>)
  404800:	4798      	blx	r3
						sprintf(printStr,"Solenoid: %d\r\n", controls.solenoid_enable);
  404802:	4b1c      	ldr	r3, [pc, #112]	; (404874 <main+0x86c>)
  404804:	7a1b      	ldrb	r3, [r3, #8]
  404806:	461a      	mov	r2, r3
  404808:	f107 0308 	add.w	r3, r7, #8
  40480c:	4618      	mov	r0, r3
  40480e:	4928      	ldr	r1, [pc, #160]	; (4048b0 <main+0x8a8>)
  404810:	4b1b      	ldr	r3, [pc, #108]	; (404880 <main+0x878>)
  404812:	4798      	blx	r3
						func_transmit(printStr, strlen(printStr));
  404814:	f107 0308 	add.w	r3, r7, #8
  404818:	4618      	mov	r0, r3
  40481a:	4b0e      	ldr	r3, [pc, #56]	; (404854 <main+0x84c>)
  40481c:	4798      	blx	r3
  40481e:	4602      	mov	r2, r0
  404820:	f107 0308 	add.w	r3, r7, #8
  404824:	4618      	mov	r0, r3
  404826:	4611      	mov	r1, r2
  404828:	4b0d      	ldr	r3, [pc, #52]	; (404860 <main+0x858>)
  40482a:	4798      	blx	r3
						
						if (controls.solenoid_enable)
  40482c:	4b11      	ldr	r3, [pc, #68]	; (404874 <main+0x86c>)
  40482e:	7a1b      	ldrb	r3, [r3, #8]
  404830:	2b00      	cmp	r3, #0
  404832:	d00a      	beq.n	40484a <main+0x842>
						{
							controls.solenoid_count = 0;
  404834:	4b0f      	ldr	r3, [pc, #60]	; (404874 <main+0x86c>)
  404836:	2200      	movs	r2, #0
  404838:	815a      	strh	r2, [r3, #10]
							controls.solenoid_cycle = CYCLE_ON;
  40483a:	4b0e      	ldr	r3, [pc, #56]	; (404874 <main+0x86c>)
  40483c:	2201      	movs	r2, #1
  40483e:	725a      	strb	r2, [r3, #9]
							ioport_set_pin_level(ECLAVE_SOLENOID, IOPORT_PIN_LEVEL_HIGH);
  404840:	2015      	movs	r0, #21
  404842:	2101      	movs	r1, #1
  404844:	4b1b      	ldr	r3, [pc, #108]	; (4048b4 <main+0x8ac>)
  404846:	4798      	blx	r3
						}
						else
						{
							ioport_set_pin_level(ECLAVE_SOLENOID, IOPORT_PIN_LEVEL_LOW);
						}
						break;
  404848:	e0cb      	b.n	4049e2 <main+0x9da>
							controls.solenoid_cycle = CYCLE_ON;
							ioport_set_pin_level(ECLAVE_SOLENOID, IOPORT_PIN_LEVEL_HIGH);
						}
						else
						{
							ioport_set_pin_level(ECLAVE_SOLENOID, IOPORT_PIN_LEVEL_LOW);
  40484a:	2015      	movs	r0, #21
  40484c:	2100      	movs	r1, #0
  40484e:	4b19      	ldr	r3, [pc, #100]	; (4048b4 <main+0x8ac>)
  404850:	4798      	blx	r3
						}
						break;
  404852:	e0c6      	b.n	4049e2 <main+0x9da>
  404854:	0040505d 	.word	0x0040505d
  404858:	0040a734 	.word	0x0040a734
  40485c:	0040a740 	.word	0x0040a740
  404860:	00403c9d 	.word	0x00403c9d
  404864:	204012e4 	.word	0x204012e4
  404868:	40024000 	.word	0x40024000
  40486c:	004022b5 	.word	0x004022b5
  404870:	00402311 	.word	0x00402311
  404874:	20400b00 	.word	0x20400b00
  404878:	00403869 	.word	0x00403869
  40487c:	0040a744 	.word	0x0040a744
  404880:	00405011 	.word	0x00405011
  404884:	004033f9 	.word	0x004033f9
  404888:	20400b01 	.word	0x20400b01
  40488c:	0040a758 	.word	0x0040a758
  404890:	20400b02 	.word	0x20400b02
  404894:	0040a768 	.word	0x0040a768
  404898:	20400b03 	.word	0x20400b03
  40489c:	0040a774 	.word	0x0040a774
  4048a0:	40020000 	.word	0x40020000
  4048a4:	00401b81 	.word	0x00401b81
  4048a8:	00401ba5 	.word	0x00401ba5
  4048ac:	20400b08 	.word	0x20400b08
  4048b0:	0040a784 	.word	0x0040a784
  4048b4:	0040333d 	.word	0x0040333d
					case 'H':
					case 'h':
						sprintf(printStr,"HELP MENU\r\n");
  4048b8:	f107 0308 	add.w	r3, r7, #8
  4048bc:	4aac      	ldr	r2, [pc, #688]	; (404b70 <main+0xb68>)
  4048be:	ca07      	ldmia	r2, {r0, r1, r2}
  4048c0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
						func_transmit(printStr, strlen(printStr));
  4048c4:	f107 0308 	add.w	r3, r7, #8
  4048c8:	4618      	mov	r0, r3
  4048ca:	4baa      	ldr	r3, [pc, #680]	; (404b74 <main+0xb6c>)
  4048cc:	4798      	blx	r3
  4048ce:	4602      	mov	r2, r0
  4048d0:	f107 0308 	add.w	r3, r7, #8
  4048d4:	4618      	mov	r0, r3
  4048d6:	4611      	mov	r1, r2
  4048d8:	4ba7      	ldr	r3, [pc, #668]	; (404b78 <main+0xb70>)
  4048da:	4798      	blx	r3
						sprintf(printStr,"P - Toggle PSUPPLY_ONn\r\n");
  4048dc:	f107 0308 	add.w	r3, r7, #8
  4048e0:	4aa6      	ldr	r2, [pc, #664]	; (404b7c <main+0xb74>)
  4048e2:	461c      	mov	r4, r3
  4048e4:	4615      	mov	r5, r2
  4048e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4048e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4048ea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  4048ee:	c403      	stmia	r4!, {r0, r1}
  4048f0:	7022      	strb	r2, [r4, #0]
						func_transmit(printStr, strlen(printStr));
  4048f2:	f107 0308 	add.w	r3, r7, #8
  4048f6:	4618      	mov	r0, r3
  4048f8:	4b9e      	ldr	r3, [pc, #632]	; (404b74 <main+0xb6c>)
  4048fa:	4798      	blx	r3
  4048fc:	4602      	mov	r2, r0
  4048fe:	f107 0308 	add.w	r3, r7, #8
  404902:	4618      	mov	r0, r3
  404904:	4611      	mov	r1, r2
  404906:	4b9c      	ldr	r3, [pc, #624]	; (404b78 <main+0xb70>)
  404908:	4798      	blx	r3
						sprintf(printStr,"L - Toggle LEDOEn\r\n");
  40490a:	f107 0308 	add.w	r3, r7, #8
  40490e:	4a9c      	ldr	r2, [pc, #624]	; (404b80 <main+0xb78>)
  404910:	461c      	mov	r4, r3
  404912:	4615      	mov	r5, r2
  404914:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  404916:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  404918:	682b      	ldr	r3, [r5, #0]
  40491a:	6023      	str	r3, [r4, #0]
						func_transmit(printStr, strlen(printStr));
  40491c:	f107 0308 	add.w	r3, r7, #8
  404920:	4618      	mov	r0, r3
  404922:	4b94      	ldr	r3, [pc, #592]	; (404b74 <main+0xb6c>)
  404924:	4798      	blx	r3
  404926:	4602      	mov	r2, r0
  404928:	f107 0308 	add.w	r3, r7, #8
  40492c:	4618      	mov	r0, r3
  40492e:	4611      	mov	r1, r2
  404930:	4b91      	ldr	r3, [pc, #580]	; (404b78 <main+0xb70>)
  404932:	4798      	blx	r3
						sprintf(printStr,"M - Toggle MFP\r\n");
  404934:	f107 0308 	add.w	r3, r7, #8
  404938:	4a92      	ldr	r2, [pc, #584]	; (404b84 <main+0xb7c>)
  40493a:	461c      	mov	r4, r3
  40493c:	4615      	mov	r5, r2
  40493e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  404940:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  404942:	682b      	ldr	r3, [r5, #0]
  404944:	7023      	strb	r3, [r4, #0]
						func_transmit(printStr, strlen(printStr));
  404946:	f107 0308 	add.w	r3, r7, #8
  40494a:	4618      	mov	r0, r3
  40494c:	4b89      	ldr	r3, [pc, #548]	; (404b74 <main+0xb6c>)
  40494e:	4798      	blx	r3
  404950:	4602      	mov	r2, r0
  404952:	f107 0308 	add.w	r3, r7, #8
  404956:	4618      	mov	r0, r3
  404958:	4611      	mov	r1, r2
  40495a:	4b87      	ldr	r3, [pc, #540]	; (404b78 <main+0xb70>)
  40495c:	4798      	blx	r3
						sprintf(printStr,"B - Toggle buzzer\r\n");
  40495e:	f107 0308 	add.w	r3, r7, #8
  404962:	4a89      	ldr	r2, [pc, #548]	; (404b88 <main+0xb80>)
  404964:	461c      	mov	r4, r3
  404966:	4615      	mov	r5, r2
  404968:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40496a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40496c:	682b      	ldr	r3, [r5, #0]
  40496e:	6023      	str	r3, [r4, #0]
						func_transmit(printStr, strlen(printStr));
  404970:	f107 0308 	add.w	r3, r7, #8
  404974:	4618      	mov	r0, r3
  404976:	4b7f      	ldr	r3, [pc, #508]	; (404b74 <main+0xb6c>)
  404978:	4798      	blx	r3
  40497a:	4602      	mov	r2, r0
  40497c:	f107 0308 	add.w	r3, r7, #8
  404980:	4618      	mov	r0, r3
  404982:	4611      	mov	r1, r2
  404984:	4b7c      	ldr	r3, [pc, #496]	; (404b78 <main+0xb70>)
  404986:	4798      	blx	r3
						sprintf(printStr,"S - Toggle solenoid\r\n");
  404988:	f107 0308 	add.w	r3, r7, #8
  40498c:	4a7f      	ldr	r2, [pc, #508]	; (404b8c <main+0xb84>)
  40498e:	461c      	mov	r4, r3
  404990:	4615      	mov	r5, r2
  404992:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  404994:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  404996:	e895 0003 	ldmia.w	r5, {r0, r1}
  40499a:	6020      	str	r0, [r4, #0]
  40499c:	3404      	adds	r4, #4
  40499e:	8021      	strh	r1, [r4, #0]
						func_transmit(printStr, strlen(printStr));
  4049a0:	f107 0308 	add.w	r3, r7, #8
  4049a4:	4618      	mov	r0, r3
  4049a6:	4b73      	ldr	r3, [pc, #460]	; (404b74 <main+0xb6c>)
  4049a8:	4798      	blx	r3
  4049aa:	4602      	mov	r2, r0
  4049ac:	f107 0308 	add.w	r3, r7, #8
  4049b0:	4618      	mov	r0, r3
  4049b2:	4611      	mov	r1, r2
  4049b4:	4b70      	ldr	r3, [pc, #448]	; (404b78 <main+0xb70>)
  4049b6:	4798      	blx	r3
						sprintf(printStr,"H - This menu\r\n");
  4049b8:	f107 0308 	add.w	r3, r7, #8
  4049bc:	4a74      	ldr	r2, [pc, #464]	; (404b90 <main+0xb88>)
  4049be:	461c      	mov	r4, r3
  4049c0:	4613      	mov	r3, r2
  4049c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4049c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
						func_transmit(printStr, strlen(printStr));
  4049c8:	f107 0308 	add.w	r3, r7, #8
  4049cc:	4618      	mov	r0, r3
  4049ce:	4b69      	ldr	r3, [pc, #420]	; (404b74 <main+0xb6c>)
  4049d0:	4798      	blx	r3
  4049d2:	4602      	mov	r2, r0
  4049d4:	f107 0308 	add.w	r3, r7, #8
  4049d8:	4618      	mov	r0, r3
  4049da:	4611      	mov	r1, r2
  4049dc:	4b66      	ldr	r3, [pc, #408]	; (404b78 <main+0xb70>)
  4049de:	4798      	blx	r3
						break;
  4049e0:	bf00      	nop
		/* Test the debug LED */
		ioport_toggle_pin_level(EXAMPLE_LED_GPIO);


		/* Test the debug usart rx and tx */
		for (i=0; i<70; i++) //7 seconds
  4049e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  4049e4:	3301      	adds	r3, #1
  4049e6:	66fb      	str	r3, [r7, #108]	; 0x6c
  4049e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  4049ea:	2b45      	cmp	r3, #69	; 0x45
  4049ec:	f67f ac8c 	bls.w	404308 <main+0x300>
				}
			}
		}

		/* Test the scrolling blue LED display */
		for (charCount = 0; charCount < 7; charCount++)
  4049f0:	2300      	movs	r3, #0
  4049f2:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
  4049f6:	e05c      	b.n	404ab2 <main+0xaaa>
		{
			unsigned char temp;
			temp = (*(cmdPtrArray[displayState]+charCount));
  4049f8:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
  4049fc:	4a65      	ldr	r2, [pc, #404]	; (404b94 <main+0xb8c>)
  4049fe:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  404a02:	f897 306a 	ldrb.w	r3, [r7, #106]	; 0x6a
  404a06:	4413      	add	r3, r2
  404a08:	781b      	ldrb	r3, [r3, #0]
  404a0a:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
			putchar(temp);
  404a0e:	4b62      	ldr	r3, [pc, #392]	; (404b98 <main+0xb90>)
  404a10:	681b      	ldr	r3, [r3, #0]
  404a12:	689b      	ldr	r3, [r3, #8]
  404a14:	689a      	ldr	r2, [r3, #8]
  404a16:	3a01      	subs	r2, #1
  404a18:	609a      	str	r2, [r3, #8]
  404a1a:	689b      	ldr	r3, [r3, #8]
  404a1c:	2b00      	cmp	r3, #0
  404a1e:	da36      	bge.n	404a8e <main+0xa86>
  404a20:	4b5d      	ldr	r3, [pc, #372]	; (404b98 <main+0xb90>)
  404a22:	681b      	ldr	r3, [r3, #0]
  404a24:	689b      	ldr	r3, [r3, #8]
  404a26:	689a      	ldr	r2, [r3, #8]
  404a28:	4b5b      	ldr	r3, [pc, #364]	; (404b98 <main+0xb90>)
  404a2a:	681b      	ldr	r3, [r3, #0]
  404a2c:	689b      	ldr	r3, [r3, #8]
  404a2e:	699b      	ldr	r3, [r3, #24]
  404a30:	429a      	cmp	r2, r3
  404a32:	db1f      	blt.n	404a74 <main+0xa6c>
  404a34:	4b58      	ldr	r3, [pc, #352]	; (404b98 <main+0xb90>)
  404a36:	681b      	ldr	r3, [r3, #0]
  404a38:	689b      	ldr	r3, [r3, #8]
  404a3a:	681b      	ldr	r3, [r3, #0]
  404a3c:	f897 2059 	ldrb.w	r2, [r7, #89]	; 0x59
  404a40:	701a      	strb	r2, [r3, #0]
  404a42:	4b55      	ldr	r3, [pc, #340]	; (404b98 <main+0xb90>)
  404a44:	681b      	ldr	r3, [r3, #0]
  404a46:	689b      	ldr	r3, [r3, #8]
  404a48:	681b      	ldr	r3, [r3, #0]
  404a4a:	781b      	ldrb	r3, [r3, #0]
  404a4c:	2b0a      	cmp	r3, #10
  404a4e:	d006      	beq.n	404a5e <main+0xa56>
  404a50:	4b51      	ldr	r3, [pc, #324]	; (404b98 <main+0xb90>)
  404a52:	681b      	ldr	r3, [r3, #0]
  404a54:	689b      	ldr	r3, [r3, #8]
  404a56:	681a      	ldr	r2, [r3, #0]
  404a58:	3201      	adds	r2, #1
  404a5a:	601a      	str	r2, [r3, #0]
  404a5c:	e024      	b.n	404aa8 <main+0xaa0>
  404a5e:	4b4e      	ldr	r3, [pc, #312]	; (404b98 <main+0xb90>)
  404a60:	681a      	ldr	r2, [r3, #0]
  404a62:	4b4d      	ldr	r3, [pc, #308]	; (404b98 <main+0xb90>)
  404a64:	681b      	ldr	r3, [r3, #0]
  404a66:	689b      	ldr	r3, [r3, #8]
  404a68:	4610      	mov	r0, r2
  404a6a:	210a      	movs	r1, #10
  404a6c:	461a      	mov	r2, r3
  404a6e:	4b4b      	ldr	r3, [pc, #300]	; (404b9c <main+0xb94>)
  404a70:	4798      	blx	r3
  404a72:	e019      	b.n	404aa8 <main+0xaa0>
  404a74:	4b48      	ldr	r3, [pc, #288]	; (404b98 <main+0xb90>)
  404a76:	6819      	ldr	r1, [r3, #0]
  404a78:	f897 2059 	ldrb.w	r2, [r7, #89]	; 0x59
  404a7c:	4b46      	ldr	r3, [pc, #280]	; (404b98 <main+0xb90>)
  404a7e:	681b      	ldr	r3, [r3, #0]
  404a80:	689b      	ldr	r3, [r3, #8]
  404a82:	4608      	mov	r0, r1
  404a84:	4611      	mov	r1, r2
  404a86:	461a      	mov	r2, r3
  404a88:	4b44      	ldr	r3, [pc, #272]	; (404b9c <main+0xb94>)
  404a8a:	4798      	blx	r3
  404a8c:	e00c      	b.n	404aa8 <main+0xaa0>
  404a8e:	4b42      	ldr	r3, [pc, #264]	; (404b98 <main+0xb90>)
  404a90:	681b      	ldr	r3, [r3, #0]
  404a92:	689b      	ldr	r3, [r3, #8]
  404a94:	681b      	ldr	r3, [r3, #0]
  404a96:	f897 2059 	ldrb.w	r2, [r7, #89]	; 0x59
  404a9a:	701a      	strb	r2, [r3, #0]
  404a9c:	4b3e      	ldr	r3, [pc, #248]	; (404b98 <main+0xb90>)
  404a9e:	681b      	ldr	r3, [r3, #0]
  404aa0:	689b      	ldr	r3, [r3, #8]
  404aa2:	681a      	ldr	r2, [r3, #0]
  404aa4:	3201      	adds	r2, #1
  404aa6:	601a      	str	r2, [r3, #0]
				}
			}
		}

		/* Test the scrolling blue LED display */
		for (charCount = 0; charCount < 7; charCount++)
  404aa8:	f897 306a 	ldrb.w	r3, [r7, #106]	; 0x6a
  404aac:	3301      	adds	r3, #1
  404aae:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
  404ab2:	f897 306a 	ldrb.w	r3, [r7, #106]	; 0x6a
  404ab6:	2b06      	cmp	r3, #6
  404ab8:	d99e      	bls.n	4049f8 <main+0x9f0>
			putchar(temp);
		}
		
		/* Test the debug port */

		switch (displayState)
  404aba:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
  404abe:	2b08      	cmp	r3, #8
  404ac0:	f200 8085 	bhi.w	404bce <main+0xbc6>
  404ac4:	a201      	add	r2, pc, #4	; (adr r2, 404acc <main+0xac4>)
  404ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  404aca:	bf00      	nop
  404acc:	00404af1 	.word	0x00404af1
  404ad0:	00404b01 	.word	0x00404b01
  404ad4:	00404b11 	.word	0x00404b11
  404ad8:	00404b25 	.word	0x00404b25
  404adc:	00404b35 	.word	0x00404b35
  404ae0:	00404b45 	.word	0x00404b45
  404ae4:	00404b53 	.word	0x00404b53
  404ae8:	00404b61 	.word	0x00404b61
  404aec:	00404bc1 	.word	0x00404bc1
		{
			case IDX_READY:
				sprintf(txBuf, "Ready\r\n");
  404af0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
  404af4:	4a2a      	ldr	r2, [pc, #168]	; (404ba0 <main+0xb98>)
  404af6:	e892 0003 	ldmia.w	r2, {r0, r1}
  404afa:	e883 0003 	stmia.w	r3, {r0, r1}
				break;
  404afe:	e066      	b.n	404bce <main+0xbc6>
			case IDX_CLEAN:
				sprintf(txBuf, "Clean\r\n");
  404b00:	f107 034c 	add.w	r3, r7, #76	; 0x4c
  404b04:	4a27      	ldr	r2, [pc, #156]	; (404ba4 <main+0xb9c>)
  404b06:	e892 0003 	ldmia.w	r2, {r0, r1}
  404b0a:	e883 0003 	stmia.w	r3, {r0, r1}
				break;
  404b0e:	e05e      	b.n	404bce <main+0xbc6>
			case IDX_CLEANING:
				sprintf(txBuf, "Cleaning\r\n");
  404b10:	4a25      	ldr	r2, [pc, #148]	; (404ba8 <main+0xba0>)
  404b12:	f107 034c 	add.w	r3, r7, #76	; 0x4c
  404b16:	ca07      	ldmia	r2, {r0, r1, r2}
  404b18:	c303      	stmia	r3!, {r0, r1}
  404b1a:	801a      	strh	r2, [r3, #0]
  404b1c:	3302      	adds	r3, #2
  404b1e:	0c12      	lsrs	r2, r2, #16
  404b20:	701a      	strb	r2, [r3, #0]
				break;
  404b22:	e054      	b.n	404bce <main+0xbc6>
			case IDX_DIRTY:
				sprintf(txBuf, "Dirty\r\n");
  404b24:	f107 034c 	add.w	r3, r7, #76	; 0x4c
  404b28:	4a20      	ldr	r2, [pc, #128]	; (404bac <main+0xba4>)
  404b2a:	e892 0003 	ldmia.w	r2, {r0, r1}
  404b2e:	e883 0003 	stmia.w	r3, {r0, r1}
				break;
  404b32:	e04c      	b.n	404bce <main+0xbc6>
			case IDX_ERROR:
				sprintf(txBuf, "Error\r\n");
  404b34:	f107 034c 	add.w	r3, r7, #76	; 0x4c
  404b38:	4a1d      	ldr	r2, [pc, #116]	; (404bb0 <main+0xba8>)
  404b3a:	e892 0003 	ldmia.w	r2, {r0, r1}
  404b3e:	e883 0003 	stmia.w	r3, {r0, r1}
				break;
  404b42:	e044      	b.n	404bce <main+0xbc6>
			case IDX_SHELF1:
				sprintf(txBuf, "Shelf1\r\n");
  404b44:	f107 034c 	add.w	r3, r7, #76	; 0x4c
  404b48:	4a1a      	ldr	r2, [pc, #104]	; (404bb4 <main+0xbac>)
  404b4a:	ca07      	ldmia	r2, {r0, r1, r2}
  404b4c:	c303      	stmia	r3!, {r0, r1}
  404b4e:	701a      	strb	r2, [r3, #0]
				break;
  404b50:	e03d      	b.n	404bce <main+0xbc6>
			case IDX_SHELF2:
				sprintf(txBuf, "Shelf2\r\n");
  404b52:	f107 034c 	add.w	r3, r7, #76	; 0x4c
  404b56:	4a18      	ldr	r2, [pc, #96]	; (404bb8 <main+0xbb0>)
  404b58:	ca07      	ldmia	r2, {r0, r1, r2}
  404b5a:	c303      	stmia	r3!, {r0, r1}
  404b5c:	701a      	strb	r2, [r3, #0]
				break;
  404b5e:	e036      	b.n	404bce <main+0xbc6>
			case IDX_SHELF3:
				sprintf(txBuf, "Shelf3\r\n");
  404b60:	f107 034c 	add.w	r3, r7, #76	; 0x4c
  404b64:	4a15      	ldr	r2, [pc, #84]	; (404bbc <main+0xbb4>)
  404b66:	ca07      	ldmia	r2, {r0, r1, r2}
  404b68:	c303      	stmia	r3!, {r0, r1}
  404b6a:	701a      	strb	r2, [r3, #0]
				break;
  404b6c:	e02f      	b.n	404bce <main+0xbc6>
  404b6e:	bf00      	nop
  404b70:	0040a794 	.word	0x0040a794
  404b74:	0040505d 	.word	0x0040505d
  404b78:	00403c9d 	.word	0x00403c9d
  404b7c:	0040a7a0 	.word	0x0040a7a0
  404b80:	0040a7bc 	.word	0x0040a7bc
  404b84:	0040a7d0 	.word	0x0040a7d0
  404b88:	0040a7e4 	.word	0x0040a7e4
  404b8c:	0040a7f8 	.word	0x0040a7f8
  404b90:	0040a810 	.word	0x0040a810
  404b94:	2040005c 	.word	0x2040005c
  404b98:	204004b8 	.word	0x204004b8
  404b9c:	004065c9 	.word	0x004065c9
  404ba0:	0040a820 	.word	0x0040a820
  404ba4:	0040a828 	.word	0x0040a828
  404ba8:	0040a894 	.word	0x0040a894
  404bac:	0040a830 	.word	0x0040a830
  404bb0:	0040a838 	.word	0x0040a838
  404bb4:	0040a840 	.word	0x0040a840
  404bb8:	0040a84c 	.word	0x0040a84c
  404bbc:	0040a858 	.word	0x0040a858
			case IDX_SHELF4:
				sprintf(txBuf, "Shelf4\r\n");
  404bc0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
  404bc4:	4a68      	ldr	r2, [pc, #416]	; (404d68 <main+0xd60>)
  404bc6:	ca07      	ldmia	r2, {r0, r1, r2}
  404bc8:	c303      	stmia	r3!, {r0, r1}
  404bca:	701a      	strb	r2, [r3, #0]
				break;
  404bcc:	bf00      	nop
		}
		
		func_transmit(txBuf, strlen(txBuf));
  404bce:	f107 034c 	add.w	r3, r7, #76	; 0x4c
  404bd2:	4618      	mov	r0, r3
  404bd4:	4b65      	ldr	r3, [pc, #404]	; (404d6c <main+0xd64>)
  404bd6:	4798      	blx	r3
  404bd8:	4602      	mov	r2, r0
  404bda:	f107 034c 	add.w	r3, r7, #76	; 0x4c
  404bde:	4618      	mov	r0, r3
  404be0:	4611      	mov	r1, r2
  404be2:	4b63      	ldr	r3, [pc, #396]	; (404d70 <main+0xd68>)
  404be4:	4798      	blx	r3


		if ((++displayState) > 8)
  404be6:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
  404bea:	3301      	adds	r3, #1
  404bec:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
  404bf0:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
  404bf4:	2b08      	cmp	r3, #8
  404bf6:	d902      	bls.n	404bfe <main+0xbf6>
		{
			displayState = 0;
  404bf8:	2300      	movs	r3, #0
  404bfa:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
		
		/*
		 * Read Bluesense lines
		 */
		
		afec_channel_enable(AFEC1, AFEC_CHANNEL_9);
  404bfe:	485d      	ldr	r0, [pc, #372]	; (404d74 <main+0xd6c>)
  404c00:	2109      	movs	r1, #9
  404c02:	4b5d      	ldr	r3, [pc, #372]	; (404d78 <main+0xd70>)
  404c04:	4798      	blx	r3
		afec_start_software_conversion(AFEC1);
  404c06:	485b      	ldr	r0, [pc, #364]	; (404d74 <main+0xd6c>)
  404c08:	4b5c      	ldr	r3, [pc, #368]	; (404d7c <main+0xd74>)
  404c0a:	4798      	blx	r3
		is_conversion_done = false;
  404c0c:	4b5c      	ldr	r3, [pc, #368]	; (404d80 <main+0xd78>)
  404c0e:	2200      	movs	r2, #0
  404c10:	701a      	strb	r2, [r3, #0]
		while (is_conversion_done == false);
  404c12:	bf00      	nop
  404c14:	4b5a      	ldr	r3, [pc, #360]	; (404d80 <main+0xd78>)
  404c16:	781b      	ldrb	r3, [r3, #0]
  404c18:	b2db      	uxtb	r3, r3
  404c1a:	f083 0301 	eor.w	r3, r3, #1
  404c1e:	b2db      	uxtb	r3, r3
  404c20:	2b00      	cmp	r3, #0
  404c22:	d1f7      	bne.n	404c14 <main+0xc0c>
		g_ul_value[0] = g_afec1_sample_data;
  404c24:	4b57      	ldr	r3, [pc, #348]	; (404d84 <main+0xd7c>)
  404c26:	681b      	ldr	r3, [r3, #0]
  404c28:	4a57      	ldr	r2, [pc, #348]	; (404d88 <main+0xd80>)
  404c2a:	6013      	str	r3, [r2, #0]
		afec_channel_disable(AFEC1, AFEC_CHANNEL_9);
  404c2c:	4851      	ldr	r0, [pc, #324]	; (404d74 <main+0xd6c>)
  404c2e:	2109      	movs	r1, #9
  404c30:	4b56      	ldr	r3, [pc, #344]	; (404d8c <main+0xd84>)
  404c32:	4798      	blx	r3

		afec_channel_enable(AFEC0, AFEC_CHANNEL_4);
  404c34:	4856      	ldr	r0, [pc, #344]	; (404d90 <main+0xd88>)
  404c36:	2104      	movs	r1, #4
  404c38:	4b4f      	ldr	r3, [pc, #316]	; (404d78 <main+0xd70>)
  404c3a:	4798      	blx	r3
		afec_start_software_conversion(AFEC0);
  404c3c:	4854      	ldr	r0, [pc, #336]	; (404d90 <main+0xd88>)
  404c3e:	4b4f      	ldr	r3, [pc, #316]	; (404d7c <main+0xd74>)
  404c40:	4798      	blx	r3
		is_conversion_done = false;
  404c42:	4b4f      	ldr	r3, [pc, #316]	; (404d80 <main+0xd78>)
  404c44:	2200      	movs	r2, #0
  404c46:	701a      	strb	r2, [r3, #0]
		while (is_conversion_done == false);
  404c48:	bf00      	nop
  404c4a:	4b4d      	ldr	r3, [pc, #308]	; (404d80 <main+0xd78>)
  404c4c:	781b      	ldrb	r3, [r3, #0]
  404c4e:	b2db      	uxtb	r3, r3
  404c50:	f083 0301 	eor.w	r3, r3, #1
  404c54:	b2db      	uxtb	r3, r3
  404c56:	2b00      	cmp	r3, #0
  404c58:	d1f7      	bne.n	404c4a <main+0xc42>
		g_ul_value[1] = g_afec0_sample_data;
  404c5a:	4b4e      	ldr	r3, [pc, #312]	; (404d94 <main+0xd8c>)
  404c5c:	681b      	ldr	r3, [r3, #0]
  404c5e:	4a4a      	ldr	r2, [pc, #296]	; (404d88 <main+0xd80>)
  404c60:	6053      	str	r3, [r2, #4]
		afec_channel_disable(AFEC0, AFEC_CHANNEL_4);
  404c62:	484b      	ldr	r0, [pc, #300]	; (404d90 <main+0xd88>)
  404c64:	2104      	movs	r1, #4
  404c66:	4b49      	ldr	r3, [pc, #292]	; (404d8c <main+0xd84>)
  404c68:	4798      	blx	r3

		afec_channel_enable(AFEC1, AFEC_CHANNEL_4);
  404c6a:	4842      	ldr	r0, [pc, #264]	; (404d74 <main+0xd6c>)
  404c6c:	2104      	movs	r1, #4
  404c6e:	4b42      	ldr	r3, [pc, #264]	; (404d78 <main+0xd70>)
  404c70:	4798      	blx	r3
		afec_start_software_conversion(AFEC1);
  404c72:	4840      	ldr	r0, [pc, #256]	; (404d74 <main+0xd6c>)
  404c74:	4b41      	ldr	r3, [pc, #260]	; (404d7c <main+0xd74>)
  404c76:	4798      	blx	r3
		is_conversion_done = false;
  404c78:	4b41      	ldr	r3, [pc, #260]	; (404d80 <main+0xd78>)
  404c7a:	2200      	movs	r2, #0
  404c7c:	701a      	strb	r2, [r3, #0]
		while (is_conversion_done == false);
  404c7e:	bf00      	nop
  404c80:	4b3f      	ldr	r3, [pc, #252]	; (404d80 <main+0xd78>)
  404c82:	781b      	ldrb	r3, [r3, #0]
  404c84:	b2db      	uxtb	r3, r3
  404c86:	f083 0301 	eor.w	r3, r3, #1
  404c8a:	b2db      	uxtb	r3, r3
  404c8c:	2b00      	cmp	r3, #0
  404c8e:	d1f7      	bne.n	404c80 <main+0xc78>
		g_ul_value[2] = g_afec1_sample_data;
  404c90:	4b3c      	ldr	r3, [pc, #240]	; (404d84 <main+0xd7c>)
  404c92:	681b      	ldr	r3, [r3, #0]
  404c94:	4a3c      	ldr	r2, [pc, #240]	; (404d88 <main+0xd80>)
  404c96:	6093      	str	r3, [r2, #8]
		afec_channel_disable(AFEC1, AFEC_CHANNEL_4);
  404c98:	4836      	ldr	r0, [pc, #216]	; (404d74 <main+0xd6c>)
  404c9a:	2104      	movs	r1, #4
  404c9c:	4b3b      	ldr	r3, [pc, #236]	; (404d8c <main+0xd84>)
  404c9e:	4798      	blx	r3

		afec_channel_enable(AFEC1, AFEC_CHANNEL_5);
  404ca0:	4834      	ldr	r0, [pc, #208]	; (404d74 <main+0xd6c>)
  404ca2:	2105      	movs	r1, #5
  404ca4:	4b34      	ldr	r3, [pc, #208]	; (404d78 <main+0xd70>)
  404ca6:	4798      	blx	r3
		afec_start_software_conversion(AFEC1);
  404ca8:	4832      	ldr	r0, [pc, #200]	; (404d74 <main+0xd6c>)
  404caa:	4b34      	ldr	r3, [pc, #208]	; (404d7c <main+0xd74>)
  404cac:	4798      	blx	r3
		is_conversion_done = false;
  404cae:	4b34      	ldr	r3, [pc, #208]	; (404d80 <main+0xd78>)
  404cb0:	2200      	movs	r2, #0
  404cb2:	701a      	strb	r2, [r3, #0]
		while (is_conversion_done == false);
  404cb4:	bf00      	nop
  404cb6:	4b32      	ldr	r3, [pc, #200]	; (404d80 <main+0xd78>)
  404cb8:	781b      	ldrb	r3, [r3, #0]
  404cba:	b2db      	uxtb	r3, r3
  404cbc:	f083 0301 	eor.w	r3, r3, #1
  404cc0:	b2db      	uxtb	r3, r3
  404cc2:	2b00      	cmp	r3, #0
  404cc4:	d1f7      	bne.n	404cb6 <main+0xcae>
		g_ul_value[3] = g_afec1_sample_data;
  404cc6:	4b2f      	ldr	r3, [pc, #188]	; (404d84 <main+0xd7c>)
  404cc8:	681b      	ldr	r3, [r3, #0]
  404cca:	4a2f      	ldr	r2, [pc, #188]	; (404d88 <main+0xd80>)
  404ccc:	60d3      	str	r3, [r2, #12]
		afec_channel_disable(AFEC1, AFEC_CHANNEL_5);
  404cce:	4829      	ldr	r0, [pc, #164]	; (404d74 <main+0xd6c>)
  404cd0:	2105      	movs	r1, #5
  404cd2:	4b2e      	ldr	r3, [pc, #184]	; (404d8c <main+0xd84>)
  404cd4:	4798      	blx	r3

		if ((g_ul_value[0] != g_ul_last_value[0]) ||
  404cd6:	4b2c      	ldr	r3, [pc, #176]	; (404d88 <main+0xd80>)
  404cd8:	681a      	ldr	r2, [r3, #0]
  404cda:	4b2f      	ldr	r3, [pc, #188]	; (404d98 <main+0xd90>)
  404cdc:	681b      	ldr	r3, [r3, #0]
  404cde:	429a      	cmp	r2, r3
  404ce0:	d111      	bne.n	404d06 <main+0xcfe>
			(g_ul_value[1] != g_ul_last_value[1]) ||
  404ce2:	4b29      	ldr	r3, [pc, #164]	; (404d88 <main+0xd80>)
  404ce4:	685a      	ldr	r2, [r3, #4]
  404ce6:	4b2c      	ldr	r3, [pc, #176]	; (404d98 <main+0xd90>)
  404ce8:	685b      	ldr	r3, [r3, #4]
		is_conversion_done = false;
		while (is_conversion_done == false);
		g_ul_value[3] = g_afec1_sample_data;
		afec_channel_disable(AFEC1, AFEC_CHANNEL_5);

		if ((g_ul_value[0] != g_ul_last_value[0]) ||
  404cea:	429a      	cmp	r2, r3
  404cec:	d10b      	bne.n	404d06 <main+0xcfe>
			(g_ul_value[1] != g_ul_last_value[1]) ||
			(g_ul_value[2] != g_ul_last_value[2]) ||
  404cee:	4b26      	ldr	r3, [pc, #152]	; (404d88 <main+0xd80>)
  404cf0:	689a      	ldr	r2, [r3, #8]
  404cf2:	4b29      	ldr	r3, [pc, #164]	; (404d98 <main+0xd90>)
  404cf4:	689b      	ldr	r3, [r3, #8]
		while (is_conversion_done == false);
		g_ul_value[3] = g_afec1_sample_data;
		afec_channel_disable(AFEC1, AFEC_CHANNEL_5);

		if ((g_ul_value[0] != g_ul_last_value[0]) ||
			(g_ul_value[1] != g_ul_last_value[1]) ||
  404cf6:	429a      	cmp	r2, r3
  404cf8:	d105      	bne.n	404d06 <main+0xcfe>
			(g_ul_value[2] != g_ul_last_value[2]) ||
			(g_ul_value[3] != g_ul_last_value[3]))
  404cfa:	4b23      	ldr	r3, [pc, #140]	; (404d88 <main+0xd80>)
  404cfc:	68da      	ldr	r2, [r3, #12]
  404cfe:	4b26      	ldr	r3, [pc, #152]	; (404d98 <main+0xd90>)
  404d00:	68db      	ldr	r3, [r3, #12]
		g_ul_value[3] = g_afec1_sample_data;
		afec_channel_disable(AFEC1, AFEC_CHANNEL_5);

		if ((g_ul_value[0] != g_ul_last_value[0]) ||
			(g_ul_value[1] != g_ul_last_value[1]) ||
			(g_ul_value[2] != g_ul_last_value[2]) ||
  404d02:	429a      	cmp	r2, r3
  404d04:	d02d      	beq.n	404d62 <main+0xd5a>
			(g_ul_value[3] != g_ul_last_value[3]))
		{
			sprintf(printStr,"ch0: %x ch1: %x ch2: %x ch3: %x\r\n", g_ul_value[0], g_ul_value[1], g_ul_value[2], g_ul_value[3]);
  404d06:	4b20      	ldr	r3, [pc, #128]	; (404d88 <main+0xd80>)
  404d08:	681d      	ldr	r5, [r3, #0]
  404d0a:	4b1f      	ldr	r3, [pc, #124]	; (404d88 <main+0xd80>)
  404d0c:	685c      	ldr	r4, [r3, #4]
  404d0e:	4b1e      	ldr	r3, [pc, #120]	; (404d88 <main+0xd80>)
  404d10:	689a      	ldr	r2, [r3, #8]
  404d12:	4b1d      	ldr	r3, [pc, #116]	; (404d88 <main+0xd80>)
  404d14:	68db      	ldr	r3, [r3, #12]
  404d16:	f107 0108 	add.w	r1, r7, #8
  404d1a:	9200      	str	r2, [sp, #0]
  404d1c:	9301      	str	r3, [sp, #4]
  404d1e:	4608      	mov	r0, r1
  404d20:	491e      	ldr	r1, [pc, #120]	; (404d9c <main+0xd94>)
  404d22:	462a      	mov	r2, r5
  404d24:	4623      	mov	r3, r4
  404d26:	4c1e      	ldr	r4, [pc, #120]	; (404da0 <main+0xd98>)
  404d28:	47a0      	blx	r4
			func_transmit(printStr, strlen(printStr));
  404d2a:	f107 0308 	add.w	r3, r7, #8
  404d2e:	4618      	mov	r0, r3
  404d30:	4b0e      	ldr	r3, [pc, #56]	; (404d6c <main+0xd64>)
  404d32:	4798      	blx	r3
  404d34:	4602      	mov	r2, r0
  404d36:	f107 0308 	add.w	r3, r7, #8
  404d3a:	4618      	mov	r0, r3
  404d3c:	4611      	mov	r1, r2
  404d3e:	4b0c      	ldr	r3, [pc, #48]	; (404d70 <main+0xd68>)
  404d40:	4798      	blx	r3
			g_ul_last_value[0] = g_ul_value[0];
  404d42:	4b11      	ldr	r3, [pc, #68]	; (404d88 <main+0xd80>)
  404d44:	681b      	ldr	r3, [r3, #0]
  404d46:	4a14      	ldr	r2, [pc, #80]	; (404d98 <main+0xd90>)
  404d48:	6013      	str	r3, [r2, #0]
			g_ul_last_value[1] = g_ul_value[1];
  404d4a:	4b0f      	ldr	r3, [pc, #60]	; (404d88 <main+0xd80>)
  404d4c:	685b      	ldr	r3, [r3, #4]
  404d4e:	4a12      	ldr	r2, [pc, #72]	; (404d98 <main+0xd90>)
  404d50:	6053      	str	r3, [r2, #4]
			g_ul_last_value[2] = g_ul_value[2];
  404d52:	4b0d      	ldr	r3, [pc, #52]	; (404d88 <main+0xd80>)
  404d54:	689b      	ldr	r3, [r3, #8]
  404d56:	4a10      	ldr	r2, [pc, #64]	; (404d98 <main+0xd90>)
  404d58:	6093      	str	r3, [r2, #8]
			g_ul_last_value[3] = g_ul_value[3];
  404d5a:	4b0b      	ldr	r3, [pc, #44]	; (404d88 <main+0xd80>)
  404d5c:	68db      	ldr	r3, [r3, #12]
  404d5e:	4a0e      	ldr	r2, [pc, #56]	; (404d98 <main+0xd90>)
  404d60:	60d3      	str	r3, [r2, #12]
		}
		
		
	}//while
  404d62:	f7ff ba93 	b.w	40428c <main+0x284>
  404d66:	bf00      	nop
  404d68:	0040a864 	.word	0x0040a864
  404d6c:	0040505d 	.word	0x0040505d
  404d70:	00403c9d 	.word	0x00403c9d
  404d74:	40064000 	.word	0x40064000
  404d78:	00403131 	.word	0x00403131
  404d7c:	00403119 	.word	0x00403119
  404d80:	204009a4 	.word	0x204009a4
  404d84:	20400abc 	.word	0x20400abc
  404d88:	204009a8 	.word	0x204009a8
  404d8c:	00403179 	.word	0x00403179
  404d90:	4003c000 	.word	0x4003c000
  404d94:	204012f8 	.word	0x204012f8
  404d98:	204009b8 	.word	0x204009b8
  404d9c:	0040a870 	.word	0x0040a870
  404da0:	00405011 	.word	0x00405011

00404da4 <__libc_init_array>:
  404da4:	b570      	push	{r4, r5, r6, lr}
  404da6:	4e0f      	ldr	r6, [pc, #60]	; (404de4 <__libc_init_array+0x40>)
  404da8:	4d0f      	ldr	r5, [pc, #60]	; (404de8 <__libc_init_array+0x44>)
  404daa:	1b76      	subs	r6, r6, r5
  404dac:	10b6      	asrs	r6, r6, #2
  404dae:	bf18      	it	ne
  404db0:	2400      	movne	r4, #0
  404db2:	d005      	beq.n	404dc0 <__libc_init_array+0x1c>
  404db4:	3401      	adds	r4, #1
  404db6:	f855 3b04 	ldr.w	r3, [r5], #4
  404dba:	4798      	blx	r3
  404dbc:	42a6      	cmp	r6, r4
  404dbe:	d1f9      	bne.n	404db4 <__libc_init_array+0x10>
  404dc0:	4e0a      	ldr	r6, [pc, #40]	; (404dec <__libc_init_array+0x48>)
  404dc2:	f005 fe35 	bl	40aa30 <_init>
  404dc6:	4d0a      	ldr	r5, [pc, #40]	; (404df0 <__libc_init_array+0x4c>)
  404dc8:	1b76      	subs	r6, r6, r5
  404dca:	10b6      	asrs	r6, r6, #2
  404dcc:	bf18      	it	ne
  404dce:	2400      	movne	r4, #0
  404dd0:	d006      	beq.n	404de0 <__libc_init_array+0x3c>
  404dd2:	3401      	adds	r4, #1
  404dd4:	f855 3b04 	ldr.w	r3, [r5], #4
  404dd8:	4798      	blx	r3
  404dda:	42a6      	cmp	r6, r4
  404ddc:	d1f9      	bne.n	404dd2 <__libc_init_array+0x2e>
  404dde:	bd70      	pop	{r4, r5, r6, pc}
  404de0:	bd70      	pop	{r4, r5, r6, pc}
  404de2:	bf00      	nop
  404de4:	0040aa3c 	.word	0x0040aa3c
  404de8:	0040aa3c 	.word	0x0040aa3c
  404dec:	0040aa44 	.word	0x0040aa44
  404df0:	0040aa3c 	.word	0x0040aa3c

00404df4 <memset>:
  404df4:	0783      	lsls	r3, r0, #30
  404df6:	b470      	push	{r4, r5, r6}
  404df8:	d049      	beq.n	404e8e <memset+0x9a>
  404dfa:	1e54      	subs	r4, r2, #1
  404dfc:	2a00      	cmp	r2, #0
  404dfe:	d044      	beq.n	404e8a <memset+0x96>
  404e00:	b2cd      	uxtb	r5, r1
  404e02:	4603      	mov	r3, r0
  404e04:	e002      	b.n	404e0c <memset+0x18>
  404e06:	2c00      	cmp	r4, #0
  404e08:	d03f      	beq.n	404e8a <memset+0x96>
  404e0a:	4614      	mov	r4, r2
  404e0c:	f803 5b01 	strb.w	r5, [r3], #1
  404e10:	f013 0f03 	tst.w	r3, #3
  404e14:	f104 32ff 	add.w	r2, r4, #4294967295
  404e18:	d1f5      	bne.n	404e06 <memset+0x12>
  404e1a:	2c03      	cmp	r4, #3
  404e1c:	d92e      	bls.n	404e7c <memset+0x88>
  404e1e:	b2cd      	uxtb	r5, r1
  404e20:	2c0f      	cmp	r4, #15
  404e22:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  404e26:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404e2a:	d919      	bls.n	404e60 <memset+0x6c>
  404e2c:	f103 0210 	add.w	r2, r3, #16
  404e30:	4626      	mov	r6, r4
  404e32:	3e10      	subs	r6, #16
  404e34:	f842 5c10 	str.w	r5, [r2, #-16]
  404e38:	f842 5c0c 	str.w	r5, [r2, #-12]
  404e3c:	3210      	adds	r2, #16
  404e3e:	2e0f      	cmp	r6, #15
  404e40:	f842 5c18 	str.w	r5, [r2, #-24]
  404e44:	f842 5c14 	str.w	r5, [r2, #-20]
  404e48:	d8f3      	bhi.n	404e32 <memset+0x3e>
  404e4a:	f1a4 0210 	sub.w	r2, r4, #16
  404e4e:	f004 040f 	and.w	r4, r4, #15
  404e52:	f022 020f 	bic.w	r2, r2, #15
  404e56:	2c03      	cmp	r4, #3
  404e58:	f102 0210 	add.w	r2, r2, #16
  404e5c:	4413      	add	r3, r2
  404e5e:	d90d      	bls.n	404e7c <memset+0x88>
  404e60:	461e      	mov	r6, r3
  404e62:	4622      	mov	r2, r4
  404e64:	3a04      	subs	r2, #4
  404e66:	f846 5b04 	str.w	r5, [r6], #4
  404e6a:	2a03      	cmp	r2, #3
  404e6c:	d8fa      	bhi.n	404e64 <memset+0x70>
  404e6e:	1f22      	subs	r2, r4, #4
  404e70:	f004 0403 	and.w	r4, r4, #3
  404e74:	f022 0203 	bic.w	r2, r2, #3
  404e78:	3204      	adds	r2, #4
  404e7a:	4413      	add	r3, r2
  404e7c:	b12c      	cbz	r4, 404e8a <memset+0x96>
  404e7e:	b2c9      	uxtb	r1, r1
  404e80:	441c      	add	r4, r3
  404e82:	f803 1b01 	strb.w	r1, [r3], #1
  404e86:	42a3      	cmp	r3, r4
  404e88:	d1fb      	bne.n	404e82 <memset+0x8e>
  404e8a:	bc70      	pop	{r4, r5, r6}
  404e8c:	4770      	bx	lr
  404e8e:	4614      	mov	r4, r2
  404e90:	4603      	mov	r3, r0
  404e92:	e7c2      	b.n	404e1a <memset+0x26>

00404e94 <_puts_r>:
  404e94:	b5f0      	push	{r4, r5, r6, r7, lr}
  404e96:	4604      	mov	r4, r0
  404e98:	b089      	sub	sp, #36	; 0x24
  404e9a:	4608      	mov	r0, r1
  404e9c:	460d      	mov	r5, r1
  404e9e:	f000 f8dd 	bl	40505c <strlen>
  404ea2:	68a3      	ldr	r3, [r4, #8]
  404ea4:	2701      	movs	r7, #1
  404ea6:	2102      	movs	r1, #2
  404ea8:	899a      	ldrh	r2, [r3, #12]
  404eaa:	ae04      	add	r6, sp, #16
  404eac:	eb00 0c07 	add.w	ip, r0, r7
  404eb0:	f8df e03c 	ldr.w	lr, [pc, #60]	; 404ef0 <_puts_r+0x5c>
  404eb4:	9102      	str	r1, [sp, #8]
  404eb6:	0491      	lsls	r1, r2, #18
  404eb8:	9504      	str	r5, [sp, #16]
  404eba:	9005      	str	r0, [sp, #20]
  404ebc:	f8cd c00c 	str.w	ip, [sp, #12]
  404ec0:	f8cd e018 	str.w	lr, [sp, #24]
  404ec4:	9707      	str	r7, [sp, #28]
  404ec6:	9601      	str	r6, [sp, #4]
  404ec8:	d406      	bmi.n	404ed8 <_puts_r+0x44>
  404eca:	6e59      	ldr	r1, [r3, #100]	; 0x64
  404ecc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404ed0:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  404ed4:	819a      	strh	r2, [r3, #12]
  404ed6:	6659      	str	r1, [r3, #100]	; 0x64
  404ed8:	4620      	mov	r0, r4
  404eda:	4619      	mov	r1, r3
  404edc:	aa01      	add	r2, sp, #4
  404ede:	f002 fed3 	bl	407c88 <__sfvwrite_r>
  404ee2:	2800      	cmp	r0, #0
  404ee4:	bf14      	ite	ne
  404ee6:	f04f 30ff 	movne.w	r0, #4294967295
  404eea:	200a      	moveq	r0, #10
  404eec:	b009      	add	sp, #36	; 0x24
  404eee:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404ef0:	0040a8a8 	.word	0x0040a8a8

00404ef4 <puts>:
  404ef4:	4b02      	ldr	r3, [pc, #8]	; (404f00 <puts+0xc>)
  404ef6:	4601      	mov	r1, r0
  404ef8:	6818      	ldr	r0, [r3, #0]
  404efa:	f7ff bfcb 	b.w	404e94 <_puts_r>
  404efe:	bf00      	nop
  404f00:	204004b8 	.word	0x204004b8

00404f04 <setbuf>:
  404f04:	2900      	cmp	r1, #0
  404f06:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404f0a:	bf0c      	ite	eq
  404f0c:	2202      	moveq	r2, #2
  404f0e:	2200      	movne	r2, #0
  404f10:	f000 b800 	b.w	404f14 <setvbuf>

00404f14 <setvbuf>:
  404f14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404f18:	4e3b      	ldr	r6, [pc, #236]	; (405008 <setvbuf+0xf4>)
  404f1a:	4604      	mov	r4, r0
  404f1c:	460d      	mov	r5, r1
  404f1e:	4690      	mov	r8, r2
  404f20:	6837      	ldr	r7, [r6, #0]
  404f22:	461e      	mov	r6, r3
  404f24:	b117      	cbz	r7, 404f2c <setvbuf+0x18>
  404f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  404f28:	2b00      	cmp	r3, #0
  404f2a:	d03f      	beq.n	404fac <setvbuf+0x98>
  404f2c:	f1b8 0f02 	cmp.w	r8, #2
  404f30:	d832      	bhi.n	404f98 <setvbuf+0x84>
  404f32:	ea5f 79d6 	movs.w	r9, r6, lsr #31
  404f36:	d12f      	bne.n	404f98 <setvbuf+0x84>
  404f38:	4621      	mov	r1, r4
  404f3a:	4638      	mov	r0, r7
  404f3c:	f002 fcc4 	bl	4078c8 <_fflush_r>
  404f40:	89a1      	ldrh	r1, [r4, #12]
  404f42:	f8c4 9004 	str.w	r9, [r4, #4]
  404f46:	060b      	lsls	r3, r1, #24
  404f48:	f8c4 9018 	str.w	r9, [r4, #24]
  404f4c:	d428      	bmi.n	404fa0 <setvbuf+0x8c>
  404f4e:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  404f52:	f1b8 0f02 	cmp.w	r8, #2
  404f56:	b289      	uxth	r1, r1
  404f58:	81a1      	strh	r1, [r4, #12]
  404f5a:	d02b      	beq.n	404fb4 <setvbuf+0xa0>
  404f5c:	2d00      	cmp	r5, #0
  404f5e:	d037      	beq.n	404fd0 <setvbuf+0xbc>
  404f60:	f1b8 0f01 	cmp.w	r8, #1
  404f64:	d012      	beq.n	404f8c <setvbuf+0x78>
  404f66:	b289      	uxth	r1, r1
  404f68:	4b28      	ldr	r3, [pc, #160]	; (40500c <setvbuf+0xf8>)
  404f6a:	f001 0008 	and.w	r0, r1, #8
  404f6e:	63fb      	str	r3, [r7, #60]	; 0x3c
  404f70:	6025      	str	r5, [r4, #0]
  404f72:	b280      	uxth	r0, r0
  404f74:	6125      	str	r5, [r4, #16]
  404f76:	6166      	str	r6, [r4, #20]
  404f78:	b180      	cbz	r0, 404f9c <setvbuf+0x88>
  404f7a:	f011 0f03 	tst.w	r1, #3
  404f7e:	f04f 0000 	mov.w	r0, #0
  404f82:	bf18      	it	ne
  404f84:	4606      	movne	r6, r0
  404f86:	60a6      	str	r6, [r4, #8]
  404f88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404f8c:	f041 0101 	orr.w	r1, r1, #1
  404f90:	4273      	negs	r3, r6
  404f92:	81a1      	strh	r1, [r4, #12]
  404f94:	61a3      	str	r3, [r4, #24]
  404f96:	e7e6      	b.n	404f66 <setvbuf+0x52>
  404f98:	f04f 30ff 	mov.w	r0, #4294967295
  404f9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404fa0:	6921      	ldr	r1, [r4, #16]
  404fa2:	4638      	mov	r0, r7
  404fa4:	f002 fd98 	bl	407ad8 <_free_r>
  404fa8:	89a1      	ldrh	r1, [r4, #12]
  404faa:	e7d0      	b.n	404f4e <setvbuf+0x3a>
  404fac:	4638      	mov	r0, r7
  404fae:	f002 fd25 	bl	4079fc <__sinit>
  404fb2:	e7bb      	b.n	404f2c <setvbuf+0x18>
  404fb4:	2000      	movs	r0, #0
  404fb6:	f104 0343 	add.w	r3, r4, #67	; 0x43
  404fba:	f041 0102 	orr.w	r1, r1, #2
  404fbe:	2500      	movs	r5, #0
  404fc0:	2201      	movs	r2, #1
  404fc2:	81a1      	strh	r1, [r4, #12]
  404fc4:	60a5      	str	r5, [r4, #8]
  404fc6:	6023      	str	r3, [r4, #0]
  404fc8:	6123      	str	r3, [r4, #16]
  404fca:	6162      	str	r2, [r4, #20]
  404fcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404fd0:	2e00      	cmp	r6, #0
  404fd2:	bf08      	it	eq
  404fd4:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  404fd8:	4630      	mov	r0, r6
  404fda:	f003 f885 	bl	4080e8 <malloc>
  404fde:	4605      	mov	r5, r0
  404fe0:	b128      	cbz	r0, 404fee <setvbuf+0xda>
  404fe2:	89a1      	ldrh	r1, [r4, #12]
  404fe4:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  404fe8:	b289      	uxth	r1, r1
  404fea:	81a1      	strh	r1, [r4, #12]
  404fec:	e7b8      	b.n	404f60 <setvbuf+0x4c>
  404fee:	f44f 6080 	mov.w	r0, #1024	; 0x400
  404ff2:	f003 f879 	bl	4080e8 <malloc>
  404ff6:	4605      	mov	r5, r0
  404ff8:	b918      	cbnz	r0, 405002 <setvbuf+0xee>
  404ffa:	89a1      	ldrh	r1, [r4, #12]
  404ffc:	f04f 30ff 	mov.w	r0, #4294967295
  405000:	e7d9      	b.n	404fb6 <setvbuf+0xa2>
  405002:	f44f 6680 	mov.w	r6, #1024	; 0x400
  405006:	e7ec      	b.n	404fe2 <setvbuf+0xce>
  405008:	204004b8 	.word	0x204004b8
  40500c:	004078f5 	.word	0x004078f5

00405010 <sprintf>:
  405010:	b40e      	push	{r1, r2, r3}
  405012:	b5f0      	push	{r4, r5, r6, r7, lr}
  405014:	b09c      	sub	sp, #112	; 0x70
  405016:	4b10      	ldr	r3, [pc, #64]	; (405058 <sprintf+0x48>)
  405018:	4606      	mov	r6, r0
  40501a:	f44f 7e02 	mov.w	lr, #520	; 0x208
  40501e:	ac21      	add	r4, sp, #132	; 0x84
  405020:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  405024:	f64f 77ff 	movw	r7, #65535	; 0xffff
  405028:	6818      	ldr	r0, [r3, #0]
  40502a:	f854 2b04 	ldr.w	r2, [r4], #4
  40502e:	a902      	add	r1, sp, #8
  405030:	9602      	str	r6, [sp, #8]
  405032:	4623      	mov	r3, r4
  405034:	9606      	str	r6, [sp, #24]
  405036:	9401      	str	r4, [sp, #4]
  405038:	f8ad e014 	strh.w	lr, [sp, #20]
  40503c:	9504      	str	r5, [sp, #16]
  40503e:	9507      	str	r5, [sp, #28]
  405040:	f8ad 7016 	strh.w	r7, [sp, #22]
  405044:	f000 f838 	bl	4050b8 <_svfprintf_r>
  405048:	9b02      	ldr	r3, [sp, #8]
  40504a:	2200      	movs	r2, #0
  40504c:	701a      	strb	r2, [r3, #0]
  40504e:	b01c      	add	sp, #112	; 0x70
  405050:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  405054:	b003      	add	sp, #12
  405056:	4770      	bx	lr
  405058:	204004b8 	.word	0x204004b8

0040505c <strlen>:
  40505c:	f020 0103 	bic.w	r1, r0, #3
  405060:	f010 0003 	ands.w	r0, r0, #3
  405064:	f1c0 0000 	rsb	r0, r0, #0
  405068:	f851 3b04 	ldr.w	r3, [r1], #4
  40506c:	f100 0c04 	add.w	ip, r0, #4
  405070:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  405074:	f06f 0200 	mvn.w	r2, #0
  405078:	bf1c      	itt	ne
  40507a:	fa22 f20c 	lsrne.w	r2, r2, ip
  40507e:	4313      	orrne	r3, r2
  405080:	f04f 0c01 	mov.w	ip, #1
  405084:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  405088:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40508c:	eba3 020c 	sub.w	r2, r3, ip
  405090:	ea22 0203 	bic.w	r2, r2, r3
  405094:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  405098:	bf04      	itt	eq
  40509a:	f851 3b04 	ldreq.w	r3, [r1], #4
  40509e:	3004      	addeq	r0, #4
  4050a0:	d0f4      	beq.n	40508c <strlen+0x30>
  4050a2:	f1c2 0100 	rsb	r1, r2, #0
  4050a6:	ea02 0201 	and.w	r2, r2, r1
  4050aa:	fab2 f282 	clz	r2, r2
  4050ae:	f1c2 021f 	rsb	r2, r2, #31
  4050b2:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4050b6:	4770      	bx	lr

004050b8 <_svfprintf_r>:
  4050b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4050bc:	b0c1      	sub	sp, #260	; 0x104
  4050be:	4689      	mov	r9, r1
  4050c0:	9208      	str	r2, [sp, #32]
  4050c2:	930c      	str	r3, [sp, #48]	; 0x30
  4050c4:	9009      	str	r0, [sp, #36]	; 0x24
  4050c6:	f002 ff99 	bl	407ffc <_localeconv_r>
  4050ca:	6803      	ldr	r3, [r0, #0]
  4050cc:	4618      	mov	r0, r3
  4050ce:	9316      	str	r3, [sp, #88]	; 0x58
  4050d0:	f7ff ffc4 	bl	40505c <strlen>
  4050d4:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  4050d8:	9017      	str	r0, [sp, #92]	; 0x5c
  4050da:	061d      	lsls	r5, r3, #24
  4050dc:	d504      	bpl.n	4050e8 <_svfprintf_r+0x30>
  4050de:	f8d9 3010 	ldr.w	r3, [r9, #16]
  4050e2:	2b00      	cmp	r3, #0
  4050e4:	f001 8080 	beq.w	4061e8 <_svfprintf_r+0x1130>
  4050e8:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4050ec:	2300      	movs	r3, #0
  4050ee:	46c3      	mov	fp, r8
  4050f0:	9313      	str	r3, [sp, #76]	; 0x4c
  4050f2:	9314      	str	r3, [sp, #80]	; 0x50
  4050f4:	9312      	str	r3, [sp, #72]	; 0x48
  4050f6:	9315      	str	r3, [sp, #84]	; 0x54
  4050f8:	9319      	str	r3, [sp, #100]	; 0x64
  4050fa:	930a      	str	r3, [sp, #40]	; 0x28
  4050fc:	9325      	str	r3, [sp, #148]	; 0x94
  4050fe:	9324      	str	r3, [sp, #144]	; 0x90
  405100:	f8cd 808c 	str.w	r8, [sp, #140]	; 0x8c
  405104:	9a08      	ldr	r2, [sp, #32]
  405106:	7813      	ldrb	r3, [r2, #0]
  405108:	2b25      	cmp	r3, #37	; 0x25
  40510a:	f000 80a6 	beq.w	40525a <_svfprintf_r+0x1a2>
  40510e:	b90b      	cbnz	r3, 405114 <_svfprintf_r+0x5c>
  405110:	e0a3      	b.n	40525a <_svfprintf_r+0x1a2>
  405112:	b11b      	cbz	r3, 40511c <_svfprintf_r+0x64>
  405114:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  405118:	2b25      	cmp	r3, #37	; 0x25
  40511a:	d1fa      	bne.n	405112 <_svfprintf_r+0x5a>
  40511c:	9908      	ldr	r1, [sp, #32]
  40511e:	4614      	mov	r4, r2
  405120:	1a55      	subs	r5, r2, r1
  405122:	d010      	beq.n	405146 <_svfprintf_r+0x8e>
  405124:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405126:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405128:	3301      	adds	r3, #1
  40512a:	f8cb 1000 	str.w	r1, [fp]
  40512e:	442a      	add	r2, r5
  405130:	f8cb 5004 	str.w	r5, [fp, #4]
  405134:	2b07      	cmp	r3, #7
  405136:	9324      	str	r3, [sp, #144]	; 0x90
  405138:	9225      	str	r2, [sp, #148]	; 0x94
  40513a:	dc73      	bgt.n	405224 <_svfprintf_r+0x16c>
  40513c:	f10b 0b08 	add.w	fp, fp, #8
  405140:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405142:	442b      	add	r3, r5
  405144:	930a      	str	r3, [sp, #40]	; 0x28
  405146:	7823      	ldrb	r3, [r4, #0]
  405148:	2b00      	cmp	r3, #0
  40514a:	d073      	beq.n	405234 <_svfprintf_r+0x17c>
  40514c:	2300      	movs	r3, #0
  40514e:	f04f 3cff 	mov.w	ip, #4294967295
  405152:	1c61      	adds	r1, r4, #1
  405154:	7866      	ldrb	r6, [r4, #1]
  405156:	461a      	mov	r2, r3
  405158:	4664      	mov	r4, ip
  40515a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40515e:	930b      	str	r3, [sp, #44]	; 0x2c
  405160:	9306      	str	r3, [sp, #24]
  405162:	1c4b      	adds	r3, r1, #1
  405164:	f1a6 0120 	sub.w	r1, r6, #32
  405168:	2958      	cmp	r1, #88	; 0x58
  40516a:	f200 83b2 	bhi.w	4058d2 <_svfprintf_r+0x81a>
  40516e:	e8df f011 	tbh	[pc, r1, lsl #1]
  405172:	0319      	.short	0x0319
  405174:	03b003b0 	.word	0x03b003b0
  405178:	03b00320 	.word	0x03b00320
  40517c:	03b003b0 	.word	0x03b003b0
  405180:	03b003b0 	.word	0x03b003b0
  405184:	024003b0 	.word	0x024003b0
  405188:	03b001fb 	.word	0x03b001fb
  40518c:	01ff01e2 	.word	0x01ff01e2
  405190:	032703b0 	.word	0x032703b0
  405194:	032e032e 	.word	0x032e032e
  405198:	032e032e 	.word	0x032e032e
  40519c:	032e032e 	.word	0x032e032e
  4051a0:	032e032e 	.word	0x032e032e
  4051a4:	03b0032e 	.word	0x03b0032e
  4051a8:	03b003b0 	.word	0x03b003b0
  4051ac:	03b003b0 	.word	0x03b003b0
  4051b0:	03b003b0 	.word	0x03b003b0
  4051b4:	03b003b0 	.word	0x03b003b0
  4051b8:	033d03b0 	.word	0x033d03b0
  4051bc:	03b00365 	.word	0x03b00365
  4051c0:	03b00365 	.word	0x03b00365
  4051c4:	03b003b0 	.word	0x03b003b0
  4051c8:	02fe03b0 	.word	0x02fe03b0
  4051cc:	03b003b0 	.word	0x03b003b0
  4051d0:	03b00293 	.word	0x03b00293
  4051d4:	03b003b0 	.word	0x03b003b0
  4051d8:	03b003b0 	.word	0x03b003b0
  4051dc:	03b002b0 	.word	0x03b002b0
  4051e0:	02c603b0 	.word	0x02c603b0
  4051e4:	03b003b0 	.word	0x03b003b0
  4051e8:	03b003b0 	.word	0x03b003b0
  4051ec:	03b003b0 	.word	0x03b003b0
  4051f0:	03b003b0 	.word	0x03b003b0
  4051f4:	03b003b0 	.word	0x03b003b0
  4051f8:	021802eb 	.word	0x021802eb
  4051fc:	03650365 	.word	0x03650365
  405200:	024e0365 	.word	0x024e0365
  405204:	03b00218 	.word	0x03b00218
  405208:	023603b0 	.word	0x023603b0
  40520c:	026003b0 	.word	0x026003b0
  405210:	039901e9 	.word	0x039901e9
  405214:	03b00259 	.word	0x03b00259
  405218:	03b00272 	.word	0x03b00272
  40521c:	03b00076 	.word	0x03b00076
  405220:	030503b0 	.word	0x030503b0
  405224:	9809      	ldr	r0, [sp, #36]	; 0x24
  405226:	4649      	mov	r1, r9
  405228:	aa23      	add	r2, sp, #140	; 0x8c
  40522a:	f004 f8d5 	bl	4093d8 <__ssprint_r>
  40522e:	b940      	cbnz	r0, 405242 <_svfprintf_r+0x18a>
  405230:	46c3      	mov	fp, r8
  405232:	e785      	b.n	405140 <_svfprintf_r+0x88>
  405234:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405236:	b123      	cbz	r3, 405242 <_svfprintf_r+0x18a>
  405238:	9809      	ldr	r0, [sp, #36]	; 0x24
  40523a:	4649      	mov	r1, r9
  40523c:	aa23      	add	r2, sp, #140	; 0x8c
  40523e:	f004 f8cb 	bl	4093d8 <__ssprint_r>
  405242:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  405246:	f013 0f40 	tst.w	r3, #64	; 0x40
  40524a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40524c:	bf18      	it	ne
  40524e:	f04f 33ff 	movne.w	r3, #4294967295
  405252:	4618      	mov	r0, r3
  405254:	b041      	add	sp, #260	; 0x104
  405256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40525a:	9c08      	ldr	r4, [sp, #32]
  40525c:	e773      	b.n	405146 <_svfprintf_r+0x8e>
  40525e:	9308      	str	r3, [sp, #32]
  405260:	46a4      	mov	ip, r4
  405262:	9b06      	ldr	r3, [sp, #24]
  405264:	0698      	lsls	r0, r3, #26
  405266:	f140 823e 	bpl.w	4056e6 <_svfprintf_r+0x62e>
  40526a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40526c:	2301      	movs	r3, #1
  40526e:	3707      	adds	r7, #7
  405270:	f027 0207 	bic.w	r2, r7, #7
  405274:	f102 0108 	add.w	r1, r2, #8
  405278:	e9d2 4500 	ldrd	r4, r5, [r2]
  40527c:	910c      	str	r1, [sp, #48]	; 0x30
  40527e:	2200      	movs	r2, #0
  405280:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  405284:	4617      	mov	r7, r2
  405286:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40528a:	f1bc 0f00 	cmp.w	ip, #0
  40528e:	db03      	blt.n	405298 <_svfprintf_r+0x1e0>
  405290:	9a06      	ldr	r2, [sp, #24]
  405292:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  405296:	9206      	str	r2, [sp, #24]
  405298:	f1bc 0f00 	cmp.w	ip, #0
  40529c:	f040 83ac 	bne.w	4059f8 <_svfprintf_r+0x940>
  4052a0:	ea54 0205 	orrs.w	r2, r4, r5
  4052a4:	bf14      	ite	ne
  4052a6:	2201      	movne	r2, #1
  4052a8:	2200      	moveq	r2, #0
  4052aa:	2a00      	cmp	r2, #0
  4052ac:	f040 83a4 	bne.w	4059f8 <_svfprintf_r+0x940>
  4052b0:	2b00      	cmp	r3, #0
  4052b2:	f040 8460 	bne.w	405b76 <_svfprintf_r+0xabe>
  4052b6:	9a06      	ldr	r2, [sp, #24]
  4052b8:	07d2      	lsls	r2, r2, #31
  4052ba:	f140 84fd 	bpl.w	405cb8 <_svfprintf_r+0xc00>
  4052be:	f50d 7a80 	add.w	sl, sp, #256	; 0x100
  4052c2:	2330      	movs	r3, #48	; 0x30
  4052c4:	f80a 3d41 	strb.w	r3, [sl, #-65]!
  4052c8:	ebca 0408 	rsb	r4, sl, r8
  4052cc:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  4052d0:	45a4      	cmp	ip, r4
  4052d2:	4663      	mov	r3, ip
  4052d4:	bfb8      	it	lt
  4052d6:	4623      	movlt	r3, r4
  4052d8:	9307      	str	r3, [sp, #28]
  4052da:	2300      	movs	r3, #0
  4052dc:	9311      	str	r3, [sp, #68]	; 0x44
  4052de:	b117      	cbz	r7, 4052e6 <_svfprintf_r+0x22e>
  4052e0:	9b07      	ldr	r3, [sp, #28]
  4052e2:	3301      	adds	r3, #1
  4052e4:	9307      	str	r3, [sp, #28]
  4052e6:	9b06      	ldr	r3, [sp, #24]
  4052e8:	f013 0302 	ands.w	r3, r3, #2
  4052ec:	930d      	str	r3, [sp, #52]	; 0x34
  4052ee:	d002      	beq.n	4052f6 <_svfprintf_r+0x23e>
  4052f0:	9b07      	ldr	r3, [sp, #28]
  4052f2:	3302      	adds	r3, #2
  4052f4:	9307      	str	r3, [sp, #28]
  4052f6:	9b06      	ldr	r3, [sp, #24]
  4052f8:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4052fc:	930e      	str	r3, [sp, #56]	; 0x38
  4052fe:	f040 8307 	bne.w	405910 <_svfprintf_r+0x858>
  405302:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405304:	9a07      	ldr	r2, [sp, #28]
  405306:	ebc2 0a03 	rsb	sl, r2, r3
  40530a:	f1ba 0f00 	cmp.w	sl, #0
  40530e:	f340 82ff 	ble.w	405910 <_svfprintf_r+0x858>
  405312:	f1ba 0f10 	cmp.w	sl, #16
  405316:	9925      	ldr	r1, [sp, #148]	; 0x94
  405318:	f340 87dd 	ble.w	4062d6 <_svfprintf_r+0x121e>
  40531c:	4fbf      	ldr	r7, [pc, #764]	; (40561c <_svfprintf_r+0x564>)
  40531e:	2510      	movs	r5, #16
  405320:	9618      	str	r6, [sp, #96]	; 0x60
  405322:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405324:	463e      	mov	r6, r7
  405326:	4627      	mov	r7, r4
  405328:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40532a:	e004      	b.n	405336 <_svfprintf_r+0x27e>
  40532c:	f1aa 0a10 	sub.w	sl, sl, #16
  405330:	f1ba 0f10 	cmp.w	sl, #16
  405334:	dd1b      	ble.n	40536e <_svfprintf_r+0x2b6>
  405336:	3201      	adds	r2, #1
  405338:	3110      	adds	r1, #16
  40533a:	f8cb 6000 	str.w	r6, [fp]
  40533e:	f10b 0b08 	add.w	fp, fp, #8
  405342:	2a07      	cmp	r2, #7
  405344:	f84b 5c04 	str.w	r5, [fp, #-4]
  405348:	9125      	str	r1, [sp, #148]	; 0x94
  40534a:	9224      	str	r2, [sp, #144]	; 0x90
  40534c:	ddee      	ble.n	40532c <_svfprintf_r+0x274>
  40534e:	4620      	mov	r0, r4
  405350:	4649      	mov	r1, r9
  405352:	aa23      	add	r2, sp, #140	; 0x8c
  405354:	46c3      	mov	fp, r8
  405356:	f004 f83f 	bl	4093d8 <__ssprint_r>
  40535a:	2800      	cmp	r0, #0
  40535c:	f47f af71 	bne.w	405242 <_svfprintf_r+0x18a>
  405360:	f1aa 0a10 	sub.w	sl, sl, #16
  405364:	9925      	ldr	r1, [sp, #148]	; 0x94
  405366:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405368:	f1ba 0f10 	cmp.w	sl, #16
  40536c:	dce3      	bgt.n	405336 <_svfprintf_r+0x27e>
  40536e:	463c      	mov	r4, r7
  405370:	4637      	mov	r7, r6
  405372:	9e18      	ldr	r6, [sp, #96]	; 0x60
  405374:	3201      	adds	r2, #1
  405376:	eb0a 0c01 	add.w	ip, sl, r1
  40537a:	f8cb 7000 	str.w	r7, [fp]
  40537e:	2a07      	cmp	r2, #7
  405380:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  405384:	9224      	str	r2, [sp, #144]	; 0x90
  405386:	f8cb a004 	str.w	sl, [fp, #4]
  40538a:	f300 82b6 	bgt.w	4058fa <_svfprintf_r+0x842>
  40538e:	f10b 0b08 	add.w	fp, fp, #8
  405392:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  405396:	b197      	cbz	r7, 4053be <_svfprintf_r+0x306>
  405398:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40539a:	2201      	movs	r2, #1
  40539c:	f10c 0c01 	add.w	ip, ip, #1
  4053a0:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  4053a4:	4413      	add	r3, r2
  4053a6:	f8cb 2004 	str.w	r2, [fp, #4]
  4053aa:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  4053ae:	2b07      	cmp	r3, #7
  4053b0:	f8cb 1000 	str.w	r1, [fp]
  4053b4:	9324      	str	r3, [sp, #144]	; 0x90
  4053b6:	f300 83fb 	bgt.w	405bb0 <_svfprintf_r+0xaf8>
  4053ba:	f10b 0b08 	add.w	fp, fp, #8
  4053be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4053c0:	b18b      	cbz	r3, 4053e6 <_svfprintf_r+0x32e>
  4053c2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4053c4:	f10c 0c02 	add.w	ip, ip, #2
  4053c8:	a91c      	add	r1, sp, #112	; 0x70
  4053ca:	2202      	movs	r2, #2
  4053cc:	3301      	adds	r3, #1
  4053ce:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  4053d2:	f8cb 1000 	str.w	r1, [fp]
  4053d6:	2b07      	cmp	r3, #7
  4053d8:	9324      	str	r3, [sp, #144]	; 0x90
  4053da:	f8cb 2004 	str.w	r2, [fp, #4]
  4053de:	f300 83db 	bgt.w	405b98 <_svfprintf_r+0xae0>
  4053e2:	f10b 0b08 	add.w	fp, fp, #8
  4053e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4053e8:	2b80      	cmp	r3, #128	; 0x80
  4053ea:	f000 8321 	beq.w	405a30 <_svfprintf_r+0x978>
  4053ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4053f0:	1b1f      	subs	r7, r3, r4
  4053f2:	2f00      	cmp	r7, #0
  4053f4:	dd37      	ble.n	405466 <_svfprintf_r+0x3ae>
  4053f6:	2f10      	cmp	r7, #16
  4053f8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4053fa:	f340 85ec 	ble.w	405fd6 <_svfprintf_r+0xf1e>
  4053fe:	940d      	str	r4, [sp, #52]	; 0x34
  405400:	f04f 0a10 	mov.w	sl, #16
  405404:	4d86      	ldr	r5, [pc, #536]	; (405620 <_svfprintf_r+0x568>)
  405406:	4662      	mov	r2, ip
  405408:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40540a:	e002      	b.n	405412 <_svfprintf_r+0x35a>
  40540c:	3f10      	subs	r7, #16
  40540e:	2f10      	cmp	r7, #16
  405410:	dd19      	ble.n	405446 <_svfprintf_r+0x38e>
  405412:	3301      	adds	r3, #1
  405414:	3210      	adds	r2, #16
  405416:	f8cb 5000 	str.w	r5, [fp]
  40541a:	f10b 0b08 	add.w	fp, fp, #8
  40541e:	2b07      	cmp	r3, #7
  405420:	f84b ac04 	str.w	sl, [fp, #-4]
  405424:	9225      	str	r2, [sp, #148]	; 0x94
  405426:	9324      	str	r3, [sp, #144]	; 0x90
  405428:	ddf0      	ble.n	40540c <_svfprintf_r+0x354>
  40542a:	4620      	mov	r0, r4
  40542c:	4649      	mov	r1, r9
  40542e:	aa23      	add	r2, sp, #140	; 0x8c
  405430:	46c3      	mov	fp, r8
  405432:	f003 ffd1 	bl	4093d8 <__ssprint_r>
  405436:	2800      	cmp	r0, #0
  405438:	f47f af03 	bne.w	405242 <_svfprintf_r+0x18a>
  40543c:	3f10      	subs	r7, #16
  40543e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405440:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405442:	2f10      	cmp	r7, #16
  405444:	dce5      	bgt.n	405412 <_svfprintf_r+0x35a>
  405446:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  405448:	4694      	mov	ip, r2
  40544a:	3301      	adds	r3, #1
  40544c:	44bc      	add	ip, r7
  40544e:	f8cb 5000 	str.w	r5, [fp]
  405452:	2b07      	cmp	r3, #7
  405454:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  405458:	9324      	str	r3, [sp, #144]	; 0x90
  40545a:	f8cb 7004 	str.w	r7, [fp, #4]
  40545e:	f300 838f 	bgt.w	405b80 <_svfprintf_r+0xac8>
  405462:	f10b 0b08 	add.w	fp, fp, #8
  405466:	9b06      	ldr	r3, [sp, #24]
  405468:	05df      	lsls	r7, r3, #23
  40546a:	f100 8254 	bmi.w	405916 <_svfprintf_r+0x85e>
  40546e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405470:	44a4      	add	ip, r4
  405472:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405474:	3301      	adds	r3, #1
  405476:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40547a:	f8cb 2000 	str.w	r2, [fp]
  40547e:	2b07      	cmp	r3, #7
  405480:	f8cb 4004 	str.w	r4, [fp, #4]
  405484:	9324      	str	r3, [sp, #144]	; 0x90
  405486:	f300 8360 	bgt.w	405b4a <_svfprintf_r+0xa92>
  40548a:	f10b 0b08 	add.w	fp, fp, #8
  40548e:	9b06      	ldr	r3, [sp, #24]
  405490:	075a      	lsls	r2, r3, #29
  405492:	d540      	bpl.n	405516 <_svfprintf_r+0x45e>
  405494:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405496:	9a07      	ldr	r2, [sp, #28]
  405498:	1a9c      	subs	r4, r3, r2
  40549a:	2c00      	cmp	r4, #0
  40549c:	dd3b      	ble.n	405516 <_svfprintf_r+0x45e>
  40549e:	2c10      	cmp	r4, #16
  4054a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4054a2:	f340 876b 	ble.w	40637c <_svfprintf_r+0x12c4>
  4054a6:	2510      	movs	r5, #16
  4054a8:	4f5c      	ldr	r7, [pc, #368]	; (40561c <_svfprintf_r+0x564>)
  4054aa:	4662      	mov	r2, ip
  4054ac:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4054ae:	e002      	b.n	4054b6 <_svfprintf_r+0x3fe>
  4054b0:	3c10      	subs	r4, #16
  4054b2:	2c10      	cmp	r4, #16
  4054b4:	dd19      	ble.n	4054ea <_svfprintf_r+0x432>
  4054b6:	3301      	adds	r3, #1
  4054b8:	3210      	adds	r2, #16
  4054ba:	f8cb 7000 	str.w	r7, [fp]
  4054be:	f10b 0b08 	add.w	fp, fp, #8
  4054c2:	2b07      	cmp	r3, #7
  4054c4:	f84b 5c04 	str.w	r5, [fp, #-4]
  4054c8:	9225      	str	r2, [sp, #148]	; 0x94
  4054ca:	9324      	str	r3, [sp, #144]	; 0x90
  4054cc:	ddf0      	ble.n	4054b0 <_svfprintf_r+0x3f8>
  4054ce:	4630      	mov	r0, r6
  4054d0:	4649      	mov	r1, r9
  4054d2:	aa23      	add	r2, sp, #140	; 0x8c
  4054d4:	46c3      	mov	fp, r8
  4054d6:	f003 ff7f 	bl	4093d8 <__ssprint_r>
  4054da:	2800      	cmp	r0, #0
  4054dc:	f47f aeb1 	bne.w	405242 <_svfprintf_r+0x18a>
  4054e0:	3c10      	subs	r4, #16
  4054e2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4054e4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4054e6:	2c10      	cmp	r4, #16
  4054e8:	dce5      	bgt.n	4054b6 <_svfprintf_r+0x3fe>
  4054ea:	4694      	mov	ip, r2
  4054ec:	3301      	adds	r3, #1
  4054ee:	44a4      	add	ip, r4
  4054f0:	f8cb 7000 	str.w	r7, [fp]
  4054f4:	2b07      	cmp	r3, #7
  4054f6:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  4054fa:	9324      	str	r3, [sp, #144]	; 0x90
  4054fc:	f8cb 4004 	str.w	r4, [fp, #4]
  405500:	dd09      	ble.n	405516 <_svfprintf_r+0x45e>
  405502:	9809      	ldr	r0, [sp, #36]	; 0x24
  405504:	4649      	mov	r1, r9
  405506:	aa23      	add	r2, sp, #140	; 0x8c
  405508:	f003 ff66 	bl	4093d8 <__ssprint_r>
  40550c:	2800      	cmp	r0, #0
  40550e:	f47f ae98 	bne.w	405242 <_svfprintf_r+0x18a>
  405512:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  405516:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405518:	9a07      	ldr	r2, [sp, #28]
  40551a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40551c:	428a      	cmp	r2, r1
  40551e:	bfac      	ite	ge
  405520:	189b      	addge	r3, r3, r2
  405522:	185b      	addlt	r3, r3, r1
  405524:	930a      	str	r3, [sp, #40]	; 0x28
  405526:	f1bc 0f00 	cmp.w	ip, #0
  40552a:	f040 831a 	bne.w	405b62 <_svfprintf_r+0xaaa>
  40552e:	2300      	movs	r3, #0
  405530:	46c3      	mov	fp, r8
  405532:	9324      	str	r3, [sp, #144]	; 0x90
  405534:	e5e6      	b.n	405104 <_svfprintf_r+0x4c>
  405536:	4619      	mov	r1, r3
  405538:	9806      	ldr	r0, [sp, #24]
  40553a:	781e      	ldrb	r6, [r3, #0]
  40553c:	f040 0004 	orr.w	r0, r0, #4
  405540:	9006      	str	r0, [sp, #24]
  405542:	e60e      	b.n	405162 <_svfprintf_r+0xaa>
  405544:	9308      	str	r3, [sp, #32]
  405546:	46a4      	mov	ip, r4
  405548:	9b06      	ldr	r3, [sp, #24]
  40554a:	f013 0320 	ands.w	r3, r3, #32
  40554e:	f000 80ae 	beq.w	4056ae <_svfprintf_r+0x5f6>
  405552:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405554:	2300      	movs	r3, #0
  405556:	3707      	adds	r7, #7
  405558:	f027 0207 	bic.w	r2, r7, #7
  40555c:	f102 0108 	add.w	r1, r2, #8
  405560:	e9d2 4500 	ldrd	r4, r5, [r2]
  405564:	910c      	str	r1, [sp, #48]	; 0x30
  405566:	e68a      	b.n	40527e <_svfprintf_r+0x1c6>
  405568:	781e      	ldrb	r6, [r3, #0]
  40556a:	4619      	mov	r1, r3
  40556c:	222b      	movs	r2, #43	; 0x2b
  40556e:	e5f8      	b.n	405162 <_svfprintf_r+0xaa>
  405570:	781e      	ldrb	r6, [r3, #0]
  405572:	1c59      	adds	r1, r3, #1
  405574:	2e2a      	cmp	r6, #42	; 0x2a
  405576:	f001 8006 	beq.w	406586 <_svfprintf_r+0x14ce>
  40557a:	f1a6 0030 	sub.w	r0, r6, #48	; 0x30
  40557e:	460b      	mov	r3, r1
  405580:	2400      	movs	r4, #0
  405582:	2809      	cmp	r0, #9
  405584:	f63f adee 	bhi.w	405164 <_svfprintf_r+0xac>
  405588:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40558c:	f813 6b01 	ldrb.w	r6, [r3], #1
  405590:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  405594:	f1a6 0030 	sub.w	r0, r6, #48	; 0x30
  405598:	2809      	cmp	r0, #9
  40559a:	d9f5      	bls.n	405588 <_svfprintf_r+0x4d0>
  40559c:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4055a0:	e5e0      	b.n	405164 <_svfprintf_r+0xac>
  4055a2:	9308      	str	r3, [sp, #32]
  4055a4:	46a4      	mov	ip, r4
  4055a6:	9b06      	ldr	r3, [sp, #24]
  4055a8:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4055ac:	069c      	lsls	r4, r3, #26
  4055ae:	f140 8129 	bpl.w	405804 <_svfprintf_r+0x74c>
  4055b2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4055b4:	3707      	adds	r7, #7
  4055b6:	f027 0707 	bic.w	r7, r7, #7
  4055ba:	e9d7 2300 	ldrd	r2, r3, [r7]
  4055be:	f107 0108 	add.w	r1, r7, #8
  4055c2:	4614      	mov	r4, r2
  4055c4:	461d      	mov	r5, r3
  4055c6:	910c      	str	r1, [sp, #48]	; 0x30
  4055c8:	2a00      	cmp	r2, #0
  4055ca:	f173 0300 	sbcs.w	r3, r3, #0
  4055ce:	f2c0 812a 	blt.w	405826 <_svfprintf_r+0x76e>
  4055d2:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4055d6:	2301      	movs	r3, #1
  4055d8:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  4055dc:	e655      	b.n	40528a <_svfprintf_r+0x1d2>
  4055de:	781e      	ldrb	r6, [r3, #0]
  4055e0:	9906      	ldr	r1, [sp, #24]
  4055e2:	2e6c      	cmp	r6, #108	; 0x6c
  4055e4:	f000 8557 	beq.w	406096 <_svfprintf_r+0xfde>
  4055e8:	f041 0110 	orr.w	r1, r1, #16
  4055ec:	9106      	str	r1, [sp, #24]
  4055ee:	4619      	mov	r1, r3
  4055f0:	e5b7      	b.n	405162 <_svfprintf_r+0xaa>
  4055f2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4055f4:	6829      	ldr	r1, [r5, #0]
  4055f6:	4608      	mov	r0, r1
  4055f8:	910b      	str	r1, [sp, #44]	; 0x2c
  4055fa:	4629      	mov	r1, r5
  4055fc:	2800      	cmp	r0, #0
  4055fe:	f101 0104 	add.w	r1, r1, #4
  405602:	f2c0 854f 	blt.w	4060a4 <_svfprintf_r+0xfec>
  405606:	910c      	str	r1, [sp, #48]	; 0x30
  405608:	4619      	mov	r1, r3
  40560a:	781e      	ldrb	r6, [r3, #0]
  40560c:	e5a9      	b.n	405162 <_svfprintf_r+0xaa>
  40560e:	9906      	ldr	r1, [sp, #24]
  405610:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  405614:	9106      	str	r1, [sp, #24]
  405616:	4619      	mov	r1, r3
  405618:	781e      	ldrb	r6, [r3, #0]
  40561a:	e5a2      	b.n	405162 <_svfprintf_r+0xaa>
  40561c:	0040a8bc 	.word	0x0040a8bc
  405620:	0040a8ac 	.word	0x0040a8ac
  405624:	9906      	ldr	r1, [sp, #24]
  405626:	f041 0120 	orr.w	r1, r1, #32
  40562a:	9106      	str	r1, [sp, #24]
  40562c:	4619      	mov	r1, r3
  40562e:	781e      	ldrb	r6, [r3, #0]
  405630:	e597      	b.n	405162 <_svfprintf_r+0xaa>
  405632:	9308      	str	r3, [sp, #32]
  405634:	9b06      	ldr	r3, [sp, #24]
  405636:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40563a:	069e      	lsls	r6, r3, #26
  40563c:	f140 84a4 	bpl.w	405f88 <_svfprintf_r+0xed0>
  405640:	990a      	ldr	r1, [sp, #40]	; 0x28
  405642:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405644:	17cd      	asrs	r5, r1, #31
  405646:	4608      	mov	r0, r1
  405648:	6813      	ldr	r3, [r2, #0]
  40564a:	3204      	adds	r2, #4
  40564c:	4629      	mov	r1, r5
  40564e:	920c      	str	r2, [sp, #48]	; 0x30
  405650:	e9c3 0100 	strd	r0, r1, [r3]
  405654:	e556      	b.n	405104 <_svfprintf_r+0x4c>
  405656:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405658:	2500      	movs	r5, #0
  40565a:	9308      	str	r3, [sp, #32]
  40565c:	6813      	ldr	r3, [r2, #0]
  40565e:	1d17      	adds	r7, r2, #4
  405660:	f88d 506f 	strb.w	r5, [sp, #111]	; 0x6f
  405664:	930f      	str	r3, [sp, #60]	; 0x3c
  405666:	2b00      	cmp	r3, #0
  405668:	f000 867a 	beq.w	406360 <_svfprintf_r+0x12a8>
  40566c:	2c00      	cmp	r4, #0
  40566e:	980f      	ldr	r0, [sp, #60]	; 0x3c
  405670:	f2c0 8624 	blt.w	4062bc <_svfprintf_r+0x1204>
  405674:	4629      	mov	r1, r5
  405676:	4622      	mov	r2, r4
  405678:	f002 ffea 	bl	408650 <memchr>
  40567c:	2800      	cmp	r0, #0
  40567e:	f000 86df 	beq.w	406440 <_svfprintf_r+0x1388>
  405682:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405684:	970c      	str	r7, [sp, #48]	; 0x30
  405686:	1ac4      	subs	r4, r0, r3
  405688:	9510      	str	r5, [sp, #64]	; 0x40
  40568a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40568e:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405692:	9511      	str	r5, [sp, #68]	; 0x44
  405694:	9307      	str	r3, [sp, #28]
  405696:	e622      	b.n	4052de <_svfprintf_r+0x226>
  405698:	9308      	str	r3, [sp, #32]
  40569a:	46a4      	mov	ip, r4
  40569c:	9b06      	ldr	r3, [sp, #24]
  40569e:	f043 0310 	orr.w	r3, r3, #16
  4056a2:	9306      	str	r3, [sp, #24]
  4056a4:	9b06      	ldr	r3, [sp, #24]
  4056a6:	f013 0320 	ands.w	r3, r3, #32
  4056aa:	f47f af52 	bne.w	405552 <_svfprintf_r+0x49a>
  4056ae:	9a06      	ldr	r2, [sp, #24]
  4056b0:	f012 0210 	ands.w	r2, r2, #16
  4056b4:	f040 8352 	bne.w	405d5c <_svfprintf_r+0xca4>
  4056b8:	9b06      	ldr	r3, [sp, #24]
  4056ba:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  4056be:	f000 834d 	beq.w	405d5c <_svfprintf_r+0xca4>
  4056c2:	990c      	ldr	r1, [sp, #48]	; 0x30
  4056c4:	4613      	mov	r3, r2
  4056c6:	2500      	movs	r5, #0
  4056c8:	460a      	mov	r2, r1
  4056ca:	880c      	ldrh	r4, [r1, #0]
  4056cc:	3204      	adds	r2, #4
  4056ce:	920c      	str	r2, [sp, #48]	; 0x30
  4056d0:	e5d5      	b.n	40527e <_svfprintf_r+0x1c6>
  4056d2:	9308      	str	r3, [sp, #32]
  4056d4:	46a4      	mov	ip, r4
  4056d6:	9b06      	ldr	r3, [sp, #24]
  4056d8:	f043 0310 	orr.w	r3, r3, #16
  4056dc:	9306      	str	r3, [sp, #24]
  4056de:	9b06      	ldr	r3, [sp, #24]
  4056e0:	0698      	lsls	r0, r3, #26
  4056e2:	f53f adc2 	bmi.w	40526a <_svfprintf_r+0x1b2>
  4056e6:	9b06      	ldr	r3, [sp, #24]
  4056e8:	06d9      	lsls	r1, r3, #27
  4056ea:	f140 8432 	bpl.w	405f52 <_svfprintf_r+0xe9a>
  4056ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4056f0:	4613      	mov	r3, r2
  4056f2:	3204      	adds	r2, #4
  4056f4:	681c      	ldr	r4, [r3, #0]
  4056f6:	2500      	movs	r5, #0
  4056f8:	2301      	movs	r3, #1
  4056fa:	920c      	str	r2, [sp, #48]	; 0x30
  4056fc:	e5bf      	b.n	40527e <_svfprintf_r+0x1c6>
  4056fe:	9308      	str	r3, [sp, #32]
  405700:	46a4      	mov	ip, r4
  405702:	4bb7      	ldr	r3, [pc, #732]	; (4059e0 <_svfprintf_r+0x928>)
  405704:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  405708:	9315      	str	r3, [sp, #84]	; 0x54
  40570a:	9b06      	ldr	r3, [sp, #24]
  40570c:	069a      	lsls	r2, r3, #26
  40570e:	d53e      	bpl.n	40578e <_svfprintf_r+0x6d6>
  405710:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405712:	3707      	adds	r7, #7
  405714:	f027 0307 	bic.w	r3, r7, #7
  405718:	f103 0208 	add.w	r2, r3, #8
  40571c:	e9d3 4500 	ldrd	r4, r5, [r3]
  405720:	920c      	str	r2, [sp, #48]	; 0x30
  405722:	9b06      	ldr	r3, [sp, #24]
  405724:	07df      	lsls	r7, r3, #31
  405726:	f140 8268 	bpl.w	405bfa <_svfprintf_r+0xb42>
  40572a:	ea54 0305 	orrs.w	r3, r4, r5
  40572e:	f000 8264 	beq.w	405bfa <_svfprintf_r+0xb42>
  405732:	9b06      	ldr	r3, [sp, #24]
  405734:	2230      	movs	r2, #48	; 0x30
  405736:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  40573a:	f043 0302 	orr.w	r3, r3, #2
  40573e:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  405742:	9306      	str	r3, [sp, #24]
  405744:	2302      	movs	r3, #2
  405746:	e59a      	b.n	40527e <_svfprintf_r+0x1c6>
  405748:	990c      	ldr	r1, [sp, #48]	; 0x30
  40574a:	2001      	movs	r0, #1
  40574c:	9308      	str	r3, [sp, #32]
  40574e:	2300      	movs	r3, #0
  405750:	680a      	ldr	r2, [r1, #0]
  405752:	3104      	adds	r1, #4
  405754:	461f      	mov	r7, r3
  405756:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40575a:	9310      	str	r3, [sp, #64]	; 0x40
  40575c:	4604      	mov	r4, r0
  40575e:	9311      	str	r3, [sp, #68]	; 0x44
  405760:	ab26      	add	r3, sp, #152	; 0x98
  405762:	9007      	str	r0, [sp, #28]
  405764:	910c      	str	r1, [sp, #48]	; 0x30
  405766:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  40576a:	930f      	str	r3, [sp, #60]	; 0x3c
  40576c:	e5bb      	b.n	4052e6 <_svfprintf_r+0x22e>
  40576e:	9906      	ldr	r1, [sp, #24]
  405770:	f041 0108 	orr.w	r1, r1, #8
  405774:	9106      	str	r1, [sp, #24]
  405776:	4619      	mov	r1, r3
  405778:	781e      	ldrb	r6, [r3, #0]
  40577a:	e4f2      	b.n	405162 <_svfprintf_r+0xaa>
  40577c:	9308      	str	r3, [sp, #32]
  40577e:	46a4      	mov	ip, r4
  405780:	4b98      	ldr	r3, [pc, #608]	; (4059e4 <_svfprintf_r+0x92c>)
  405782:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  405786:	9315      	str	r3, [sp, #84]	; 0x54
  405788:	9b06      	ldr	r3, [sp, #24]
  40578a:	069a      	lsls	r2, r3, #26
  40578c:	d4c0      	bmi.n	405710 <_svfprintf_r+0x658>
  40578e:	9b06      	ldr	r3, [sp, #24]
  405790:	06db      	lsls	r3, r3, #27
  405792:	f140 83ec 	bpl.w	405f6e <_svfprintf_r+0xeb6>
  405796:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405798:	2500      	movs	r5, #0
  40579a:	4613      	mov	r3, r2
  40579c:	6814      	ldr	r4, [r2, #0]
  40579e:	3304      	adds	r3, #4
  4057a0:	930c      	str	r3, [sp, #48]	; 0x30
  4057a2:	e7be      	b.n	405722 <_svfprintf_r+0x66a>
  4057a4:	781e      	ldrb	r6, [r3, #0]
  4057a6:	4619      	mov	r1, r3
  4057a8:	2a00      	cmp	r2, #0
  4057aa:	f47f acda 	bne.w	405162 <_svfprintf_r+0xaa>
  4057ae:	2220      	movs	r2, #32
  4057b0:	e4d7      	b.n	405162 <_svfprintf_r+0xaa>
  4057b2:	9906      	ldr	r1, [sp, #24]
  4057b4:	f041 0101 	orr.w	r1, r1, #1
  4057b8:	9106      	str	r1, [sp, #24]
  4057ba:	4619      	mov	r1, r3
  4057bc:	781e      	ldrb	r6, [r3, #0]
  4057be:	e4d0      	b.n	405162 <_svfprintf_r+0xaa>
  4057c0:	9906      	ldr	r1, [sp, #24]
  4057c2:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  4057c6:	9106      	str	r1, [sp, #24]
  4057c8:	4619      	mov	r1, r3
  4057ca:	781e      	ldrb	r6, [r3, #0]
  4057cc:	e4c9      	b.n	405162 <_svfprintf_r+0xaa>
  4057ce:	f1a6 0030 	sub.w	r0, r6, #48	; 0x30
  4057d2:	2100      	movs	r1, #0
  4057d4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4057d8:	f813 6b01 	ldrb.w	r6, [r3], #1
  4057dc:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  4057e0:	f1a6 0030 	sub.w	r0, r6, #48	; 0x30
  4057e4:	2809      	cmp	r0, #9
  4057e6:	d9f5      	bls.n	4057d4 <_svfprintf_r+0x71c>
  4057e8:	910b      	str	r1, [sp, #44]	; 0x2c
  4057ea:	e4bb      	b.n	405164 <_svfprintf_r+0xac>
  4057ec:	9308      	str	r3, [sp, #32]
  4057ee:	46a4      	mov	ip, r4
  4057f0:	9b06      	ldr	r3, [sp, #24]
  4057f2:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4057f6:	f043 0310 	orr.w	r3, r3, #16
  4057fa:	9306      	str	r3, [sp, #24]
  4057fc:	9b06      	ldr	r3, [sp, #24]
  4057fe:	069c      	lsls	r4, r3, #26
  405800:	f53f aed7 	bmi.w	4055b2 <_svfprintf_r+0x4fa>
  405804:	9b06      	ldr	r3, [sp, #24]
  405806:	06d8      	lsls	r0, r3, #27
  405808:	f140 83d5 	bpl.w	405fb6 <_svfprintf_r+0xefe>
  40580c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40580e:	4613      	mov	r3, r2
  405810:	681c      	ldr	r4, [r3, #0]
  405812:	3304      	adds	r3, #4
  405814:	17e5      	asrs	r5, r4, #31
  405816:	4622      	mov	r2, r4
  405818:	930c      	str	r3, [sp, #48]	; 0x30
  40581a:	2a00      	cmp	r2, #0
  40581c:	462b      	mov	r3, r5
  40581e:	f173 0300 	sbcs.w	r3, r3, #0
  405822:	f6bf aed6 	bge.w	4055d2 <_svfprintf_r+0x51a>
  405826:	272d      	movs	r7, #45	; 0x2d
  405828:	4264      	negs	r4, r4
  40582a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40582e:	f04f 0301 	mov.w	r3, #1
  405832:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  405836:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40583a:	e526      	b.n	40528a <_svfprintf_r+0x1d2>
  40583c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40583e:	9308      	str	r3, [sp, #32]
  405840:	3707      	adds	r7, #7
  405842:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  405846:	f027 0307 	bic.w	r3, r7, #7
  40584a:	f103 0208 	add.w	r2, r3, #8
  40584e:	920c      	str	r2, [sp, #48]	; 0x30
  405850:	681a      	ldr	r2, [r3, #0]
  405852:	9213      	str	r2, [sp, #76]	; 0x4c
  405854:	685b      	ldr	r3, [r3, #4]
  405856:	9813      	ldr	r0, [sp, #76]	; 0x4c
  405858:	9314      	str	r3, [sp, #80]	; 0x50
  40585a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40585c:	9407      	str	r4, [sp, #28]
  40585e:	f003 fd43 	bl	4092e8 <__fpclassifyd>
  405862:	2801      	cmp	r0, #1
  405864:	f8dd c01c 	ldr.w	ip, [sp, #28]
  405868:	f040 8355 	bne.w	405f16 <_svfprintf_r+0xe5e>
  40586c:	9813      	ldr	r0, [sp, #76]	; 0x4c
  40586e:	2200      	movs	r2, #0
  405870:	2300      	movs	r3, #0
  405872:	9914      	ldr	r1, [sp, #80]	; 0x50
  405874:	f004 fb9c 	bl	409fb0 <__aeabi_dcmplt>
  405878:	2800      	cmp	r0, #0
  40587a:	f040 8582 	bne.w	406382 <_svfprintf_r+0x12ca>
  40587e:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  405882:	2303      	movs	r3, #3
  405884:	9806      	ldr	r0, [sp, #24]
  405886:	4a58      	ldr	r2, [pc, #352]	; (4059e8 <_svfprintf_r+0x930>)
  405888:	2100      	movs	r1, #0
  40588a:	461c      	mov	r4, r3
  40588c:	9307      	str	r3, [sp, #28]
  40588e:	4b57      	ldr	r3, [pc, #348]	; (4059ec <_svfprintf_r+0x934>)
  405890:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  405894:	9110      	str	r1, [sp, #64]	; 0x40
  405896:	2e47      	cmp	r6, #71	; 0x47
  405898:	bfd8      	it	le
  40589a:	461a      	movle	r2, r3
  40589c:	9006      	str	r0, [sp, #24]
  40589e:	9111      	str	r1, [sp, #68]	; 0x44
  4058a0:	920f      	str	r2, [sp, #60]	; 0x3c
  4058a2:	e51c      	b.n	4052de <_svfprintf_r+0x226>
  4058a4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4058a6:	2230      	movs	r2, #48	; 0x30
  4058a8:	9806      	ldr	r0, [sp, #24]
  4058aa:	46a4      	mov	ip, r4
  4058ac:	4629      	mov	r1, r5
  4058ae:	9308      	str	r3, [sp, #32]
  4058b0:	2378      	movs	r3, #120	; 0x78
  4058b2:	f040 0002 	orr.w	r0, r0, #2
  4058b6:	3104      	adds	r1, #4
  4058b8:	682c      	ldr	r4, [r5, #0]
  4058ba:	461e      	mov	r6, r3
  4058bc:	f88d 3071 	strb.w	r3, [sp, #113]	; 0x71
  4058c0:	4b48      	ldr	r3, [pc, #288]	; (4059e4 <_svfprintf_r+0x92c>)
  4058c2:	2500      	movs	r5, #0
  4058c4:	9006      	str	r0, [sp, #24]
  4058c6:	9315      	str	r3, [sp, #84]	; 0x54
  4058c8:	2302      	movs	r3, #2
  4058ca:	910c      	str	r1, [sp, #48]	; 0x30
  4058cc:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  4058d0:	e4d5      	b.n	40527e <_svfprintf_r+0x1c6>
  4058d2:	9308      	str	r3, [sp, #32]
  4058d4:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4058d8:	2e00      	cmp	r6, #0
  4058da:	f43f acab 	beq.w	405234 <_svfprintf_r+0x17c>
  4058de:	2300      	movs	r3, #0
  4058e0:	2201      	movs	r2, #1
  4058e2:	a926      	add	r1, sp, #152	; 0x98
  4058e4:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
  4058e8:	9207      	str	r2, [sp, #28]
  4058ea:	461f      	mov	r7, r3
  4058ec:	910f      	str	r1, [sp, #60]	; 0x3c
  4058ee:	4614      	mov	r4, r2
  4058f0:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4058f4:	9310      	str	r3, [sp, #64]	; 0x40
  4058f6:	9311      	str	r3, [sp, #68]	; 0x44
  4058f8:	e4f5      	b.n	4052e6 <_svfprintf_r+0x22e>
  4058fa:	9809      	ldr	r0, [sp, #36]	; 0x24
  4058fc:	4649      	mov	r1, r9
  4058fe:	aa23      	add	r2, sp, #140	; 0x8c
  405900:	f003 fd6a 	bl	4093d8 <__ssprint_r>
  405904:	2800      	cmp	r0, #0
  405906:	f47f ac9c 	bne.w	405242 <_svfprintf_r+0x18a>
  40590a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40590e:	46c3      	mov	fp, r8
  405910:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  405914:	e53f      	b.n	405396 <_svfprintf_r+0x2de>
  405916:	2e65      	cmp	r6, #101	; 0x65
  405918:	f340 80c9 	ble.w	405aae <_svfprintf_r+0x9f6>
  40591c:	9813      	ldr	r0, [sp, #76]	; 0x4c
  40591e:	2200      	movs	r2, #0
  405920:	2300      	movs	r3, #0
  405922:	9914      	ldr	r1, [sp, #80]	; 0x50
  405924:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
  405928:	f004 fb38 	bl	409f9c <__aeabi_dcmpeq>
  40592c:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
  405930:	2800      	cmp	r0, #0
  405932:	f000 8165 	beq.w	405c00 <_svfprintf_r+0xb48>
  405936:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405938:	2201      	movs	r2, #1
  40593a:	f10c 0c01 	add.w	ip, ip, #1
  40593e:	492c      	ldr	r1, [pc, #176]	; (4059f0 <_svfprintf_r+0x938>)
  405940:	4413      	add	r3, r2
  405942:	f8cb 2004 	str.w	r2, [fp, #4]
  405946:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40594a:	2b07      	cmp	r3, #7
  40594c:	f8cb 1000 	str.w	r1, [fp]
  405950:	9324      	str	r3, [sp, #144]	; 0x90
  405952:	f300 8343 	bgt.w	405fdc <_svfprintf_r+0xf24>
  405956:	f10b 0b08 	add.w	fp, fp, #8
  40595a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40595c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40595e:	4293      	cmp	r3, r2
  405960:	db03      	blt.n	40596a <_svfprintf_r+0x8b2>
  405962:	9b06      	ldr	r3, [sp, #24]
  405964:	07de      	lsls	r6, r3, #31
  405966:	f57f ad92 	bpl.w	40548e <_svfprintf_r+0x3d6>
  40596a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40596c:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40596e:	3301      	adds	r3, #1
  405970:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405972:	448c      	add	ip, r1
  405974:	f8cb 1004 	str.w	r1, [fp, #4]
  405978:	2b07      	cmp	r3, #7
  40597a:	f8cb 2000 	str.w	r2, [fp]
  40597e:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  405982:	9324      	str	r3, [sp, #144]	; 0x90
  405984:	f300 841d 	bgt.w	4061c2 <_svfprintf_r+0x110a>
  405988:	f10b 0b08 	add.w	fp, fp, #8
  40598c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40598e:	1e5c      	subs	r4, r3, #1
  405990:	2c00      	cmp	r4, #0
  405992:	f77f ad7c 	ble.w	40548e <_svfprintf_r+0x3d6>
  405996:	2c10      	cmp	r4, #16
  405998:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40599a:	f340 85bc 	ble.w	406516 <_svfprintf_r+0x145e>
  40599e:	2610      	movs	r6, #16
  4059a0:	4d14      	ldr	r5, [pc, #80]	; (4059f4 <_svfprintf_r+0x93c>)
  4059a2:	4662      	mov	r2, ip
  4059a4:	9f09      	ldr	r7, [sp, #36]	; 0x24
  4059a6:	e003      	b.n	4059b0 <_svfprintf_r+0x8f8>
  4059a8:	3c10      	subs	r4, #16
  4059aa:	2c10      	cmp	r4, #16
  4059ac:	f340 81c8 	ble.w	405d40 <_svfprintf_r+0xc88>
  4059b0:	3301      	adds	r3, #1
  4059b2:	3210      	adds	r2, #16
  4059b4:	f8cb 5000 	str.w	r5, [fp]
  4059b8:	f10b 0b08 	add.w	fp, fp, #8
  4059bc:	2b07      	cmp	r3, #7
  4059be:	f84b 6c04 	str.w	r6, [fp, #-4]
  4059c2:	9225      	str	r2, [sp, #148]	; 0x94
  4059c4:	9324      	str	r3, [sp, #144]	; 0x90
  4059c6:	ddef      	ble.n	4059a8 <_svfprintf_r+0x8f0>
  4059c8:	4638      	mov	r0, r7
  4059ca:	4649      	mov	r1, r9
  4059cc:	aa23      	add	r2, sp, #140	; 0x8c
  4059ce:	46c3      	mov	fp, r8
  4059d0:	f003 fd02 	bl	4093d8 <__ssprint_r>
  4059d4:	2800      	cmp	r0, #0
  4059d6:	f47f ac34 	bne.w	405242 <_svfprintf_r+0x18a>
  4059da:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4059dc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4059de:	e7e3      	b.n	4059a8 <_svfprintf_r+0x8f0>
  4059e0:	0040a8dc 	.word	0x0040a8dc
  4059e4:	0040a8f0 	.word	0x0040a8f0
  4059e8:	0040a8d0 	.word	0x0040a8d0
  4059ec:	0040a8cc 	.word	0x0040a8cc
  4059f0:	0040a90c 	.word	0x0040a90c
  4059f4:	0040a8ac 	.word	0x0040a8ac
  4059f8:	2b01      	cmp	r3, #1
  4059fa:	f000 814d 	beq.w	405c98 <_svfprintf_r+0xbe0>
  4059fe:	2b02      	cmp	r3, #2
  405a00:	f040 80e3 	bne.w	405bca <_svfprintf_r+0xb12>
  405a04:	46c2      	mov	sl, r8
  405a06:	9815      	ldr	r0, [sp, #84]	; 0x54
  405a08:	0923      	lsrs	r3, r4, #4
  405a0a:	f004 010f 	and.w	r1, r4, #15
  405a0e:	092a      	lsrs	r2, r5, #4
  405a10:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  405a14:	4615      	mov	r5, r2
  405a16:	461c      	mov	r4, r3
  405a18:	5c43      	ldrb	r3, [r0, r1]
  405a1a:	f80a 3d01 	strb.w	r3, [sl, #-1]!
  405a1e:	ea54 0305 	orrs.w	r3, r4, r5
  405a22:	d1f1      	bne.n	405a08 <_svfprintf_r+0x950>
  405a24:	4653      	mov	r3, sl
  405a26:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  405a2a:	ebc3 0408 	rsb	r4, r3, r8
  405a2e:	e44f      	b.n	4052d0 <_svfprintf_r+0x218>
  405a30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405a32:	9a07      	ldr	r2, [sp, #28]
  405a34:	1a9f      	subs	r7, r3, r2
  405a36:	2f00      	cmp	r7, #0
  405a38:	f77f acd9 	ble.w	4053ee <_svfprintf_r+0x336>
  405a3c:	2f10      	cmp	r7, #16
  405a3e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405a40:	f340 84f9 	ble.w	406436 <_svfprintf_r+0x137e>
  405a44:	940d      	str	r4, [sp, #52]	; 0x34
  405a46:	f04f 0a10 	mov.w	sl, #16
  405a4a:	4dc8      	ldr	r5, [pc, #800]	; (405d6c <_svfprintf_r+0xcb4>)
  405a4c:	4662      	mov	r2, ip
  405a4e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405a50:	e002      	b.n	405a58 <_svfprintf_r+0x9a0>
  405a52:	3f10      	subs	r7, #16
  405a54:	2f10      	cmp	r7, #16
  405a56:	dd19      	ble.n	405a8c <_svfprintf_r+0x9d4>
  405a58:	3301      	adds	r3, #1
  405a5a:	3210      	adds	r2, #16
  405a5c:	f8cb 5000 	str.w	r5, [fp]
  405a60:	f10b 0b08 	add.w	fp, fp, #8
  405a64:	2b07      	cmp	r3, #7
  405a66:	f84b ac04 	str.w	sl, [fp, #-4]
  405a6a:	9225      	str	r2, [sp, #148]	; 0x94
  405a6c:	9324      	str	r3, [sp, #144]	; 0x90
  405a6e:	ddf0      	ble.n	405a52 <_svfprintf_r+0x99a>
  405a70:	4620      	mov	r0, r4
  405a72:	4649      	mov	r1, r9
  405a74:	aa23      	add	r2, sp, #140	; 0x8c
  405a76:	46c3      	mov	fp, r8
  405a78:	f003 fcae 	bl	4093d8 <__ssprint_r>
  405a7c:	2800      	cmp	r0, #0
  405a7e:	f47f abe0 	bne.w	405242 <_svfprintf_r+0x18a>
  405a82:	3f10      	subs	r7, #16
  405a84:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405a86:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405a88:	2f10      	cmp	r7, #16
  405a8a:	dce5      	bgt.n	405a58 <_svfprintf_r+0x9a0>
  405a8c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  405a8e:	4694      	mov	ip, r2
  405a90:	3301      	adds	r3, #1
  405a92:	44bc      	add	ip, r7
  405a94:	f8cb 5000 	str.w	r5, [fp]
  405a98:	2b07      	cmp	r3, #7
  405a9a:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  405a9e:	9324      	str	r3, [sp, #144]	; 0x90
  405aa0:	f8cb 7004 	str.w	r7, [fp, #4]
  405aa4:	f300 81fc 	bgt.w	405ea0 <_svfprintf_r+0xde8>
  405aa8:	f10b 0b08 	add.w	fp, fp, #8
  405aac:	e49f      	b.n	4053ee <_svfprintf_r+0x336>
  405aae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405ab0:	f10c 0601 	add.w	r6, ip, #1
  405ab4:	9c24      	ldr	r4, [sp, #144]	; 0x90
  405ab6:	2b01      	cmp	r3, #1
  405ab8:	f340 81c9 	ble.w	405e4e <_svfprintf_r+0xd96>
  405abc:	2301      	movs	r3, #1
  405abe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405ac0:	9625      	str	r6, [sp, #148]	; 0x94
  405ac2:	441c      	add	r4, r3
  405ac4:	f8cb 2000 	str.w	r2, [fp]
  405ac8:	f8cb 3004 	str.w	r3, [fp, #4]
  405acc:	2c07      	cmp	r4, #7
  405ace:	9424      	str	r4, [sp, #144]	; 0x90
  405ad0:	f300 81da 	bgt.w	405e88 <_svfprintf_r+0xdd0>
  405ad4:	f10b 0b08 	add.w	fp, fp, #8
  405ad8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  405ada:	3401      	adds	r4, #1
  405adc:	9b16      	ldr	r3, [sp, #88]	; 0x58
  405ade:	4416      	add	r6, r2
  405ae0:	2c07      	cmp	r4, #7
  405ae2:	f8cb 3000 	str.w	r3, [fp]
  405ae6:	9625      	str	r6, [sp, #148]	; 0x94
  405ae8:	9424      	str	r4, [sp, #144]	; 0x90
  405aea:	f8cb 2004 	str.w	r2, [fp, #4]
  405aee:	f300 81bf 	bgt.w	405e70 <_svfprintf_r+0xdb8>
  405af2:	f10b 0b08 	add.w	fp, fp, #8
  405af6:	2300      	movs	r3, #0
  405af8:	9813      	ldr	r0, [sp, #76]	; 0x4c
  405afa:	2200      	movs	r2, #0
  405afc:	9914      	ldr	r1, [sp, #80]	; 0x50
  405afe:	f004 fa4d 	bl	409f9c <__aeabi_dcmpeq>
  405b02:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405b04:	2800      	cmp	r0, #0
  405b06:	f040 80dc 	bne.w	405cc2 <_svfprintf_r+0xc0a>
  405b0a:	3b01      	subs	r3, #1
  405b0c:	3401      	adds	r4, #1
  405b0e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405b10:	441e      	add	r6, r3
  405b12:	2c07      	cmp	r4, #7
  405b14:	f102 0201 	add.w	r2, r2, #1
  405b18:	9424      	str	r4, [sp, #144]	; 0x90
  405b1a:	9625      	str	r6, [sp, #148]	; 0x94
  405b1c:	f8cb 2000 	str.w	r2, [fp]
  405b20:	f8cb 3004 	str.w	r3, [fp, #4]
  405b24:	f300 8100 	bgt.w	405d28 <_svfprintf_r+0xc70>
  405b28:	f10b 0b08 	add.w	fp, fp, #8
  405b2c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405b2e:	3401      	adds	r4, #1
  405b30:	ab1f      	add	r3, sp, #124	; 0x7c
  405b32:	eb06 0c02 	add.w	ip, r6, r2
  405b36:	2c07      	cmp	r4, #7
  405b38:	f8cb 2004 	str.w	r2, [fp, #4]
  405b3c:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  405b40:	9424      	str	r4, [sp, #144]	; 0x90
  405b42:	f8cb 3000 	str.w	r3, [fp]
  405b46:	f77f aca0 	ble.w	40548a <_svfprintf_r+0x3d2>
  405b4a:	9809      	ldr	r0, [sp, #36]	; 0x24
  405b4c:	4649      	mov	r1, r9
  405b4e:	aa23      	add	r2, sp, #140	; 0x8c
  405b50:	f003 fc42 	bl	4093d8 <__ssprint_r>
  405b54:	2800      	cmp	r0, #0
  405b56:	f47f ab74 	bne.w	405242 <_svfprintf_r+0x18a>
  405b5a:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  405b5e:	46c3      	mov	fp, r8
  405b60:	e495      	b.n	40548e <_svfprintf_r+0x3d6>
  405b62:	9809      	ldr	r0, [sp, #36]	; 0x24
  405b64:	4649      	mov	r1, r9
  405b66:	aa23      	add	r2, sp, #140	; 0x8c
  405b68:	f003 fc36 	bl	4093d8 <__ssprint_r>
  405b6c:	2800      	cmp	r0, #0
  405b6e:	f43f acde 	beq.w	40552e <_svfprintf_r+0x476>
  405b72:	f7ff bb66 	b.w	405242 <_svfprintf_r+0x18a>
  405b76:	4614      	mov	r4, r2
  405b78:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  405b7c:	f7ff bba8 	b.w	4052d0 <_svfprintf_r+0x218>
  405b80:	9809      	ldr	r0, [sp, #36]	; 0x24
  405b82:	4649      	mov	r1, r9
  405b84:	aa23      	add	r2, sp, #140	; 0x8c
  405b86:	f003 fc27 	bl	4093d8 <__ssprint_r>
  405b8a:	2800      	cmp	r0, #0
  405b8c:	f47f ab59 	bne.w	405242 <_svfprintf_r+0x18a>
  405b90:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  405b94:	46c3      	mov	fp, r8
  405b96:	e466      	b.n	405466 <_svfprintf_r+0x3ae>
  405b98:	9809      	ldr	r0, [sp, #36]	; 0x24
  405b9a:	4649      	mov	r1, r9
  405b9c:	aa23      	add	r2, sp, #140	; 0x8c
  405b9e:	f003 fc1b 	bl	4093d8 <__ssprint_r>
  405ba2:	2800      	cmp	r0, #0
  405ba4:	f47f ab4d 	bne.w	405242 <_svfprintf_r+0x18a>
  405ba8:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  405bac:	46c3      	mov	fp, r8
  405bae:	e41a      	b.n	4053e6 <_svfprintf_r+0x32e>
  405bb0:	9809      	ldr	r0, [sp, #36]	; 0x24
  405bb2:	4649      	mov	r1, r9
  405bb4:	aa23      	add	r2, sp, #140	; 0x8c
  405bb6:	f003 fc0f 	bl	4093d8 <__ssprint_r>
  405bba:	2800      	cmp	r0, #0
  405bbc:	f47f ab41 	bne.w	405242 <_svfprintf_r+0x18a>
  405bc0:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  405bc4:	46c3      	mov	fp, r8
  405bc6:	f7ff bbfa 	b.w	4053be <_svfprintf_r+0x306>
  405bca:	4641      	mov	r1, r8
  405bcc:	08e2      	lsrs	r2, r4, #3
  405bce:	f004 0307 	and.w	r3, r4, #7
  405bd2:	08e8      	lsrs	r0, r5, #3
  405bd4:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  405bd8:	3330      	adds	r3, #48	; 0x30
  405bda:	4605      	mov	r5, r0
  405bdc:	4614      	mov	r4, r2
  405bde:	f801 3d01 	strb.w	r3, [r1, #-1]!
  405be2:	ea54 0205 	orrs.w	r2, r4, r5
  405be6:	d1f1      	bne.n	405bcc <_svfprintf_r+0xb14>
  405be8:	9a06      	ldr	r2, [sp, #24]
  405bea:	910f      	str	r1, [sp, #60]	; 0x3c
  405bec:	07d0      	lsls	r0, r2, #31
  405bee:	f100 8164 	bmi.w	405eba <_svfprintf_r+0xe02>
  405bf2:	ebc1 0408 	rsb	r4, r1, r8
  405bf6:	f7ff bb6b 	b.w	4052d0 <_svfprintf_r+0x218>
  405bfa:	2302      	movs	r3, #2
  405bfc:	f7ff bb3f 	b.w	40527e <_svfprintf_r+0x1c6>
  405c00:	9c1d      	ldr	r4, [sp, #116]	; 0x74
  405c02:	2c00      	cmp	r4, #0
  405c04:	f340 81f6 	ble.w	405ff4 <_svfprintf_r+0xf3c>
  405c08:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405c0a:	9911      	ldr	r1, [sp, #68]	; 0x44
  405c0c:	4613      	mov	r3, r2
  405c0e:	428a      	cmp	r2, r1
  405c10:	bfa8      	it	ge
  405c12:	460b      	movge	r3, r1
  405c14:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405c16:	461c      	mov	r4, r3
  405c18:	188f      	adds	r7, r1, r2
  405c1a:	2c00      	cmp	r4, #0
  405c1c:	dd0e      	ble.n	405c3c <_svfprintf_r+0xb84>
  405c1e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c20:	44a4      	add	ip, r4
  405c22:	f8cb 1000 	str.w	r1, [fp]
  405c26:	3301      	adds	r3, #1
  405c28:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  405c2c:	f8cb 4004 	str.w	r4, [fp, #4]
  405c30:	2b07      	cmp	r3, #7
  405c32:	9324      	str	r3, [sp, #144]	; 0x90
  405c34:	f300 8353 	bgt.w	4062de <_svfprintf_r+0x1226>
  405c38:	f10b 0b08 	add.w	fp, fp, #8
  405c3c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405c3e:	2c00      	cmp	r4, #0
  405c40:	bfa8      	it	ge
  405c42:	1b1b      	subge	r3, r3, r4
  405c44:	2b00      	cmp	r3, #0
  405c46:	461c      	mov	r4, r3
  405c48:	f340 80a1 	ble.w	405d8e <_svfprintf_r+0xcd6>
  405c4c:	2c10      	cmp	r4, #16
  405c4e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c50:	f340 846c 	ble.w	40652c <_svfprintf_r+0x1474>
  405c54:	2610      	movs	r6, #16
  405c56:	4d45      	ldr	r5, [pc, #276]	; (405d6c <_svfprintf_r+0xcb4>)
  405c58:	4662      	mov	r2, ip
  405c5a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
  405c5e:	e003      	b.n	405c68 <_svfprintf_r+0xbb0>
  405c60:	3c10      	subs	r4, #16
  405c62:	2c10      	cmp	r4, #16
  405c64:	f340 8084 	ble.w	405d70 <_svfprintf_r+0xcb8>
  405c68:	3301      	adds	r3, #1
  405c6a:	3210      	adds	r2, #16
  405c6c:	f8cb 5000 	str.w	r5, [fp]
  405c70:	f10b 0b08 	add.w	fp, fp, #8
  405c74:	2b07      	cmp	r3, #7
  405c76:	f84b 6c04 	str.w	r6, [fp, #-4]
  405c7a:	9225      	str	r2, [sp, #148]	; 0x94
  405c7c:	9324      	str	r3, [sp, #144]	; 0x90
  405c7e:	ddef      	ble.n	405c60 <_svfprintf_r+0xba8>
  405c80:	4650      	mov	r0, sl
  405c82:	4649      	mov	r1, r9
  405c84:	aa23      	add	r2, sp, #140	; 0x8c
  405c86:	46c3      	mov	fp, r8
  405c88:	f003 fba6 	bl	4093d8 <__ssprint_r>
  405c8c:	2800      	cmp	r0, #0
  405c8e:	f47f aad8 	bne.w	405242 <_svfprintf_r+0x18a>
  405c92:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405c94:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c96:	e7e3      	b.n	405c60 <_svfprintf_r+0xba8>
  405c98:	2d00      	cmp	r5, #0
  405c9a:	bf08      	it	eq
  405c9c:	2c0a      	cmpeq	r4, #10
  405c9e:	f080 811a 	bcs.w	405ed6 <_svfprintf_r+0xe1e>
  405ca2:	f50d 7a80 	add.w	sl, sp, #256	; 0x100
  405ca6:	3430      	adds	r4, #48	; 0x30
  405ca8:	f80a 4d41 	strb.w	r4, [sl, #-65]!
  405cac:	ebca 0408 	rsb	r4, sl, r8
  405cb0:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  405cb4:	f7ff bb0c 	b.w	4052d0 <_svfprintf_r+0x218>
  405cb8:	461c      	mov	r4, r3
  405cba:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  405cbe:	f7ff bb07 	b.w	4052d0 <_svfprintf_r+0x218>
  405cc2:	1e5f      	subs	r7, r3, #1
  405cc4:	2f00      	cmp	r7, #0
  405cc6:	f77f af31 	ble.w	405b2c <_svfprintf_r+0xa74>
  405cca:	2f10      	cmp	r7, #16
  405ccc:	4d27      	ldr	r5, [pc, #156]	; (405d6c <_svfprintf_r+0xcb4>)
  405cce:	bfc8      	it	gt
  405cd0:	f04f 0a10 	movgt.w	sl, #16
  405cd4:	dc03      	bgt.n	405cde <_svfprintf_r+0xc26>
  405cd6:	e01c      	b.n	405d12 <_svfprintf_r+0xc5a>
  405cd8:	3f10      	subs	r7, #16
  405cda:	2f10      	cmp	r7, #16
  405cdc:	dd19      	ble.n	405d12 <_svfprintf_r+0xc5a>
  405cde:	3401      	adds	r4, #1
  405ce0:	3610      	adds	r6, #16
  405ce2:	f8cb 5000 	str.w	r5, [fp]
  405ce6:	f10b 0b08 	add.w	fp, fp, #8
  405cea:	2c07      	cmp	r4, #7
  405cec:	f84b ac04 	str.w	sl, [fp, #-4]
  405cf0:	9625      	str	r6, [sp, #148]	; 0x94
  405cf2:	9424      	str	r4, [sp, #144]	; 0x90
  405cf4:	ddf0      	ble.n	405cd8 <_svfprintf_r+0xc20>
  405cf6:	9809      	ldr	r0, [sp, #36]	; 0x24
  405cf8:	4649      	mov	r1, r9
  405cfa:	aa23      	add	r2, sp, #140	; 0x8c
  405cfc:	46c3      	mov	fp, r8
  405cfe:	f003 fb6b 	bl	4093d8 <__ssprint_r>
  405d02:	2800      	cmp	r0, #0
  405d04:	f47f aa9d 	bne.w	405242 <_svfprintf_r+0x18a>
  405d08:	3f10      	subs	r7, #16
  405d0a:	9e25      	ldr	r6, [sp, #148]	; 0x94
  405d0c:	9c24      	ldr	r4, [sp, #144]	; 0x90
  405d0e:	2f10      	cmp	r7, #16
  405d10:	dce5      	bgt.n	405cde <_svfprintf_r+0xc26>
  405d12:	3401      	adds	r4, #1
  405d14:	443e      	add	r6, r7
  405d16:	f8cb 5000 	str.w	r5, [fp]
  405d1a:	2c07      	cmp	r4, #7
  405d1c:	9625      	str	r6, [sp, #148]	; 0x94
  405d1e:	9424      	str	r4, [sp, #144]	; 0x90
  405d20:	f8cb 7004 	str.w	r7, [fp, #4]
  405d24:	f77f af00 	ble.w	405b28 <_svfprintf_r+0xa70>
  405d28:	9809      	ldr	r0, [sp, #36]	; 0x24
  405d2a:	4649      	mov	r1, r9
  405d2c:	aa23      	add	r2, sp, #140	; 0x8c
  405d2e:	f003 fb53 	bl	4093d8 <__ssprint_r>
  405d32:	2800      	cmp	r0, #0
  405d34:	f47f aa85 	bne.w	405242 <_svfprintf_r+0x18a>
  405d38:	9e25      	ldr	r6, [sp, #148]	; 0x94
  405d3a:	46c3      	mov	fp, r8
  405d3c:	9c24      	ldr	r4, [sp, #144]	; 0x90
  405d3e:	e6f5      	b.n	405b2c <_svfprintf_r+0xa74>
  405d40:	4694      	mov	ip, r2
  405d42:	3301      	adds	r3, #1
  405d44:	44a4      	add	ip, r4
  405d46:	f8cb 5000 	str.w	r5, [fp]
  405d4a:	2b07      	cmp	r3, #7
  405d4c:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  405d50:	9324      	str	r3, [sp, #144]	; 0x90
  405d52:	f8cb 4004 	str.w	r4, [fp, #4]
  405d56:	f77f ab98 	ble.w	40548a <_svfprintf_r+0x3d2>
  405d5a:	e6f6      	b.n	405b4a <_svfprintf_r+0xa92>
  405d5c:	990c      	ldr	r1, [sp, #48]	; 0x30
  405d5e:	2500      	movs	r5, #0
  405d60:	460a      	mov	r2, r1
  405d62:	680c      	ldr	r4, [r1, #0]
  405d64:	3204      	adds	r2, #4
  405d66:	920c      	str	r2, [sp, #48]	; 0x30
  405d68:	f7ff ba89 	b.w	40527e <_svfprintf_r+0x1c6>
  405d6c:	0040a8ac 	.word	0x0040a8ac
  405d70:	4694      	mov	ip, r2
  405d72:	3301      	adds	r3, #1
  405d74:	44a4      	add	ip, r4
  405d76:	f8cb 5000 	str.w	r5, [fp]
  405d7a:	2b07      	cmp	r3, #7
  405d7c:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  405d80:	9324      	str	r3, [sp, #144]	; 0x90
  405d82:	f8cb 4004 	str.w	r4, [fp, #4]
  405d86:	f300 82df 	bgt.w	406348 <_svfprintf_r+0x1290>
  405d8a:	f10b 0b08 	add.w	fp, fp, #8
  405d8e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405d90:	9911      	ldr	r1, [sp, #68]	; 0x44
  405d92:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405d94:	440a      	add	r2, r1
  405d96:	4616      	mov	r6, r2
  405d98:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405d9a:	4293      	cmp	r3, r2
  405d9c:	db45      	blt.n	405e2a <_svfprintf_r+0xd72>
  405d9e:	9a06      	ldr	r2, [sp, #24]
  405da0:	07d0      	lsls	r0, r2, #31
  405da2:	d442      	bmi.n	405e2a <_svfprintf_r+0xd72>
  405da4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405da6:	1bbc      	subs	r4, r7, r6
  405da8:	1ad3      	subs	r3, r2, r3
  405daa:	429c      	cmp	r4, r3
  405dac:	bfa8      	it	ge
  405dae:	461c      	movge	r4, r3
  405db0:	2c00      	cmp	r4, #0
  405db2:	4625      	mov	r5, r4
  405db4:	dd0e      	ble.n	405dd4 <_svfprintf_r+0xd1c>
  405db6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405db8:	44a4      	add	ip, r4
  405dba:	f8cb 6000 	str.w	r6, [fp]
  405dbe:	3201      	adds	r2, #1
  405dc0:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  405dc4:	f8cb 4004 	str.w	r4, [fp, #4]
  405dc8:	2a07      	cmp	r2, #7
  405dca:	9224      	str	r2, [sp, #144]	; 0x90
  405dcc:	f300 82a0 	bgt.w	406310 <_svfprintf_r+0x1258>
  405dd0:	f10b 0b08 	add.w	fp, fp, #8
  405dd4:	2d00      	cmp	r5, #0
  405dd6:	bfac      	ite	ge
  405dd8:	1b5c      	subge	r4, r3, r5
  405dda:	461c      	movlt	r4, r3
  405ddc:	2c00      	cmp	r4, #0
  405dde:	f77f ab56 	ble.w	40548e <_svfprintf_r+0x3d6>
  405de2:	2c10      	cmp	r4, #16
  405de4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405de6:	f340 8396 	ble.w	406516 <_svfprintf_r+0x145e>
  405dea:	2610      	movs	r6, #16
  405dec:	4db1      	ldr	r5, [pc, #708]	; (4060b4 <_svfprintf_r+0xffc>)
  405dee:	4662      	mov	r2, ip
  405df0:	9f09      	ldr	r7, [sp, #36]	; 0x24
  405df2:	e002      	b.n	405dfa <_svfprintf_r+0xd42>
  405df4:	3c10      	subs	r4, #16
  405df6:	2c10      	cmp	r4, #16
  405df8:	dda2      	ble.n	405d40 <_svfprintf_r+0xc88>
  405dfa:	3301      	adds	r3, #1
  405dfc:	3210      	adds	r2, #16
  405dfe:	f8cb 5000 	str.w	r5, [fp]
  405e02:	f10b 0b08 	add.w	fp, fp, #8
  405e06:	2b07      	cmp	r3, #7
  405e08:	f84b 6c04 	str.w	r6, [fp, #-4]
  405e0c:	9225      	str	r2, [sp, #148]	; 0x94
  405e0e:	9324      	str	r3, [sp, #144]	; 0x90
  405e10:	ddf0      	ble.n	405df4 <_svfprintf_r+0xd3c>
  405e12:	4638      	mov	r0, r7
  405e14:	4649      	mov	r1, r9
  405e16:	aa23      	add	r2, sp, #140	; 0x8c
  405e18:	46c3      	mov	fp, r8
  405e1a:	f003 fadd 	bl	4093d8 <__ssprint_r>
  405e1e:	2800      	cmp	r0, #0
  405e20:	f47f aa0f 	bne.w	405242 <_svfprintf_r+0x18a>
  405e24:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405e26:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405e28:	e7e4      	b.n	405df4 <_svfprintf_r+0xd3c>
  405e2a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405e2c:	9817      	ldr	r0, [sp, #92]	; 0x5c
  405e2e:	3201      	adds	r2, #1
  405e30:	9916      	ldr	r1, [sp, #88]	; 0x58
  405e32:	4484      	add	ip, r0
  405e34:	f8cb 0004 	str.w	r0, [fp, #4]
  405e38:	2a07      	cmp	r2, #7
  405e3a:	f8cb 1000 	str.w	r1, [fp]
  405e3e:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  405e42:	9224      	str	r2, [sp, #144]	; 0x90
  405e44:	f300 8273 	bgt.w	40632e <_svfprintf_r+0x1276>
  405e48:	f10b 0b08 	add.w	fp, fp, #8
  405e4c:	e7aa      	b.n	405da4 <_svfprintf_r+0xcec>
  405e4e:	9b06      	ldr	r3, [sp, #24]
  405e50:	07d9      	lsls	r1, r3, #31
  405e52:	f53f ae33 	bmi.w	405abc <_svfprintf_r+0xa04>
  405e56:	2301      	movs	r3, #1
  405e58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405e5a:	9625      	str	r6, [sp, #148]	; 0x94
  405e5c:	441c      	add	r4, r3
  405e5e:	f8cb 2000 	str.w	r2, [fp]
  405e62:	f8cb 3004 	str.w	r3, [fp, #4]
  405e66:	2c07      	cmp	r4, #7
  405e68:	9424      	str	r4, [sp, #144]	; 0x90
  405e6a:	f77f ae5d 	ble.w	405b28 <_svfprintf_r+0xa70>
  405e6e:	e75b      	b.n	405d28 <_svfprintf_r+0xc70>
  405e70:	9809      	ldr	r0, [sp, #36]	; 0x24
  405e72:	4649      	mov	r1, r9
  405e74:	aa23      	add	r2, sp, #140	; 0x8c
  405e76:	f003 faaf 	bl	4093d8 <__ssprint_r>
  405e7a:	2800      	cmp	r0, #0
  405e7c:	f47f a9e1 	bne.w	405242 <_svfprintf_r+0x18a>
  405e80:	9e25      	ldr	r6, [sp, #148]	; 0x94
  405e82:	46c3      	mov	fp, r8
  405e84:	9c24      	ldr	r4, [sp, #144]	; 0x90
  405e86:	e636      	b.n	405af6 <_svfprintf_r+0xa3e>
  405e88:	9809      	ldr	r0, [sp, #36]	; 0x24
  405e8a:	4649      	mov	r1, r9
  405e8c:	aa23      	add	r2, sp, #140	; 0x8c
  405e8e:	f003 faa3 	bl	4093d8 <__ssprint_r>
  405e92:	2800      	cmp	r0, #0
  405e94:	f47f a9d5 	bne.w	405242 <_svfprintf_r+0x18a>
  405e98:	9e25      	ldr	r6, [sp, #148]	; 0x94
  405e9a:	46c3      	mov	fp, r8
  405e9c:	9c24      	ldr	r4, [sp, #144]	; 0x90
  405e9e:	e61b      	b.n	405ad8 <_svfprintf_r+0xa20>
  405ea0:	9809      	ldr	r0, [sp, #36]	; 0x24
  405ea2:	4649      	mov	r1, r9
  405ea4:	aa23      	add	r2, sp, #140	; 0x8c
  405ea6:	f003 fa97 	bl	4093d8 <__ssprint_r>
  405eaa:	2800      	cmp	r0, #0
  405eac:	f47f a9c9 	bne.w	405242 <_svfprintf_r+0x18a>
  405eb0:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  405eb4:	46c3      	mov	fp, r8
  405eb6:	f7ff ba9a 	b.w	4053ee <_svfprintf_r+0x336>
  405eba:	2b30      	cmp	r3, #48	; 0x30
  405ebc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405ebe:	f43f adb4 	beq.w	405a2a <_svfprintf_r+0x972>
  405ec2:	3b01      	subs	r3, #1
  405ec4:	461a      	mov	r2, r3
  405ec6:	930f      	str	r3, [sp, #60]	; 0x3c
  405ec8:	2330      	movs	r3, #48	; 0x30
  405eca:	ebc2 0408 	rsb	r4, r2, r8
  405ece:	f801 3c01 	strb.w	r3, [r1, #-1]
  405ed2:	f7ff b9fd 	b.w	4052d0 <_svfprintf_r+0x218>
  405ed6:	46c2      	mov	sl, r8
  405ed8:	f8cd c01c 	str.w	ip, [sp, #28]
  405edc:	4620      	mov	r0, r4
  405ede:	4629      	mov	r1, r5
  405ee0:	220a      	movs	r2, #10
  405ee2:	2300      	movs	r3, #0
  405ee4:	f004 f8b4 	bl	40a050 <__aeabi_uldivmod>
  405ee8:	f102 0e30 	add.w	lr, r2, #48	; 0x30
  405eec:	4620      	mov	r0, r4
  405eee:	4629      	mov	r1, r5
  405ef0:	2300      	movs	r3, #0
  405ef2:	220a      	movs	r2, #10
  405ef4:	f80a ed01 	strb.w	lr, [sl, #-1]!
  405ef8:	f004 f8aa 	bl	40a050 <__aeabi_uldivmod>
  405efc:	4604      	mov	r4, r0
  405efe:	460d      	mov	r5, r1
  405f00:	ea54 0305 	orrs.w	r3, r4, r5
  405f04:	d1ea      	bne.n	405edc <_svfprintf_r+0xe24>
  405f06:	f8dd c01c 	ldr.w	ip, [sp, #28]
  405f0a:	ebca 0408 	rsb	r4, sl, r8
  405f0e:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  405f12:	f7ff b9dd 	b.w	4052d0 <_svfprintf_r+0x218>
  405f16:	9813      	ldr	r0, [sp, #76]	; 0x4c
  405f18:	9914      	ldr	r1, [sp, #80]	; 0x50
  405f1a:	f8cd c01c 	str.w	ip, [sp, #28]
  405f1e:	f003 f9e3 	bl	4092e8 <__fpclassifyd>
  405f22:	f8dd c01c 	ldr.w	ip, [sp, #28]
  405f26:	2800      	cmp	r0, #0
  405f28:	f040 80cc 	bne.w	4060c4 <_svfprintf_r+0x100c>
  405f2c:	9c06      	ldr	r4, [sp, #24]
  405f2e:	2103      	movs	r1, #3
  405f30:	4a61      	ldr	r2, [pc, #388]	; (4060b8 <_svfprintf_r+0x1000>)
  405f32:	4b62      	ldr	r3, [pc, #392]	; (4060bc <_svfprintf_r+0x1004>)
  405f34:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  405f38:	9010      	str	r0, [sp, #64]	; 0x40
  405f3a:	2e47      	cmp	r6, #71	; 0x47
  405f3c:	bfd8      	it	le
  405f3e:	461a      	movle	r2, r3
  405f40:	9406      	str	r4, [sp, #24]
  405f42:	9107      	str	r1, [sp, #28]
  405f44:	460c      	mov	r4, r1
  405f46:	9011      	str	r0, [sp, #68]	; 0x44
  405f48:	920f      	str	r2, [sp, #60]	; 0x3c
  405f4a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  405f4e:	f7ff b9c6 	b.w	4052de <_svfprintf_r+0x226>
  405f52:	9b06      	ldr	r3, [sp, #24]
  405f54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405f56:	f013 0f40 	tst.w	r3, #64	; 0x40
  405f5a:	4613      	mov	r3, r2
  405f5c:	f43f abc9 	beq.w	4056f2 <_svfprintf_r+0x63a>
  405f60:	8814      	ldrh	r4, [r2, #0]
  405f62:	3204      	adds	r2, #4
  405f64:	2500      	movs	r5, #0
  405f66:	2301      	movs	r3, #1
  405f68:	920c      	str	r2, [sp, #48]	; 0x30
  405f6a:	f7ff b988 	b.w	40527e <_svfprintf_r+0x1c6>
  405f6e:	9b06      	ldr	r3, [sp, #24]
  405f70:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405f72:	f013 0f40 	tst.w	r3, #64	; 0x40
  405f76:	4613      	mov	r3, r2
  405f78:	f000 8130 	beq.w	4061dc <_svfprintf_r+0x1124>
  405f7c:	3304      	adds	r3, #4
  405f7e:	8814      	ldrh	r4, [r2, #0]
  405f80:	2500      	movs	r5, #0
  405f82:	930c      	str	r3, [sp, #48]	; 0x30
  405f84:	f7ff bbcd 	b.w	405722 <_svfprintf_r+0x66a>
  405f88:	9b06      	ldr	r3, [sp, #24]
  405f8a:	06dd      	lsls	r5, r3, #27
  405f8c:	d40b      	bmi.n	405fa6 <_svfprintf_r+0xeee>
  405f8e:	9b06      	ldr	r3, [sp, #24]
  405f90:	065c      	lsls	r4, r3, #25
  405f92:	d508      	bpl.n	405fa6 <_svfprintf_r+0xeee>
  405f94:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405f96:	6813      	ldr	r3, [r2, #0]
  405f98:	3204      	adds	r2, #4
  405f9a:	920c      	str	r2, [sp, #48]	; 0x30
  405f9c:	f8bd 2028 	ldrh.w	r2, [sp, #40]	; 0x28
  405fa0:	801a      	strh	r2, [r3, #0]
  405fa2:	f7ff b8af 	b.w	405104 <_svfprintf_r+0x4c>
  405fa6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405fa8:	6813      	ldr	r3, [r2, #0]
  405faa:	3204      	adds	r2, #4
  405fac:	920c      	str	r2, [sp, #48]	; 0x30
  405fae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405fb0:	601a      	str	r2, [r3, #0]
  405fb2:	f7ff b8a7 	b.w	405104 <_svfprintf_r+0x4c>
  405fb6:	9b06      	ldr	r3, [sp, #24]
  405fb8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405fba:	f013 0f40 	tst.w	r3, #64	; 0x40
  405fbe:	4613      	mov	r3, r2
  405fc0:	f43f ac26 	beq.w	405810 <_svfprintf_r+0x758>
  405fc4:	f9b2 4000 	ldrsh.w	r4, [r2]
  405fc8:	3304      	adds	r3, #4
  405fca:	17e5      	asrs	r5, r4, #31
  405fcc:	930c      	str	r3, [sp, #48]	; 0x30
  405fce:	4622      	mov	r2, r4
  405fd0:	462b      	mov	r3, r5
  405fd2:	f7ff baf9 	b.w	4055c8 <_svfprintf_r+0x510>
  405fd6:	4d37      	ldr	r5, [pc, #220]	; (4060b4 <_svfprintf_r+0xffc>)
  405fd8:	f7ff ba37 	b.w	40544a <_svfprintf_r+0x392>
  405fdc:	9809      	ldr	r0, [sp, #36]	; 0x24
  405fde:	4649      	mov	r1, r9
  405fe0:	aa23      	add	r2, sp, #140	; 0x8c
  405fe2:	f003 f9f9 	bl	4093d8 <__ssprint_r>
  405fe6:	2800      	cmp	r0, #0
  405fe8:	f47f a92b 	bne.w	405242 <_svfprintf_r+0x18a>
  405fec:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  405ff0:	46c3      	mov	fp, r8
  405ff2:	e4b2      	b.n	40595a <_svfprintf_r+0x8a2>
  405ff4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405ff6:	2201      	movs	r2, #1
  405ff8:	f10c 0c01 	add.w	ip, ip, #1
  405ffc:	4930      	ldr	r1, [pc, #192]	; (4060c0 <_svfprintf_r+0x1008>)
  405ffe:	4413      	add	r3, r2
  406000:	f8cb 2004 	str.w	r2, [fp, #4]
  406004:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  406008:	2b07      	cmp	r3, #7
  40600a:	f8cb 1000 	str.w	r1, [fp]
  40600e:	9324      	str	r3, [sp, #144]	; 0x90
  406010:	f300 80fa 	bgt.w	406208 <_svfprintf_r+0x1150>
  406014:	f10b 0b08 	add.w	fp, fp, #8
  406018:	b92c      	cbnz	r4, 406026 <_svfprintf_r+0xf6e>
  40601a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40601c:	b91b      	cbnz	r3, 406026 <_svfprintf_r+0xf6e>
  40601e:	9b06      	ldr	r3, [sp, #24]
  406020:	07dd      	lsls	r5, r3, #31
  406022:	f57f aa34 	bpl.w	40548e <_svfprintf_r+0x3d6>
  406026:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406028:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40602a:	3301      	adds	r3, #1
  40602c:	9816      	ldr	r0, [sp, #88]	; 0x58
  40602e:	eb0c 0201 	add.w	r2, ip, r1
  406032:	f8cb 1004 	str.w	r1, [fp, #4]
  406036:	2b07      	cmp	r3, #7
  406038:	f8cb 0000 	str.w	r0, [fp]
  40603c:	9225      	str	r2, [sp, #148]	; 0x94
  40603e:	9324      	str	r3, [sp, #144]	; 0x90
  406040:	f300 824c 	bgt.w	4064dc <_svfprintf_r+0x1424>
  406044:	f10b 0b08 	add.w	fp, fp, #8
  406048:	4264      	negs	r4, r4
  40604a:	2c00      	cmp	r4, #0
  40604c:	f340 8126 	ble.w	40629c <_svfprintf_r+0x11e4>
  406050:	2c10      	cmp	r4, #16
  406052:	4d18      	ldr	r5, [pc, #96]	; (4060b4 <_svfprintf_r+0xffc>)
  406054:	f340 814f 	ble.w	4062f6 <_svfprintf_r+0x123e>
  406058:	2610      	movs	r6, #16
  40605a:	9f09      	ldr	r7, [sp, #36]	; 0x24
  40605c:	e003      	b.n	406066 <_svfprintf_r+0xfae>
  40605e:	3c10      	subs	r4, #16
  406060:	2c10      	cmp	r4, #16
  406062:	f340 8148 	ble.w	4062f6 <_svfprintf_r+0x123e>
  406066:	3301      	adds	r3, #1
  406068:	3210      	adds	r2, #16
  40606a:	f8cb 5000 	str.w	r5, [fp]
  40606e:	f10b 0b08 	add.w	fp, fp, #8
  406072:	2b07      	cmp	r3, #7
  406074:	f84b 6c04 	str.w	r6, [fp, #-4]
  406078:	9225      	str	r2, [sp, #148]	; 0x94
  40607a:	9324      	str	r3, [sp, #144]	; 0x90
  40607c:	ddef      	ble.n	40605e <_svfprintf_r+0xfa6>
  40607e:	4638      	mov	r0, r7
  406080:	4649      	mov	r1, r9
  406082:	aa23      	add	r2, sp, #140	; 0x8c
  406084:	46c3      	mov	fp, r8
  406086:	f003 f9a7 	bl	4093d8 <__ssprint_r>
  40608a:	2800      	cmp	r0, #0
  40608c:	f47f a8d9 	bne.w	405242 <_svfprintf_r+0x18a>
  406090:	9a25      	ldr	r2, [sp, #148]	; 0x94
  406092:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406094:	e7e3      	b.n	40605e <_svfprintf_r+0xfa6>
  406096:	f041 0120 	orr.w	r1, r1, #32
  40609a:	785e      	ldrb	r6, [r3, #1]
  40609c:	9106      	str	r1, [sp, #24]
  40609e:	1c59      	adds	r1, r3, #1
  4060a0:	f7ff b85f 	b.w	405162 <_svfprintf_r+0xaa>
  4060a4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4060a6:	910c      	str	r1, [sp, #48]	; 0x30
  4060a8:	4619      	mov	r1, r3
  4060aa:	4240      	negs	r0, r0
  4060ac:	900b      	str	r0, [sp, #44]	; 0x2c
  4060ae:	f7ff ba43 	b.w	405538 <_svfprintf_r+0x480>
  4060b2:	bf00      	nop
  4060b4:	0040a8ac 	.word	0x0040a8ac
  4060b8:	0040a8d8 	.word	0x0040a8d8
  4060bc:	0040a8d4 	.word	0x0040a8d4
  4060c0:	0040a90c 	.word	0x0040a90c
  4060c4:	f1bc 3fff 	cmp.w	ip, #4294967295
  4060c8:	f026 0a20 	bic.w	sl, r6, #32
  4060cc:	f000 80a9 	beq.w	406222 <_svfprintf_r+0x116a>
  4060d0:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  4060d4:	f040 80a7 	bne.w	406226 <_svfprintf_r+0x116e>
  4060d8:	f1bc 0f00 	cmp.w	ip, #0
  4060dc:	f040 80a3 	bne.w	406226 <_svfprintf_r+0x116e>
  4060e0:	9b06      	ldr	r3, [sp, #24]
  4060e2:	f04f 0a47 	mov.w	sl, #71	; 0x47
  4060e6:	f04f 0c01 	mov.w	ip, #1
  4060ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4060ee:	930e      	str	r3, [sp, #56]	; 0x38
  4060f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4060f2:	2b00      	cmp	r3, #0
  4060f4:	f2c0 81ff 	blt.w	4064f6 <_svfprintf_r+0x143e>
  4060f8:	461d      	mov	r5, r3
  4060fa:	9f13      	ldr	r7, [sp, #76]	; 0x4c
  4060fc:	2300      	movs	r3, #0
  4060fe:	930d      	str	r3, [sp, #52]	; 0x34
  406100:	2002      	movs	r0, #2
  406102:	a91d      	add	r1, sp, #116	; 0x74
  406104:	f8cd c004 	str.w	ip, [sp, #4]
  406108:	463a      	mov	r2, r7
  40610a:	9000      	str	r0, [sp, #0]
  40610c:	a81e      	add	r0, sp, #120	; 0x78
  40610e:	9102      	str	r1, [sp, #8]
  406110:	a921      	add	r1, sp, #132	; 0x84
  406112:	9003      	str	r0, [sp, #12]
  406114:	462b      	mov	r3, r5
  406116:	9809      	ldr	r0, [sp, #36]	; 0x24
  406118:	9104      	str	r1, [sp, #16]
  40611a:	f8cd c01c 	str.w	ip, [sp, #28]
  40611e:	f000 fbbb 	bl	406898 <_dtoa_r>
  406122:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  406126:	900f      	str	r0, [sp, #60]	; 0x3c
  406128:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40612c:	f040 8242 	bne.w	4065b4 <_svfprintf_r+0x14fc>
  406130:	9b06      	ldr	r3, [sp, #24]
  406132:	07db      	lsls	r3, r3, #31
  406134:	f140 81f3 	bpl.w	40651e <_svfprintf_r+0x1466>
  406138:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40613a:	eb03 040c 	add.w	r4, r3, ip
  40613e:	4638      	mov	r0, r7
  406140:	2200      	movs	r2, #0
  406142:	2300      	movs	r3, #0
  406144:	4629      	mov	r1, r5
  406146:	f8cd c01c 	str.w	ip, [sp, #28]
  40614a:	f003 ff27 	bl	409f9c <__aeabi_dcmpeq>
  40614e:	f8dd c01c 	ldr.w	ip, [sp, #28]
  406152:	2800      	cmp	r0, #0
  406154:	f040 8172 	bne.w	40643c <_svfprintf_r+0x1384>
  406158:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40615a:	429c      	cmp	r4, r3
  40615c:	d906      	bls.n	40616c <_svfprintf_r+0x10b4>
  40615e:	2130      	movs	r1, #48	; 0x30
  406160:	1c5a      	adds	r2, r3, #1
  406162:	9221      	str	r2, [sp, #132]	; 0x84
  406164:	7019      	strb	r1, [r3, #0]
  406166:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406168:	429c      	cmp	r4, r3
  40616a:	d8f9      	bhi.n	406160 <_svfprintf_r+0x10a8>
  40616c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40616e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  406172:	eba3 0302 	sub.w	r3, r3, r2
  406176:	9312      	str	r3, [sp, #72]	; 0x48
  406178:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40617a:	f040 8113 	bne.w	4063a4 <_svfprintf_r+0x12ec>
  40617e:	459c      	cmp	ip, r3
  406180:	f2c0 8168 	blt.w	406454 <_svfprintf_r+0x139c>
  406184:	1cd9      	adds	r1, r3, #3
  406186:	f2c0 8165 	blt.w	406454 <_svfprintf_r+0x139c>
  40618a:	2667      	movs	r6, #103	; 0x67
  40618c:	9311      	str	r3, [sp, #68]	; 0x44
  40618e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406190:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406192:	4293      	cmp	r3, r2
  406194:	f300 81b6 	bgt.w	406504 <_svfprintf_r+0x144c>
  406198:	9b06      	ldr	r3, [sp, #24]
  40619a:	07df      	lsls	r7, r3, #31
  40619c:	f100 81c1 	bmi.w	406522 <_svfprintf_r+0x146a>
  4061a0:	4614      	mov	r4, r2
  4061a2:	ea22 7ce2 	bic.w	ip, r2, r2, asr #31
  4061a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4061a8:	2b00      	cmp	r3, #0
  4061aa:	f040 80f0 	bne.w	40638e <_svfprintf_r+0x12d6>
  4061ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4061b0:	f8cd c01c 	str.w	ip, [sp, #28]
  4061b4:	9306      	str	r3, [sp, #24]
  4061b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4061b8:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4061bc:	9310      	str	r3, [sp, #64]	; 0x40
  4061be:	f7ff b88e 	b.w	4052de <_svfprintf_r+0x226>
  4061c2:	9809      	ldr	r0, [sp, #36]	; 0x24
  4061c4:	4649      	mov	r1, r9
  4061c6:	aa23      	add	r2, sp, #140	; 0x8c
  4061c8:	f003 f906 	bl	4093d8 <__ssprint_r>
  4061cc:	2800      	cmp	r0, #0
  4061ce:	f47f a838 	bne.w	405242 <_svfprintf_r+0x18a>
  4061d2:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  4061d6:	46c3      	mov	fp, r8
  4061d8:	f7ff bbd8 	b.w	40598c <_svfprintf_r+0x8d4>
  4061dc:	3304      	adds	r3, #4
  4061de:	6814      	ldr	r4, [r2, #0]
  4061e0:	2500      	movs	r5, #0
  4061e2:	930c      	str	r3, [sp, #48]	; 0x30
  4061e4:	f7ff ba9d 	b.w	405722 <_svfprintf_r+0x66a>
  4061e8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4061ea:	2140      	movs	r1, #64	; 0x40
  4061ec:	f001 ff84 	bl	4080f8 <_malloc_r>
  4061f0:	f8c9 0000 	str.w	r0, [r9]
  4061f4:	f8c9 0010 	str.w	r0, [r9, #16]
  4061f8:	2800      	cmp	r0, #0
  4061fa:	f000 81d4 	beq.w	4065a6 <_svfprintf_r+0x14ee>
  4061fe:	2340      	movs	r3, #64	; 0x40
  406200:	f8c9 3014 	str.w	r3, [r9, #20]
  406204:	f7fe bf70 	b.w	4050e8 <_svfprintf_r+0x30>
  406208:	9809      	ldr	r0, [sp, #36]	; 0x24
  40620a:	4649      	mov	r1, r9
  40620c:	aa23      	add	r2, sp, #140	; 0x8c
  40620e:	f003 f8e3 	bl	4093d8 <__ssprint_r>
  406212:	2800      	cmp	r0, #0
  406214:	f47f a815 	bne.w	405242 <_svfprintf_r+0x18a>
  406218:	9c1d      	ldr	r4, [sp, #116]	; 0x74
  40621a:	46c3      	mov	fp, r8
  40621c:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  406220:	e6fa      	b.n	406018 <_svfprintf_r+0xf60>
  406222:	f04f 0c06 	mov.w	ip, #6
  406226:	9b06      	ldr	r3, [sp, #24]
  406228:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  40622c:	930e      	str	r3, [sp, #56]	; 0x38
  40622e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406230:	2b00      	cmp	r3, #0
  406232:	f2c0 8160 	blt.w	4064f6 <_svfprintf_r+0x143e>
  406236:	461d      	mov	r5, r3
  406238:	9f13      	ldr	r7, [sp, #76]	; 0x4c
  40623a:	2300      	movs	r3, #0
  40623c:	930d      	str	r3, [sp, #52]	; 0x34
  40623e:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  406242:	f000 80c4 	beq.w	4063ce <_svfprintf_r+0x1316>
  406246:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  40624a:	f47f af59 	bne.w	406100 <_svfprintf_r+0x1048>
  40624e:	f10c 0401 	add.w	r4, ip, #1
  406252:	f8cd c01c 	str.w	ip, [sp, #28]
  406256:	f10d 0e74 	add.w	lr, sp, #116	; 0x74
  40625a:	f10d 0c84 	add.w	ip, sp, #132	; 0x84
  40625e:	a81e      	add	r0, sp, #120	; 0x78
  406260:	2102      	movs	r1, #2
  406262:	f8cd c010 	str.w	ip, [sp, #16]
  406266:	463a      	mov	r2, r7
  406268:	9003      	str	r0, [sp, #12]
  40626a:	462b      	mov	r3, r5
  40626c:	9401      	str	r4, [sp, #4]
  40626e:	9100      	str	r1, [sp, #0]
  406270:	f8cd e008 	str.w	lr, [sp, #8]
  406274:	9809      	ldr	r0, [sp, #36]	; 0x24
  406276:	f000 fb0f 	bl	406898 <_dtoa_r>
  40627a:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40627e:	900f      	str	r0, [sp, #60]	; 0x3c
  406280:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406282:	441c      	add	r4, r3
  406284:	e75b      	b.n	40613e <_svfprintf_r+0x1086>
  406286:	9809      	ldr	r0, [sp, #36]	; 0x24
  406288:	4649      	mov	r1, r9
  40628a:	aa23      	add	r2, sp, #140	; 0x8c
  40628c:	f003 f8a4 	bl	4093d8 <__ssprint_r>
  406290:	2800      	cmp	r0, #0
  406292:	f47e afd6 	bne.w	405242 <_svfprintf_r+0x18a>
  406296:	9a25      	ldr	r2, [sp, #148]	; 0x94
  406298:	46c3      	mov	fp, r8
  40629a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40629c:	9812      	ldr	r0, [sp, #72]	; 0x48
  40629e:	3301      	adds	r3, #1
  4062a0:	eb02 0c00 	add.w	ip, r2, r0
  4062a4:	2b07      	cmp	r3, #7
  4062a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4062a8:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  4062ac:	f8cb 2000 	str.w	r2, [fp]
  4062b0:	9324      	str	r3, [sp, #144]	; 0x90
  4062b2:	f8cb 0004 	str.w	r0, [fp, #4]
  4062b6:	f77f a8e8 	ble.w	40548a <_svfprintf_r+0x3d2>
  4062ba:	e446      	b.n	405b4a <_svfprintf_r+0xa92>
  4062bc:	9510      	str	r5, [sp, #64]	; 0x40
  4062be:	f7fe fecd 	bl	40505c <strlen>
  4062c2:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
  4062c6:	970c      	str	r7, [sp, #48]	; 0x30
  4062c8:	4604      	mov	r4, r0
  4062ca:	9511      	str	r5, [sp, #68]	; 0x44
  4062cc:	9307      	str	r3, [sp, #28]
  4062ce:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4062d2:	f7ff b804 	b.w	4052de <_svfprintf_r+0x226>
  4062d6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4062d8:	4fb7      	ldr	r7, [pc, #732]	; (4065b8 <_svfprintf_r+0x1500>)
  4062da:	f7ff b84b 	b.w	405374 <_svfprintf_r+0x2bc>
  4062de:	9809      	ldr	r0, [sp, #36]	; 0x24
  4062e0:	4649      	mov	r1, r9
  4062e2:	aa23      	add	r2, sp, #140	; 0x8c
  4062e4:	f003 f878 	bl	4093d8 <__ssprint_r>
  4062e8:	2800      	cmp	r0, #0
  4062ea:	f47e afaa 	bne.w	405242 <_svfprintf_r+0x18a>
  4062ee:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  4062f2:	46c3      	mov	fp, r8
  4062f4:	e4a2      	b.n	405c3c <_svfprintf_r+0xb84>
  4062f6:	3301      	adds	r3, #1
  4062f8:	4422      	add	r2, r4
  4062fa:	f8cb 5000 	str.w	r5, [fp]
  4062fe:	2b07      	cmp	r3, #7
  406300:	9225      	str	r2, [sp, #148]	; 0x94
  406302:	9324      	str	r3, [sp, #144]	; 0x90
  406304:	f8cb 4004 	str.w	r4, [fp, #4]
  406308:	dcbd      	bgt.n	406286 <_svfprintf_r+0x11ce>
  40630a:	f10b 0b08 	add.w	fp, fp, #8
  40630e:	e7c5      	b.n	40629c <_svfprintf_r+0x11e4>
  406310:	9809      	ldr	r0, [sp, #36]	; 0x24
  406312:	4649      	mov	r1, r9
  406314:	aa23      	add	r2, sp, #140	; 0x8c
  406316:	f003 f85f 	bl	4093d8 <__ssprint_r>
  40631a:	2800      	cmp	r0, #0
  40631c:	f47e af91 	bne.w	405242 <_svfprintf_r+0x18a>
  406320:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  406322:	46c3      	mov	fp, r8
  406324:	9a12      	ldr	r2, [sp, #72]	; 0x48
  406326:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  40632a:	1ad3      	subs	r3, r2, r3
  40632c:	e552      	b.n	405dd4 <_svfprintf_r+0xd1c>
  40632e:	9809      	ldr	r0, [sp, #36]	; 0x24
  406330:	4649      	mov	r1, r9
  406332:	aa23      	add	r2, sp, #140	; 0x8c
  406334:	f003 f850 	bl	4093d8 <__ssprint_r>
  406338:	2800      	cmp	r0, #0
  40633a:	f47e af82 	bne.w	405242 <_svfprintf_r+0x18a>
  40633e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  406340:	46c3      	mov	fp, r8
  406342:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  406346:	e52d      	b.n	405da4 <_svfprintf_r+0xcec>
  406348:	9809      	ldr	r0, [sp, #36]	; 0x24
  40634a:	4649      	mov	r1, r9
  40634c:	aa23      	add	r2, sp, #140	; 0x8c
  40634e:	f003 f843 	bl	4093d8 <__ssprint_r>
  406352:	2800      	cmp	r0, #0
  406354:	f47e af75 	bne.w	405242 <_svfprintf_r+0x18a>
  406358:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  40635c:	46c3      	mov	fp, r8
  40635e:	e516      	b.n	405d8e <_svfprintf_r+0xcd6>
  406360:	2c06      	cmp	r4, #6
  406362:	970c      	str	r7, [sp, #48]	; 0x30
  406364:	9310      	str	r3, [sp, #64]	; 0x40
  406366:	461f      	mov	r7, r3
  406368:	bf28      	it	cs
  40636a:	2406      	movcs	r4, #6
  40636c:	9711      	str	r7, [sp, #68]	; 0x44
  40636e:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  406372:	9307      	str	r3, [sp, #28]
  406374:	4b91      	ldr	r3, [pc, #580]	; (4065bc <_svfprintf_r+0x1504>)
  406376:	930f      	str	r3, [sp, #60]	; 0x3c
  406378:	f7fe bfb1 	b.w	4052de <_svfprintf_r+0x226>
  40637c:	4f8e      	ldr	r7, [pc, #568]	; (4065b8 <_svfprintf_r+0x1500>)
  40637e:	f7ff b8b5 	b.w	4054ec <_svfprintf_r+0x434>
  406382:	232d      	movs	r3, #45	; 0x2d
  406384:	461f      	mov	r7, r3
  406386:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40638a:	f7ff ba7a 	b.w	405882 <_svfprintf_r+0x7ca>
  40638e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406390:	272d      	movs	r7, #45	; 0x2d
  406392:	f8cd c01c 	str.w	ip, [sp, #28]
  406396:	9306      	str	r3, [sp, #24]
  406398:	2300      	movs	r3, #0
  40639a:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40639e:	9310      	str	r3, [sp, #64]	; 0x40
  4063a0:	f7fe bf9e 	b.w	4052e0 <_svfprintf_r+0x228>
  4063a4:	2e65      	cmp	r6, #101	; 0x65
  4063a6:	dd56      	ble.n	406456 <_svfprintf_r+0x139e>
  4063a8:	2e66      	cmp	r6, #102	; 0x66
  4063aa:	9311      	str	r3, [sp, #68]	; 0x44
  4063ac:	f47f aeef 	bne.w	40618e <_svfprintf_r+0x10d6>
  4063b0:	2b00      	cmp	r3, #0
  4063b2:	f340 80d6 	ble.w	406562 <_svfprintf_r+0x14aa>
  4063b6:	f1bc 0f00 	cmp.w	ip, #0
  4063ba:	f040 80c1 	bne.w	406540 <_svfprintf_r+0x1488>
  4063be:	9b06      	ldr	r3, [sp, #24]
  4063c0:	07da      	lsls	r2, r3, #31
  4063c2:	f100 80bd 	bmi.w	406540 <_svfprintf_r+0x1488>
  4063c6:	9c11      	ldr	r4, [sp, #68]	; 0x44
  4063c8:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  4063cc:	e6eb      	b.n	4061a6 <_svfprintf_r+0x10ee>
  4063ce:	2003      	movs	r0, #3
  4063d0:	a91d      	add	r1, sp, #116	; 0x74
  4063d2:	463a      	mov	r2, r7
  4063d4:	f8cd c004 	str.w	ip, [sp, #4]
  4063d8:	9000      	str	r0, [sp, #0]
  4063da:	a81e      	add	r0, sp, #120	; 0x78
  4063dc:	9102      	str	r1, [sp, #8]
  4063de:	a921      	add	r1, sp, #132	; 0x84
  4063e0:	462b      	mov	r3, r5
  4063e2:	9003      	str	r0, [sp, #12]
  4063e4:	9104      	str	r1, [sp, #16]
  4063e6:	9809      	ldr	r0, [sp, #36]	; 0x24
  4063e8:	f8cd c01c 	str.w	ip, [sp, #28]
  4063ec:	f000 fa54 	bl	406898 <_dtoa_r>
  4063f0:	f8dd c01c 	ldr.w	ip, [sp, #28]
  4063f4:	4602      	mov	r2, r0
  4063f6:	7803      	ldrb	r3, [r0, #0]
  4063f8:	4462      	add	r2, ip
  4063fa:	900f      	str	r0, [sp, #60]	; 0x3c
  4063fc:	2b30      	cmp	r3, #48	; 0x30
  4063fe:	9207      	str	r2, [sp, #28]
  406400:	f040 808b 	bne.w	40651a <_svfprintf_r+0x1462>
  406404:	4638      	mov	r0, r7
  406406:	2200      	movs	r2, #0
  406408:	2300      	movs	r3, #0
  40640a:	4629      	mov	r1, r5
  40640c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  406410:	f04f 0401 	mov.w	r4, #1
  406414:	f003 fdc2 	bl	409f9c <__aeabi_dcmpeq>
  406418:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40641c:	b108      	cbz	r0, 406422 <_svfprintf_r+0x136a>
  40641e:	f04f 0400 	mov.w	r4, #0
  406422:	f014 0fff 	tst.w	r4, #255	; 0xff
  406426:	d078      	beq.n	40651a <_svfprintf_r+0x1462>
  406428:	f1cc 0401 	rsb	r4, ip, #1
  40642c:	941d      	str	r4, [sp, #116]	; 0x74
  40642e:	9b07      	ldr	r3, [sp, #28]
  406430:	4423      	add	r3, r4
  406432:	461c      	mov	r4, r3
  406434:	e683      	b.n	40613e <_svfprintf_r+0x1086>
  406436:	4d62      	ldr	r5, [pc, #392]	; (4065c0 <_svfprintf_r+0x1508>)
  406438:	f7ff bb2a 	b.w	405a90 <_svfprintf_r+0x9d8>
  40643c:	4623      	mov	r3, r4
  40643e:	e695      	b.n	40616c <_svfprintf_r+0x10b4>
  406440:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  406444:	970c      	str	r7, [sp, #48]	; 0x30
  406446:	9010      	str	r0, [sp, #64]	; 0x40
  406448:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40644c:	9307      	str	r3, [sp, #28]
  40644e:	9011      	str	r0, [sp, #68]	; 0x44
  406450:	f7fe bf45 	b.w	4052de <_svfprintf_r+0x226>
  406454:	3e02      	subs	r6, #2
  406456:	3b01      	subs	r3, #1
  406458:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
  40645c:	2b00      	cmp	r3, #0
  40645e:	931d      	str	r3, [sp, #116]	; 0x74
  406460:	db75      	blt.n	40654e <_svfprintf_r+0x1496>
  406462:	222b      	movs	r2, #43	; 0x2b
  406464:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  406468:	2b09      	cmp	r3, #9
  40646a:	dd61      	ble.n	406530 <_svfprintf_r+0x1478>
  40646c:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  406470:	4601      	mov	r1, r0
  406472:	4a54      	ldr	r2, [pc, #336]	; (4065c4 <_svfprintf_r+0x150c>)
  406474:	fb82 2403 	smull	r2, r4, r2, r3
  406478:	17da      	asrs	r2, r3, #31
  40647a:	ebc2 04a4 	rsb	r4, r2, r4, asr #2
  40647e:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  406482:	2c09      	cmp	r4, #9
  406484:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  406488:	4623      	mov	r3, r4
  40648a:	f102 0230 	add.w	r2, r2, #48	; 0x30
  40648e:	f801 2d01 	strb.w	r2, [r1, #-1]!
  406492:	dcee      	bgt.n	406472 <_svfprintf_r+0x13ba>
  406494:	3330      	adds	r3, #48	; 0x30
  406496:	460a      	mov	r2, r1
  406498:	b2db      	uxtb	r3, r3
  40649a:	f802 3d01 	strb.w	r3, [r2, #-1]!
  40649e:	4290      	cmp	r0, r2
  4064a0:	d97e      	bls.n	4065a0 <_svfprintf_r+0x14e8>
  4064a2:	460a      	mov	r2, r1
  4064a4:	f10d 047e 	add.w	r4, sp, #126	; 0x7e
  4064a8:	e001      	b.n	4064ae <_svfprintf_r+0x13f6>
  4064aa:	f812 3b01 	ldrb.w	r3, [r2], #1
  4064ae:	4282      	cmp	r2, r0
  4064b0:	f804 3b01 	strb.w	r3, [r4], #1
  4064b4:	d1f9      	bne.n	4064aa <_svfprintf_r+0x13f2>
  4064b6:	ab23      	add	r3, sp, #140	; 0x8c
  4064b8:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4064bc:	1a5b      	subs	r3, r3, r1
  4064be:	4413      	add	r3, r2
  4064c0:	aa1f      	add	r2, sp, #124	; 0x7c
  4064c2:	1a9b      	subs	r3, r3, r2
  4064c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4064c6:	2a01      	cmp	r2, #1
  4064c8:	9319      	str	r3, [sp, #100]	; 0x64
  4064ca:	eb02 0403 	add.w	r4, r2, r3
  4064ce:	dd43      	ble.n	406558 <_svfprintf_r+0x14a0>
  4064d0:	3401      	adds	r4, #1
  4064d2:	2300      	movs	r3, #0
  4064d4:	9311      	str	r3, [sp, #68]	; 0x44
  4064d6:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  4064da:	e664      	b.n	4061a6 <_svfprintf_r+0x10ee>
  4064dc:	9809      	ldr	r0, [sp, #36]	; 0x24
  4064de:	4649      	mov	r1, r9
  4064e0:	aa23      	add	r2, sp, #140	; 0x8c
  4064e2:	f002 ff79 	bl	4093d8 <__ssprint_r>
  4064e6:	2800      	cmp	r0, #0
  4064e8:	f47e aeab 	bne.w	405242 <_svfprintf_r+0x18a>
  4064ec:	9c1d      	ldr	r4, [sp, #116]	; 0x74
  4064ee:	46c3      	mov	fp, r8
  4064f0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4064f2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4064f4:	e5a8      	b.n	406048 <_svfprintf_r+0xf90>
  4064f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4064f8:	9f13      	ldr	r7, [sp, #76]	; 0x4c
  4064fa:	f103 4500 	add.w	r5, r3, #2147483648	; 0x80000000
  4064fe:	232d      	movs	r3, #45	; 0x2d
  406500:	930d      	str	r3, [sp, #52]	; 0x34
  406502:	e69c      	b.n	40623e <_svfprintf_r+0x1186>
  406504:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406506:	2b00      	cmp	r3, #0
  406508:	dd35      	ble.n	406576 <_svfprintf_r+0x14be>
  40650a:	2401      	movs	r4, #1
  40650c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40650e:	441c      	add	r4, r3
  406510:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  406514:	e647      	b.n	4061a6 <_svfprintf_r+0x10ee>
  406516:	4d2a      	ldr	r5, [pc, #168]	; (4065c0 <_svfprintf_r+0x1508>)
  406518:	e413      	b.n	405d42 <_svfprintf_r+0xc8a>
  40651a:	9c1d      	ldr	r4, [sp, #116]	; 0x74
  40651c:	e787      	b.n	40642e <_svfprintf_r+0x1376>
  40651e:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406520:	e624      	b.n	40616c <_svfprintf_r+0x10b4>
  406522:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406524:	1c5c      	adds	r4, r3, #1
  406526:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40652a:	e63c      	b.n	4061a6 <_svfprintf_r+0x10ee>
  40652c:	4d24      	ldr	r5, [pc, #144]	; (4065c0 <_svfprintf_r+0x1508>)
  40652e:	e420      	b.n	405d72 <_svfprintf_r+0xcba>
  406530:	3330      	adds	r3, #48	; 0x30
  406532:	2230      	movs	r2, #48	; 0x30
  406534:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  406538:	ab20      	add	r3, sp, #128	; 0x80
  40653a:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  40653e:	e7bf      	b.n	4064c0 <_svfprintf_r+0x1408>
  406540:	f10c 0401 	add.w	r4, ip, #1
  406544:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406546:	441c      	add	r4, r3
  406548:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40654c:	e62b      	b.n	4061a6 <_svfprintf_r+0x10ee>
  40654e:	222d      	movs	r2, #45	; 0x2d
  406550:	425b      	negs	r3, r3
  406552:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  406556:	e787      	b.n	406468 <_svfprintf_r+0x13b0>
  406558:	9b06      	ldr	r3, [sp, #24]
  40655a:	f013 0301 	ands.w	r3, r3, #1
  40655e:	d0b9      	beq.n	4064d4 <_svfprintf_r+0x141c>
  406560:	e7b6      	b.n	4064d0 <_svfprintf_r+0x1418>
  406562:	f1bc 0f00 	cmp.w	ip, #0
  406566:	d109      	bne.n	40657c <_svfprintf_r+0x14c4>
  406568:	9b06      	ldr	r3, [sp, #24]
  40656a:	07db      	lsls	r3, r3, #31
  40656c:	d406      	bmi.n	40657c <_svfprintf_r+0x14c4>
  40656e:	f04f 0c01 	mov.w	ip, #1
  406572:	4664      	mov	r4, ip
  406574:	e617      	b.n	4061a6 <_svfprintf_r+0x10ee>
  406576:	f1c3 0402 	rsb	r4, r3, #2
  40657a:	e7c7      	b.n	40650c <_svfprintf_r+0x1454>
  40657c:	f10c 0402 	add.w	r4, ip, #2
  406580:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  406584:	e60f      	b.n	4061a6 <_svfprintf_r+0x10ee>
  406586:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  406588:	785e      	ldrb	r6, [r3, #1]
  40658a:	4628      	mov	r0, r5
  40658c:	682c      	ldr	r4, [r5, #0]
  40658e:	3004      	adds	r0, #4
  406590:	2c00      	cmp	r4, #0
  406592:	900c      	str	r0, [sp, #48]	; 0x30
  406594:	f6be ade5 	bge.w	405162 <_svfprintf_r+0xaa>
  406598:	f04f 34ff 	mov.w	r4, #4294967295
  40659c:	f7fe bde1 	b.w	405162 <_svfprintf_r+0xaa>
  4065a0:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  4065a4:	e78c      	b.n	4064c0 <_svfprintf_r+0x1408>
  4065a6:	230c      	movs	r3, #12
  4065a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4065aa:	f04f 30ff 	mov.w	r0, #4294967295
  4065ae:	6013      	str	r3, [r2, #0]
  4065b0:	f7fe be50 	b.w	405254 <_svfprintf_r+0x19c>
  4065b4:	4664      	mov	r4, ip
  4065b6:	e663      	b.n	406280 <_svfprintf_r+0x11c8>
  4065b8:	0040a8bc 	.word	0x0040a8bc
  4065bc:	0040a904 	.word	0x0040a904
  4065c0:	0040a8ac 	.word	0x0040a8ac
  4065c4:	66666667 	.word	0x66666667

004065c8 <__swbuf_r>:
  4065c8:	b570      	push	{r4, r5, r6, lr}
  4065ca:	460d      	mov	r5, r1
  4065cc:	4614      	mov	r4, r2
  4065ce:	4606      	mov	r6, r0
  4065d0:	b110      	cbz	r0, 4065d8 <__swbuf_r+0x10>
  4065d2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4065d4:	2b00      	cmp	r3, #0
  4065d6:	d048      	beq.n	40666a <__swbuf_r+0xa2>
  4065d8:	89a2      	ldrh	r2, [r4, #12]
  4065da:	69a3      	ldr	r3, [r4, #24]
  4065dc:	b291      	uxth	r1, r2
  4065de:	60a3      	str	r3, [r4, #8]
  4065e0:	0708      	lsls	r0, r1, #28
  4065e2:	d538      	bpl.n	406656 <__swbuf_r+0x8e>
  4065e4:	6923      	ldr	r3, [r4, #16]
  4065e6:	2b00      	cmp	r3, #0
  4065e8:	d035      	beq.n	406656 <__swbuf_r+0x8e>
  4065ea:	0489      	lsls	r1, r1, #18
  4065ec:	b2ed      	uxtb	r5, r5
  4065ee:	d515      	bpl.n	40661c <__swbuf_r+0x54>
  4065f0:	6822      	ldr	r2, [r4, #0]
  4065f2:	6961      	ldr	r1, [r4, #20]
  4065f4:	1ad3      	subs	r3, r2, r3
  4065f6:	428b      	cmp	r3, r1
  4065f8:	da1c      	bge.n	406634 <__swbuf_r+0x6c>
  4065fa:	3301      	adds	r3, #1
  4065fc:	68a1      	ldr	r1, [r4, #8]
  4065fe:	1c50      	adds	r0, r2, #1
  406600:	3901      	subs	r1, #1
  406602:	6020      	str	r0, [r4, #0]
  406604:	60a1      	str	r1, [r4, #8]
  406606:	7015      	strb	r5, [r2, #0]
  406608:	6962      	ldr	r2, [r4, #20]
  40660a:	429a      	cmp	r2, r3
  40660c:	d01a      	beq.n	406644 <__swbuf_r+0x7c>
  40660e:	2d0a      	cmp	r5, #10
  406610:	d102      	bne.n	406618 <__swbuf_r+0x50>
  406612:	7b23      	ldrb	r3, [r4, #12]
  406614:	07db      	lsls	r3, r3, #31
  406616:	d415      	bmi.n	406644 <__swbuf_r+0x7c>
  406618:	4628      	mov	r0, r5
  40661a:	bd70      	pop	{r4, r5, r6, pc}
  40661c:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40661e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406622:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  406626:	81a2      	strh	r2, [r4, #12]
  406628:	6822      	ldr	r2, [r4, #0]
  40662a:	6661      	str	r1, [r4, #100]	; 0x64
  40662c:	1ad3      	subs	r3, r2, r3
  40662e:	6961      	ldr	r1, [r4, #20]
  406630:	428b      	cmp	r3, r1
  406632:	dbe2      	blt.n	4065fa <__swbuf_r+0x32>
  406634:	4630      	mov	r0, r6
  406636:	4621      	mov	r1, r4
  406638:	f001 f946 	bl	4078c8 <_fflush_r>
  40663c:	b940      	cbnz	r0, 406650 <__swbuf_r+0x88>
  40663e:	6822      	ldr	r2, [r4, #0]
  406640:	2301      	movs	r3, #1
  406642:	e7db      	b.n	4065fc <__swbuf_r+0x34>
  406644:	4630      	mov	r0, r6
  406646:	4621      	mov	r1, r4
  406648:	f001 f93e 	bl	4078c8 <_fflush_r>
  40664c:	2800      	cmp	r0, #0
  40664e:	d0e3      	beq.n	406618 <__swbuf_r+0x50>
  406650:	f04f 30ff 	mov.w	r0, #4294967295
  406654:	bd70      	pop	{r4, r5, r6, pc}
  406656:	4630      	mov	r0, r6
  406658:	4621      	mov	r1, r4
  40665a:	f000 f809 	bl	406670 <__swsetup_r>
  40665e:	2800      	cmp	r0, #0
  406660:	d1f6      	bne.n	406650 <__swbuf_r+0x88>
  406662:	89a2      	ldrh	r2, [r4, #12]
  406664:	6923      	ldr	r3, [r4, #16]
  406666:	b291      	uxth	r1, r2
  406668:	e7bf      	b.n	4065ea <__swbuf_r+0x22>
  40666a:	f001 f9c7 	bl	4079fc <__sinit>
  40666e:	e7b3      	b.n	4065d8 <__swbuf_r+0x10>

00406670 <__swsetup_r>:
  406670:	b538      	push	{r3, r4, r5, lr}
  406672:	4b2f      	ldr	r3, [pc, #188]	; (406730 <__swsetup_r+0xc0>)
  406674:	4605      	mov	r5, r0
  406676:	460c      	mov	r4, r1
  406678:	6818      	ldr	r0, [r3, #0]
  40667a:	b110      	cbz	r0, 406682 <__swsetup_r+0x12>
  40667c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40667e:	2b00      	cmp	r3, #0
  406680:	d036      	beq.n	4066f0 <__swsetup_r+0x80>
  406682:	89a2      	ldrh	r2, [r4, #12]
  406684:	b293      	uxth	r3, r2
  406686:	0718      	lsls	r0, r3, #28
  406688:	d50b      	bpl.n	4066a2 <__swsetup_r+0x32>
  40668a:	6920      	ldr	r0, [r4, #16]
  40668c:	b1a0      	cbz	r0, 4066b8 <__swsetup_r+0x48>
  40668e:	f013 0201 	ands.w	r2, r3, #1
  406692:	d11d      	bne.n	4066d0 <__swsetup_r+0x60>
  406694:	0799      	lsls	r1, r3, #30
  406696:	d400      	bmi.n	40669a <__swsetup_r+0x2a>
  406698:	6962      	ldr	r2, [r4, #20]
  40669a:	60a2      	str	r2, [r4, #8]
  40669c:	b1f8      	cbz	r0, 4066de <__swsetup_r+0x6e>
  40669e:	2000      	movs	r0, #0
  4066a0:	bd38      	pop	{r3, r4, r5, pc}
  4066a2:	06d9      	lsls	r1, r3, #27
  4066a4:	d53b      	bpl.n	40671e <__swsetup_r+0xae>
  4066a6:	0758      	lsls	r0, r3, #29
  4066a8:	d425      	bmi.n	4066f6 <__swsetup_r+0x86>
  4066aa:	6920      	ldr	r0, [r4, #16]
  4066ac:	f042 0208 	orr.w	r2, r2, #8
  4066b0:	b293      	uxth	r3, r2
  4066b2:	81a2      	strh	r2, [r4, #12]
  4066b4:	2800      	cmp	r0, #0
  4066b6:	d1ea      	bne.n	40668e <__swsetup_r+0x1e>
  4066b8:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4066bc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4066c0:	d0e5      	beq.n	40668e <__swsetup_r+0x1e>
  4066c2:	4628      	mov	r0, r5
  4066c4:	4621      	mov	r1, r4
  4066c6:	f001 fc9d 	bl	408004 <__smakebuf_r>
  4066ca:	89a3      	ldrh	r3, [r4, #12]
  4066cc:	6920      	ldr	r0, [r4, #16]
  4066ce:	e7de      	b.n	40668e <__swsetup_r+0x1e>
  4066d0:	6963      	ldr	r3, [r4, #20]
  4066d2:	2200      	movs	r2, #0
  4066d4:	425b      	negs	r3, r3
  4066d6:	60a2      	str	r2, [r4, #8]
  4066d8:	61a3      	str	r3, [r4, #24]
  4066da:	2800      	cmp	r0, #0
  4066dc:	d1df      	bne.n	40669e <__swsetup_r+0x2e>
  4066de:	89a3      	ldrh	r3, [r4, #12]
  4066e0:	061a      	lsls	r2, r3, #24
  4066e2:	d5dd      	bpl.n	4066a0 <__swsetup_r+0x30>
  4066e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4066e8:	f04f 30ff 	mov.w	r0, #4294967295
  4066ec:	81a3      	strh	r3, [r4, #12]
  4066ee:	bd38      	pop	{r3, r4, r5, pc}
  4066f0:	f001 f984 	bl	4079fc <__sinit>
  4066f4:	e7c5      	b.n	406682 <__swsetup_r+0x12>
  4066f6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4066f8:	b149      	cbz	r1, 40670e <__swsetup_r+0x9e>
  4066fa:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4066fe:	4299      	cmp	r1, r3
  406700:	d003      	beq.n	40670a <__swsetup_r+0x9a>
  406702:	4628      	mov	r0, r5
  406704:	f001 f9e8 	bl	407ad8 <_free_r>
  406708:	89a2      	ldrh	r2, [r4, #12]
  40670a:	2300      	movs	r3, #0
  40670c:	6323      	str	r3, [r4, #48]	; 0x30
  40670e:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  406712:	2300      	movs	r3, #0
  406714:	6920      	ldr	r0, [r4, #16]
  406716:	b292      	uxth	r2, r2
  406718:	e884 0009 	stmia.w	r4, {r0, r3}
  40671c:	e7c6      	b.n	4066ac <__swsetup_r+0x3c>
  40671e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  406722:	2309      	movs	r3, #9
  406724:	f04f 30ff 	mov.w	r0, #4294967295
  406728:	602b      	str	r3, [r5, #0]
  40672a:	81a2      	strh	r2, [r4, #12]
  40672c:	bd38      	pop	{r3, r4, r5, pc}
  40672e:	bf00      	nop
  406730:	204004b8 	.word	0x204004b8

00406734 <register_fini>:
  406734:	4b02      	ldr	r3, [pc, #8]	; (406740 <register_fini+0xc>)
  406736:	b113      	cbz	r3, 40673e <register_fini+0xa>
  406738:	4802      	ldr	r0, [pc, #8]	; (406744 <register_fini+0x10>)
  40673a:	f000 b805 	b.w	406748 <atexit>
  40673e:	4770      	bx	lr
  406740:	00000000 	.word	0x00000000
  406744:	00407a11 	.word	0x00407a11

00406748 <atexit>:
  406748:	4601      	mov	r1, r0
  40674a:	2000      	movs	r0, #0
  40674c:	4602      	mov	r2, r0
  40674e:	4603      	mov	r3, r0
  406750:	f002 bede 	b.w	409510 <__register_exitproc>

00406754 <quorem>:
  406754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406758:	6903      	ldr	r3, [r0, #16]
  40675a:	b083      	sub	sp, #12
  40675c:	690f      	ldr	r7, [r1, #16]
  40675e:	429f      	cmp	r7, r3
  406760:	f300 8093 	bgt.w	40688a <quorem+0x136>
  406764:	3f01      	subs	r7, #1
  406766:	f101 0614 	add.w	r6, r1, #20
  40676a:	f100 0a14 	add.w	sl, r0, #20
  40676e:	00bb      	lsls	r3, r7, #2
  406770:	f856 2027 	ldr.w	r2, [r6, r7, lsl #2]
  406774:	461d      	mov	r5, r3
  406776:	9300      	str	r3, [sp, #0]
  406778:	3201      	adds	r2, #1
  40677a:	f85a 3027 	ldr.w	r3, [sl, r7, lsl #2]
  40677e:	eb0a 0405 	add.w	r4, sl, r5
  406782:	eb06 0905 	add.w	r9, r6, r5
  406786:	fbb3 f8f2 	udiv	r8, r3, r2
  40678a:	9401      	str	r4, [sp, #4]
  40678c:	f1b8 0f00 	cmp.w	r8, #0
  406790:	d040      	beq.n	406814 <quorem+0xc0>
  406792:	2500      	movs	r5, #0
  406794:	46b4      	mov	ip, r6
  406796:	46d6      	mov	lr, sl
  406798:	462b      	mov	r3, r5
  40679a:	f85c bb04 	ldr.w	fp, [ip], #4
  40679e:	f8de 2000 	ldr.w	r2, [lr]
  4067a2:	fa1f f48b 	uxth.w	r4, fp
  4067a6:	45e1      	cmp	r9, ip
  4067a8:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
  4067ac:	fb04 5508 	mla	r5, r4, r8, r5
  4067b0:	fb0b fb08 	mul.w	fp, fp, r8
  4067b4:	b2ac      	uxth	r4, r5
  4067b6:	eb0b 4515 	add.w	r5, fp, r5, lsr #16
  4067ba:	eba3 0304 	sub.w	r3, r3, r4
  4067be:	fa1f fb85 	uxth.w	fp, r5
  4067c2:	fa13 f482 	uxtah	r4, r3, r2
  4067c6:	ea4f 4515 	mov.w	r5, r5, lsr #16
  4067ca:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
  4067ce:	fa1f fb84 	uxth.w	fp, r4
  4067d2:	eb02 4324 	add.w	r3, r2, r4, asr #16
  4067d6:	ea4b 4203 	orr.w	r2, fp, r3, lsl #16
  4067da:	ea4f 4323 	mov.w	r3, r3, asr #16
  4067de:	f84e 2b04 	str.w	r2, [lr], #4
  4067e2:	d2da      	bcs.n	40679a <quorem+0x46>
  4067e4:	9b00      	ldr	r3, [sp, #0]
  4067e6:	f85a 3003 	ldr.w	r3, [sl, r3]
  4067ea:	b99b      	cbnz	r3, 406814 <quorem+0xc0>
  4067ec:	9c01      	ldr	r4, [sp, #4]
  4067ee:	1f23      	subs	r3, r4, #4
  4067f0:	459a      	cmp	sl, r3
  4067f2:	d20e      	bcs.n	406812 <quorem+0xbe>
  4067f4:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4067f8:	b95b      	cbnz	r3, 406812 <quorem+0xbe>
  4067fa:	f1a4 0308 	sub.w	r3, r4, #8
  4067fe:	e001      	b.n	406804 <quorem+0xb0>
  406800:	6812      	ldr	r2, [r2, #0]
  406802:	b932      	cbnz	r2, 406812 <quorem+0xbe>
  406804:	459a      	cmp	sl, r3
  406806:	461a      	mov	r2, r3
  406808:	f107 37ff 	add.w	r7, r7, #4294967295
  40680c:	f1a3 0304 	sub.w	r3, r3, #4
  406810:	d3f6      	bcc.n	406800 <quorem+0xac>
  406812:	6107      	str	r7, [r0, #16]
  406814:	4604      	mov	r4, r0
  406816:	f002 fa81 	bl	408d1c <__mcmp>
  40681a:	2800      	cmp	r0, #0
  40681c:	db31      	blt.n	406882 <quorem+0x12e>
  40681e:	f108 0801 	add.w	r8, r8, #1
  406822:	4655      	mov	r5, sl
  406824:	2000      	movs	r0, #0
  406826:	f856 1b04 	ldr.w	r1, [r6], #4
  40682a:	682a      	ldr	r2, [r5, #0]
  40682c:	b28b      	uxth	r3, r1
  40682e:	45b1      	cmp	r9, r6
  406830:	ea4f 4111 	mov.w	r1, r1, lsr #16
  406834:	eba0 0303 	sub.w	r3, r0, r3
  406838:	ebc1 4112 	rsb	r1, r1, r2, lsr #16
  40683c:	fa13 f382 	uxtah	r3, r3, r2
  406840:	eb01 4223 	add.w	r2, r1, r3, asr #16
  406844:	b29b      	uxth	r3, r3
  406846:	ea4f 4022 	mov.w	r0, r2, asr #16
  40684a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40684e:	f845 3b04 	str.w	r3, [r5], #4
  406852:	d2e8      	bcs.n	406826 <quorem+0xd2>
  406854:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
  406858:	eb0a 0387 	add.w	r3, sl, r7, lsl #2
  40685c:	b98a      	cbnz	r2, 406882 <quorem+0x12e>
  40685e:	1f1a      	subs	r2, r3, #4
  406860:	4592      	cmp	sl, r2
  406862:	d20d      	bcs.n	406880 <quorem+0x12c>
  406864:	f853 2c04 	ldr.w	r2, [r3, #-4]
  406868:	b952      	cbnz	r2, 406880 <quorem+0x12c>
  40686a:	3b08      	subs	r3, #8
  40686c:	e001      	b.n	406872 <quorem+0x11e>
  40686e:	6812      	ldr	r2, [r2, #0]
  406870:	b932      	cbnz	r2, 406880 <quorem+0x12c>
  406872:	459a      	cmp	sl, r3
  406874:	461a      	mov	r2, r3
  406876:	f107 37ff 	add.w	r7, r7, #4294967295
  40687a:	f1a3 0304 	sub.w	r3, r3, #4
  40687e:	d3f6      	bcc.n	40686e <quorem+0x11a>
  406880:	6127      	str	r7, [r4, #16]
  406882:	4640      	mov	r0, r8
  406884:	b003      	add	sp, #12
  406886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40688a:	2000      	movs	r0, #0
  40688c:	b003      	add	sp, #12
  40688e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406892:	bf00      	nop
  406894:	0000      	movs	r0, r0
	...

00406898 <_dtoa_r>:
  406898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40689c:	469b      	mov	fp, r3
  40689e:	b099      	sub	sp, #100	; 0x64
  4068a0:	6c03      	ldr	r3, [r0, #64]	; 0x40
  4068a2:	4604      	mov	r4, r0
  4068a4:	4692      	mov	sl, r2
  4068a6:	9d25      	ldr	r5, [sp, #148]	; 0x94
  4068a8:	b14b      	cbz	r3, 4068be <_dtoa_r+0x26>
  4068aa:	6c46      	ldr	r6, [r0, #68]	; 0x44
  4068ac:	2201      	movs	r2, #1
  4068ae:	4619      	mov	r1, r3
  4068b0:	40b2      	lsls	r2, r6
  4068b2:	605e      	str	r6, [r3, #4]
  4068b4:	609a      	str	r2, [r3, #8]
  4068b6:	f002 f83b 	bl	408930 <_Bfree>
  4068ba:	2300      	movs	r3, #0
  4068bc:	6423      	str	r3, [r4, #64]	; 0x40
  4068be:	f1bb 0f00 	cmp.w	fp, #0
  4068c2:	46d9      	mov	r9, fp
  4068c4:	db33      	blt.n	40692e <_dtoa_r+0x96>
  4068c6:	2300      	movs	r3, #0
  4068c8:	602b      	str	r3, [r5, #0]
  4068ca:	4b99      	ldr	r3, [pc, #612]	; (406b30 <_dtoa_r+0x298>)
  4068cc:	461a      	mov	r2, r3
  4068ce:	ea09 0303 	and.w	r3, r9, r3
  4068d2:	4293      	cmp	r3, r2
  4068d4:	d014      	beq.n	406900 <_dtoa_r+0x68>
  4068d6:	2200      	movs	r2, #0
  4068d8:	2300      	movs	r3, #0
  4068da:	4650      	mov	r0, sl
  4068dc:	4659      	mov	r1, fp
  4068de:	f003 fb5d 	bl	409f9c <__aeabi_dcmpeq>
  4068e2:	4680      	mov	r8, r0
  4068e4:	b348      	cbz	r0, 40693a <_dtoa_r+0xa2>
  4068e6:	2301      	movs	r3, #1
  4068e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4068ea:	6013      	str	r3, [r2, #0]
  4068ec:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4068ee:	2b00      	cmp	r3, #0
  4068f0:	f000 80cb 	beq.w	406a8a <_dtoa_r+0x1f2>
  4068f4:	488f      	ldr	r0, [pc, #572]	; (406b34 <_dtoa_r+0x29c>)
  4068f6:	6018      	str	r0, [r3, #0]
  4068f8:	3801      	subs	r0, #1
  4068fa:	b019      	add	sp, #100	; 0x64
  4068fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406900:	f242 730f 	movw	r3, #9999	; 0x270f
  406904:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406906:	6013      	str	r3, [r2, #0]
  406908:	f1ba 0f00 	cmp.w	sl, #0
  40690c:	f000 80a6 	beq.w	406a5c <_dtoa_r+0x1c4>
  406910:	4889      	ldr	r0, [pc, #548]	; (406b38 <_dtoa_r+0x2a0>)
  406912:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406914:	2b00      	cmp	r3, #0
  406916:	d0f0      	beq.n	4068fa <_dtoa_r+0x62>
  406918:	78c3      	ldrb	r3, [r0, #3]
  40691a:	2b00      	cmp	r3, #0
  40691c:	f000 80b7 	beq.w	406a8e <_dtoa_r+0x1f6>
  406920:	f100 0308 	add.w	r3, r0, #8
  406924:	9a26      	ldr	r2, [sp, #152]	; 0x98
  406926:	6013      	str	r3, [r2, #0]
  406928:	b019      	add	sp, #100	; 0x64
  40692a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40692e:	2301      	movs	r3, #1
  406930:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  406934:	602b      	str	r3, [r5, #0]
  406936:	46cb      	mov	fp, r9
  406938:	e7c7      	b.n	4068ca <_dtoa_r+0x32>
  40693a:	ad17      	add	r5, sp, #92	; 0x5c
  40693c:	a916      	add	r1, sp, #88	; 0x58
  40693e:	4620      	mov	r0, r4
  406940:	4652      	mov	r2, sl
  406942:	9500      	str	r5, [sp, #0]
  406944:	465b      	mov	r3, fp
  406946:	9101      	str	r1, [sp, #4]
  406948:	f002 fa7e 	bl	408e48 <__d2b>
  40694c:	9006      	str	r0, [sp, #24]
  40694e:	ea5f 5519 	movs.w	r5, r9, lsr #20
  406952:	f040 808c 	bne.w	406a6e <_dtoa_r+0x1d6>
  406956:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
  40695a:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  40695e:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  406960:	4445      	add	r5, r8
  406962:	429d      	cmp	r5, r3
  406964:	f2c0 81cc 	blt.w	406d00 <_dtoa_r+0x468>
  406968:	331f      	adds	r3, #31
  40696a:	f205 4212 	addw	r2, r5, #1042	; 0x412
  40696e:	1b5b      	subs	r3, r3, r5
  406970:	fa2a f002 	lsr.w	r0, sl, r2
  406974:	fa09 f903 	lsl.w	r9, r9, r3
  406978:	ea49 0000 	orr.w	r0, r9, r0
  40697c:	f003 f830 	bl	4099e0 <__aeabi_ui2d>
  406980:	3d01      	subs	r5, #1
  406982:	2301      	movs	r3, #1
  406984:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  406988:	9311      	str	r3, [sp, #68]	; 0x44
  40698a:	2200      	movs	r2, #0
  40698c:	4b6b      	ldr	r3, [pc, #428]	; (406b3c <_dtoa_r+0x2a4>)
  40698e:	f002 fee9 	bl	409764 <__aeabi_dsub>
  406992:	a361      	add	r3, pc, #388	; (adr r3, 406b18 <_dtoa_r+0x280>)
  406994:	e9d3 2300 	ldrd	r2, r3, [r3]
  406998:	f003 f898 	bl	409acc <__aeabi_dmul>
  40699c:	a360      	add	r3, pc, #384	; (adr r3, 406b20 <_dtoa_r+0x288>)
  40699e:	e9d3 2300 	ldrd	r2, r3, [r3]
  4069a2:	f002 fee1 	bl	409768 <__adddf3>
  4069a6:	4606      	mov	r6, r0
  4069a8:	460f      	mov	r7, r1
  4069aa:	4628      	mov	r0, r5
  4069ac:	f003 f828 	bl	409a00 <__aeabi_i2d>
  4069b0:	a35d      	add	r3, pc, #372	; (adr r3, 406b28 <_dtoa_r+0x290>)
  4069b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4069b6:	f003 f889 	bl	409acc <__aeabi_dmul>
  4069ba:	4602      	mov	r2, r0
  4069bc:	460b      	mov	r3, r1
  4069be:	4630      	mov	r0, r6
  4069c0:	4639      	mov	r1, r7
  4069c2:	f002 fed1 	bl	409768 <__adddf3>
  4069c6:	4606      	mov	r6, r0
  4069c8:	460f      	mov	r7, r1
  4069ca:	f003 fb19 	bl	40a000 <__aeabi_d2iz>
  4069ce:	2200      	movs	r2, #0
  4069d0:	9002      	str	r0, [sp, #8]
  4069d2:	4639      	mov	r1, r7
  4069d4:	4630      	mov	r0, r6
  4069d6:	2300      	movs	r3, #0
  4069d8:	f003 faea 	bl	409fb0 <__aeabi_dcmplt>
  4069dc:	2800      	cmp	r0, #0
  4069de:	f040 8171 	bne.w	406cc4 <_dtoa_r+0x42c>
  4069e2:	9b02      	ldr	r3, [sp, #8]
  4069e4:	2b16      	cmp	r3, #22
  4069e6:	f200 8091 	bhi.w	406b0c <_dtoa_r+0x274>
  4069ea:	9802      	ldr	r0, [sp, #8]
  4069ec:	4652      	mov	r2, sl
  4069ee:	4954      	ldr	r1, [pc, #336]	; (406b40 <_dtoa_r+0x2a8>)
  4069f0:	465b      	mov	r3, fp
  4069f2:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
  4069f6:	e9d1 0100 	ldrd	r0, r1, [r1]
  4069fa:	f003 faf7 	bl	409fec <__aeabi_dcmpgt>
  4069fe:	2800      	cmp	r0, #0
  406a00:	f000 817c 	beq.w	406cfc <_dtoa_r+0x464>
  406a04:	9b02      	ldr	r3, [sp, #8]
  406a06:	3b01      	subs	r3, #1
  406a08:	9302      	str	r3, [sp, #8]
  406a0a:	2300      	movs	r3, #0
  406a0c:	930d      	str	r3, [sp, #52]	; 0x34
  406a0e:	ebc5 0508 	rsb	r5, r5, r8
  406a12:	1e6b      	subs	r3, r5, #1
  406a14:	9303      	str	r3, [sp, #12]
  406a16:	f100 816c 	bmi.w	406cf2 <_dtoa_r+0x45a>
  406a1a:	2300      	movs	r3, #0
  406a1c:	9307      	str	r3, [sp, #28]
  406a1e:	9b02      	ldr	r3, [sp, #8]
  406a20:	2b00      	cmp	r3, #0
  406a22:	f2c0 815d 	blt.w	406ce0 <_dtoa_r+0x448>
  406a26:	9a03      	ldr	r2, [sp, #12]
  406a28:	930c      	str	r3, [sp, #48]	; 0x30
  406a2a:	4611      	mov	r1, r2
  406a2c:	4419      	add	r1, r3
  406a2e:	2300      	movs	r3, #0
  406a30:	9103      	str	r1, [sp, #12]
  406a32:	930a      	str	r3, [sp, #40]	; 0x28
  406a34:	9b22      	ldr	r3, [sp, #136]	; 0x88
  406a36:	2b09      	cmp	r3, #9
  406a38:	d82b      	bhi.n	406a92 <_dtoa_r+0x1fa>
  406a3a:	2b05      	cmp	r3, #5
  406a3c:	f340 867e 	ble.w	40773c <_dtoa_r+0xea4>
  406a40:	3b04      	subs	r3, #4
  406a42:	2500      	movs	r5, #0
  406a44:	9322      	str	r3, [sp, #136]	; 0x88
  406a46:	9b22      	ldr	r3, [sp, #136]	; 0x88
  406a48:	3b02      	subs	r3, #2
  406a4a:	2b03      	cmp	r3, #3
  406a4c:	f200 8679 	bhi.w	407742 <_dtoa_r+0xeaa>
  406a50:	e8df f013 	tbh	[pc, r3, lsl #1]
  406a54:	0289029b 	.word	0x0289029b
  406a58:	068d0180 	.word	0x068d0180
  406a5c:	f3c9 0013 	ubfx	r0, r9, #0, #20
  406a60:	4b35      	ldr	r3, [pc, #212]	; (406b38 <_dtoa_r+0x2a0>)
  406a62:	4a38      	ldr	r2, [pc, #224]	; (406b44 <_dtoa_r+0x2ac>)
  406a64:	2800      	cmp	r0, #0
  406a66:	bf14      	ite	ne
  406a68:	4618      	movne	r0, r3
  406a6a:	4610      	moveq	r0, r2
  406a6c:	e751      	b.n	406912 <_dtoa_r+0x7a>
  406a6e:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406a72:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
  406a76:	4650      	mov	r0, sl
  406a78:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  406a7c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  406a80:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
  406a84:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  406a88:	e77f      	b.n	40698a <_dtoa_r+0xf2>
  406a8a:	482f      	ldr	r0, [pc, #188]	; (406b48 <_dtoa_r+0x2b0>)
  406a8c:	e735      	b.n	4068fa <_dtoa_r+0x62>
  406a8e:	1cc3      	adds	r3, r0, #3
  406a90:	e748      	b.n	406924 <_dtoa_r+0x8c>
  406a92:	f04f 33ff 	mov.w	r3, #4294967295
  406a96:	2100      	movs	r1, #0
  406a98:	4620      	mov	r0, r4
  406a9a:	461d      	mov	r5, r3
  406a9c:	9310      	str	r3, [sp, #64]	; 0x40
  406a9e:	2301      	movs	r3, #1
  406aa0:	6461      	str	r1, [r4, #68]	; 0x44
  406aa2:	9123      	str	r1, [sp, #140]	; 0x8c
  406aa4:	930b      	str	r3, [sp, #44]	; 0x2c
  406aa6:	f001 ff1b 	bl	4088e0 <_Balloc>
  406aaa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406aac:	9005      	str	r0, [sp, #20]
  406aae:	9322      	str	r3, [sp, #136]	; 0x88
  406ab0:	9504      	str	r5, [sp, #16]
  406ab2:	6420      	str	r0, [r4, #64]	; 0x40
  406ab4:	9a02      	ldr	r2, [sp, #8]
  406ab6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  406ab8:	2a0e      	cmp	r2, #14
  406aba:	dc49      	bgt.n	406b50 <_dtoa_r+0x2b8>
  406abc:	2b00      	cmp	r3, #0
  406abe:	db47      	blt.n	406b50 <_dtoa_r+0x2b8>
  406ac0:	4b1f      	ldr	r3, [pc, #124]	; (406b40 <_dtoa_r+0x2a8>)
  406ac2:	9a02      	ldr	r2, [sp, #8]
  406ac4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406ac8:	e9d3 8900 	ldrd	r8, r9, [r3]
  406acc:	9b04      	ldr	r3, [sp, #16]
  406ace:	2b00      	cmp	r3, #0
  406ad0:	f300 825e 	bgt.w	406f90 <_dtoa_r+0x6f8>
  406ad4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406ad6:	2b00      	cmp	r3, #0
  406ad8:	f280 825a 	bge.w	406f90 <_dtoa_r+0x6f8>
  406adc:	9b04      	ldr	r3, [sp, #16]
  406ade:	2b00      	cmp	r3, #0
  406ae0:	f040 85bf 	bne.w	407662 <_dtoa_r+0xdca>
  406ae4:	2200      	movs	r2, #0
  406ae6:	4b19      	ldr	r3, [pc, #100]	; (406b4c <_dtoa_r+0x2b4>)
  406ae8:	4640      	mov	r0, r8
  406aea:	4649      	mov	r1, r9
  406aec:	f002 ffee 	bl	409acc <__aeabi_dmul>
  406af0:	4652      	mov	r2, sl
  406af2:	465b      	mov	r3, fp
  406af4:	f003 fa70 	bl	409fd8 <__aeabi_dcmpge>
  406af8:	9f04      	ldr	r7, [sp, #16]
  406afa:	9708      	str	r7, [sp, #32]
  406afc:	2800      	cmp	r0, #0
  406afe:	f000 80bd 	beq.w	406c7c <_dtoa_r+0x3e4>
  406b02:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406b04:	9d05      	ldr	r5, [sp, #20]
  406b06:	43db      	mvns	r3, r3
  406b08:	9302      	str	r3, [sp, #8]
  406b0a:	e0be      	b.n	406c8a <_dtoa_r+0x3f2>
  406b0c:	2301      	movs	r3, #1
  406b0e:	930d      	str	r3, [sp, #52]	; 0x34
  406b10:	e77d      	b.n	406a0e <_dtoa_r+0x176>
  406b12:	bf00      	nop
  406b14:	f3af 8000 	nop.w
  406b18:	636f4361 	.word	0x636f4361
  406b1c:	3fd287a7 	.word	0x3fd287a7
  406b20:	8b60c8b3 	.word	0x8b60c8b3
  406b24:	3fc68a28 	.word	0x3fc68a28
  406b28:	509f79fb 	.word	0x509f79fb
  406b2c:	3fd34413 	.word	0x3fd34413
  406b30:	7ff00000 	.word	0x7ff00000
  406b34:	0040a90d 	.word	0x0040a90d
  406b38:	0040a91c 	.word	0x0040a91c
  406b3c:	3ff80000 	.word	0x3ff80000
  406b40:	0040a930 	.word	0x0040a930
  406b44:	0040a910 	.word	0x0040a910
  406b48:	0040a90c 	.word	0x0040a90c
  406b4c:	40140000 	.word	0x40140000
  406b50:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  406b52:	2a00      	cmp	r2, #0
  406b54:	f040 80e1 	bne.w	406d1a <_dtoa_r+0x482>
  406b58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406b5a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  406b5c:	9d07      	ldr	r5, [sp, #28]
  406b5e:	9308      	str	r3, [sp, #32]
  406b60:	9903      	ldr	r1, [sp, #12]
  406b62:	2900      	cmp	r1, #0
  406b64:	460b      	mov	r3, r1
  406b66:	dd0a      	ble.n	406b7e <_dtoa_r+0x2e6>
  406b68:	2d00      	cmp	r5, #0
  406b6a:	dd08      	ble.n	406b7e <_dtoa_r+0x2e6>
  406b6c:	42a9      	cmp	r1, r5
  406b6e:	9a07      	ldr	r2, [sp, #28]
  406b70:	bfa8      	it	ge
  406b72:	462b      	movge	r3, r5
  406b74:	1ad2      	subs	r2, r2, r3
  406b76:	1aed      	subs	r5, r5, r3
  406b78:	1acb      	subs	r3, r1, r3
  406b7a:	9207      	str	r2, [sp, #28]
  406b7c:	9303      	str	r3, [sp, #12]
  406b7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406b80:	2b00      	cmp	r3, #0
  406b82:	dd1b      	ble.n	406bbc <_dtoa_r+0x324>
  406b84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406b86:	2b00      	cmp	r3, #0
  406b88:	f000 84ce 	beq.w	407528 <_dtoa_r+0xc90>
  406b8c:	2e00      	cmp	r6, #0
  406b8e:	dd11      	ble.n	406bb4 <_dtoa_r+0x31c>
  406b90:	9908      	ldr	r1, [sp, #32]
  406b92:	4632      	mov	r2, r6
  406b94:	4620      	mov	r0, r4
  406b96:	f002 f817 	bl	408bc8 <__pow5mult>
  406b9a:	9f06      	ldr	r7, [sp, #24]
  406b9c:	4601      	mov	r1, r0
  406b9e:	9008      	str	r0, [sp, #32]
  406ba0:	463a      	mov	r2, r7
  406ba2:	4620      	mov	r0, r4
  406ba4:	f001 ff6e 	bl	408a84 <__multiply>
  406ba8:	4603      	mov	r3, r0
  406baa:	4639      	mov	r1, r7
  406bac:	4620      	mov	r0, r4
  406bae:	9306      	str	r3, [sp, #24]
  406bb0:	f001 febe 	bl	408930 <_Bfree>
  406bb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406bb6:	1b9a      	subs	r2, r3, r6
  406bb8:	f040 84ff 	bne.w	4075ba <_dtoa_r+0xd22>
  406bbc:	4620      	mov	r0, r4
  406bbe:	2101      	movs	r1, #1
  406bc0:	f001 ff56 	bl	408a70 <__i2b>
  406bc4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406bc6:	4607      	mov	r7, r0
  406bc8:	2b00      	cmp	r3, #0
  406bca:	f340 8282 	ble.w	4070d2 <_dtoa_r+0x83a>
  406bce:	4601      	mov	r1, r0
  406bd0:	461a      	mov	r2, r3
  406bd2:	4620      	mov	r0, r4
  406bd4:	f001 fff8 	bl	408bc8 <__pow5mult>
  406bd8:	9b22      	ldr	r3, [sp, #136]	; 0x88
  406bda:	4607      	mov	r7, r0
  406bdc:	2b01      	cmp	r3, #1
  406bde:	f340 84f3 	ble.w	4075c8 <_dtoa_r+0xd30>
  406be2:	f04f 0800 	mov.w	r8, #0
  406be6:	693b      	ldr	r3, [r7, #16]
  406be8:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  406bec:	6918      	ldr	r0, [r3, #16]
  406bee:	f001 feeb 	bl	4089c8 <__hi0bits>
  406bf2:	f1c0 0020 	rsb	r0, r0, #32
  406bf6:	9b03      	ldr	r3, [sp, #12]
  406bf8:	4418      	add	r0, r3
  406bfa:	f010 001f 	ands.w	r0, r0, #31
  406bfe:	f000 82a0 	beq.w	407142 <_dtoa_r+0x8aa>
  406c02:	f1c0 0320 	rsb	r3, r0, #32
  406c06:	2b04      	cmp	r3, #4
  406c08:	f340 8592 	ble.w	407730 <_dtoa_r+0xe98>
  406c0c:	f1c0 001c 	rsb	r0, r0, #28
  406c10:	9b07      	ldr	r3, [sp, #28]
  406c12:	4405      	add	r5, r0
  406c14:	4403      	add	r3, r0
  406c16:	9307      	str	r3, [sp, #28]
  406c18:	9b03      	ldr	r3, [sp, #12]
  406c1a:	4403      	add	r3, r0
  406c1c:	9303      	str	r3, [sp, #12]
  406c1e:	9b07      	ldr	r3, [sp, #28]
  406c20:	2b00      	cmp	r3, #0
  406c22:	dd05      	ble.n	406c30 <_dtoa_r+0x398>
  406c24:	9906      	ldr	r1, [sp, #24]
  406c26:	461a      	mov	r2, r3
  406c28:	4620      	mov	r0, r4
  406c2a:	f002 f81d 	bl	408c68 <__lshift>
  406c2e:	9006      	str	r0, [sp, #24]
  406c30:	9b03      	ldr	r3, [sp, #12]
  406c32:	2b00      	cmp	r3, #0
  406c34:	dd05      	ble.n	406c42 <_dtoa_r+0x3aa>
  406c36:	4639      	mov	r1, r7
  406c38:	461a      	mov	r2, r3
  406c3a:	4620      	mov	r0, r4
  406c3c:	f002 f814 	bl	408c68 <__lshift>
  406c40:	4607      	mov	r7, r0
  406c42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406c44:	2b00      	cmp	r3, #0
  406c46:	f040 838b 	bne.w	407360 <_dtoa_r+0xac8>
  406c4a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  406c4c:	2b02      	cmp	r3, #2
  406c4e:	f340 827a 	ble.w	407146 <_dtoa_r+0x8ae>
  406c52:	9b04      	ldr	r3, [sp, #16]
  406c54:	2b00      	cmp	r3, #0
  406c56:	f300 8276 	bgt.w	407146 <_dtoa_r+0x8ae>
  406c5a:	9b04      	ldr	r3, [sp, #16]
  406c5c:	2b00      	cmp	r3, #0
  406c5e:	f47f af50 	bne.w	406b02 <_dtoa_r+0x26a>
  406c62:	4639      	mov	r1, r7
  406c64:	2205      	movs	r2, #5
  406c66:	4620      	mov	r0, r4
  406c68:	f001 fe6c 	bl	408944 <__multadd>
  406c6c:	4607      	mov	r7, r0
  406c6e:	9806      	ldr	r0, [sp, #24]
  406c70:	4639      	mov	r1, r7
  406c72:	f002 f853 	bl	408d1c <__mcmp>
  406c76:	2800      	cmp	r0, #0
  406c78:	f77f af43 	ble.w	406b02 <_dtoa_r+0x26a>
  406c7c:	9a02      	ldr	r2, [sp, #8]
  406c7e:	2331      	movs	r3, #49	; 0x31
  406c80:	3201      	adds	r2, #1
  406c82:	9202      	str	r2, [sp, #8]
  406c84:	9a05      	ldr	r2, [sp, #20]
  406c86:	1c55      	adds	r5, r2, #1
  406c88:	7013      	strb	r3, [r2, #0]
  406c8a:	4639      	mov	r1, r7
  406c8c:	4620      	mov	r0, r4
  406c8e:	f001 fe4f 	bl	408930 <_Bfree>
  406c92:	9b08      	ldr	r3, [sp, #32]
  406c94:	b11b      	cbz	r3, 406c9e <_dtoa_r+0x406>
  406c96:	9908      	ldr	r1, [sp, #32]
  406c98:	4620      	mov	r0, r4
  406c9a:	f001 fe49 	bl	408930 <_Bfree>
  406c9e:	4620      	mov	r0, r4
  406ca0:	9906      	ldr	r1, [sp, #24]
  406ca2:	f001 fe45 	bl	408930 <_Bfree>
  406ca6:	2200      	movs	r2, #0
  406ca8:	9b02      	ldr	r3, [sp, #8]
  406caa:	702a      	strb	r2, [r5, #0]
  406cac:	3301      	adds	r3, #1
  406cae:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406cb0:	6013      	str	r3, [r2, #0]
  406cb2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406cb4:	2b00      	cmp	r3, #0
  406cb6:	f000 82a3 	beq.w	407200 <_dtoa_r+0x968>
  406cba:	9805      	ldr	r0, [sp, #20]
  406cbc:	601d      	str	r5, [r3, #0]
  406cbe:	b019      	add	sp, #100	; 0x64
  406cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406cc4:	9802      	ldr	r0, [sp, #8]
  406cc6:	f002 fe9b 	bl	409a00 <__aeabi_i2d>
  406cca:	4632      	mov	r2, r6
  406ccc:	463b      	mov	r3, r7
  406cce:	f003 f965 	bl	409f9c <__aeabi_dcmpeq>
  406cd2:	2800      	cmp	r0, #0
  406cd4:	f47f ae85 	bne.w	4069e2 <_dtoa_r+0x14a>
  406cd8:	9b02      	ldr	r3, [sp, #8]
  406cda:	3b01      	subs	r3, #1
  406cdc:	9302      	str	r3, [sp, #8]
  406cde:	e680      	b.n	4069e2 <_dtoa_r+0x14a>
  406ce0:	9a07      	ldr	r2, [sp, #28]
  406ce2:	9b02      	ldr	r3, [sp, #8]
  406ce4:	1ad2      	subs	r2, r2, r3
  406ce6:	425b      	negs	r3, r3
  406ce8:	930a      	str	r3, [sp, #40]	; 0x28
  406cea:	2300      	movs	r3, #0
  406cec:	9207      	str	r2, [sp, #28]
  406cee:	930c      	str	r3, [sp, #48]	; 0x30
  406cf0:	e6a0      	b.n	406a34 <_dtoa_r+0x19c>
  406cf2:	425b      	negs	r3, r3
  406cf4:	9307      	str	r3, [sp, #28]
  406cf6:	2300      	movs	r3, #0
  406cf8:	9303      	str	r3, [sp, #12]
  406cfa:	e690      	b.n	406a1e <_dtoa_r+0x186>
  406cfc:	900d      	str	r0, [sp, #52]	; 0x34
  406cfe:	e686      	b.n	406a0e <_dtoa_r+0x176>
  406d00:	4bbd      	ldr	r3, [pc, #756]	; (406ff8 <_dtoa_r+0x760>)
  406d02:	1b5b      	subs	r3, r3, r5
  406d04:	fa0a f003 	lsl.w	r0, sl, r3
  406d08:	e638      	b.n	40697c <_dtoa_r+0xe4>
  406d0a:	2100      	movs	r1, #0
  406d0c:	f04f 32ff 	mov.w	r2, #4294967295
  406d10:	9123      	str	r1, [sp, #140]	; 0x8c
  406d12:	2101      	movs	r1, #1
  406d14:	9204      	str	r2, [sp, #16]
  406d16:	910b      	str	r1, [sp, #44]	; 0x2c
  406d18:	9210      	str	r2, [sp, #64]	; 0x40
  406d1a:	9a22      	ldr	r2, [sp, #136]	; 0x88
  406d1c:	2a01      	cmp	r2, #1
  406d1e:	f340 8460 	ble.w	4075e2 <_dtoa_r+0xd4a>
  406d22:	9b04      	ldr	r3, [sp, #16]
  406d24:	1e5e      	subs	r6, r3, #1
  406d26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406d28:	42b3      	cmp	r3, r6
  406d2a:	f2c0 8405 	blt.w	407538 <_dtoa_r+0xca0>
  406d2e:	1b9e      	subs	r6, r3, r6
  406d30:	9b04      	ldr	r3, [sp, #16]
  406d32:	2b00      	cmp	r3, #0
  406d34:	f2c0 8461 	blt.w	4075fa <_dtoa_r+0xd62>
  406d38:	9d07      	ldr	r5, [sp, #28]
  406d3a:	9b04      	ldr	r3, [sp, #16]
  406d3c:	9a07      	ldr	r2, [sp, #28]
  406d3e:	4620      	mov	r0, r4
  406d40:	2101      	movs	r1, #1
  406d42:	441a      	add	r2, r3
  406d44:	9207      	str	r2, [sp, #28]
  406d46:	9a03      	ldr	r2, [sp, #12]
  406d48:	441a      	add	r2, r3
  406d4a:	9203      	str	r2, [sp, #12]
  406d4c:	f001 fe90 	bl	408a70 <__i2b>
  406d50:	9008      	str	r0, [sp, #32]
  406d52:	e705      	b.n	406b60 <_dtoa_r+0x2c8>
  406d54:	2301      	movs	r3, #1
  406d56:	930b      	str	r3, [sp, #44]	; 0x2c
  406d58:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406d5a:	2b00      	cmp	r3, #0
  406d5c:	f340 83df 	ble.w	40751e <_dtoa_r+0xc86>
  406d60:	2b0e      	cmp	r3, #14
  406d62:	bf8c      	ite	hi
  406d64:	2500      	movhi	r5, #0
  406d66:	f005 0501 	andls.w	r5, r5, #1
  406d6a:	461e      	mov	r6, r3
  406d6c:	9310      	str	r3, [sp, #64]	; 0x40
  406d6e:	9304      	str	r3, [sp, #16]
  406d70:	2100      	movs	r1, #0
  406d72:	2e17      	cmp	r6, #23
  406d74:	6461      	str	r1, [r4, #68]	; 0x44
  406d76:	d909      	bls.n	406d8c <_dtoa_r+0x4f4>
  406d78:	2201      	movs	r2, #1
  406d7a:	2304      	movs	r3, #4
  406d7c:	005b      	lsls	r3, r3, #1
  406d7e:	4611      	mov	r1, r2
  406d80:	3201      	adds	r2, #1
  406d82:	f103 0014 	add.w	r0, r3, #20
  406d86:	42b0      	cmp	r0, r6
  406d88:	d9f8      	bls.n	406d7c <_dtoa_r+0x4e4>
  406d8a:	6461      	str	r1, [r4, #68]	; 0x44
  406d8c:	4620      	mov	r0, r4
  406d8e:	f001 fda7 	bl	4088e0 <_Balloc>
  406d92:	9005      	str	r0, [sp, #20]
  406d94:	6420      	str	r0, [r4, #64]	; 0x40
  406d96:	2d00      	cmp	r5, #0
  406d98:	f43f ae8c 	beq.w	406ab4 <_dtoa_r+0x21c>
  406d9c:	9802      	ldr	r0, [sp, #8]
  406d9e:	2800      	cmp	r0, #0
  406da0:	e9cd ab0e 	strd	sl, fp, [sp, #56]	; 0x38
  406da4:	f340 8233 	ble.w	40720e <_dtoa_r+0x976>
  406da8:	4a94      	ldr	r2, [pc, #592]	; (406ffc <_dtoa_r+0x764>)
  406daa:	f000 030f 	and.w	r3, r0, #15
  406dae:	1105      	asrs	r5, r0, #4
  406db0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  406db4:	06ea      	lsls	r2, r5, #27
  406db6:	e9d3 6700 	ldrd	r6, r7, [r3]
  406dba:	f140 821c 	bpl.w	4071f6 <_dtoa_r+0x95e>
  406dbe:	4b90      	ldr	r3, [pc, #576]	; (407000 <_dtoa_r+0x768>)
  406dc0:	4650      	mov	r0, sl
  406dc2:	4659      	mov	r1, fp
  406dc4:	f005 050f 	and.w	r5, r5, #15
  406dc8:	f04f 0803 	mov.w	r8, #3
  406dcc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  406dd0:	f002 ffa6 	bl	409d20 <__aeabi_ddiv>
  406dd4:	4682      	mov	sl, r0
  406dd6:	468b      	mov	fp, r1
  406dd8:	b18d      	cbz	r5, 406dfe <_dtoa_r+0x566>
  406dda:	f8df 9224 	ldr.w	r9, [pc, #548]	; 407000 <_dtoa_r+0x768>
  406dde:	07eb      	lsls	r3, r5, #31
  406de0:	4630      	mov	r0, r6
  406de2:	4639      	mov	r1, r7
  406de4:	d507      	bpl.n	406df6 <_dtoa_r+0x55e>
  406de6:	f108 0801 	add.w	r8, r8, #1
  406dea:	e9d9 2300 	ldrd	r2, r3, [r9]
  406dee:	f002 fe6d 	bl	409acc <__aeabi_dmul>
  406df2:	4606      	mov	r6, r0
  406df4:	460f      	mov	r7, r1
  406df6:	106d      	asrs	r5, r5, #1
  406df8:	f109 0908 	add.w	r9, r9, #8
  406dfc:	d1ef      	bne.n	406dde <_dtoa_r+0x546>
  406dfe:	4650      	mov	r0, sl
  406e00:	4659      	mov	r1, fp
  406e02:	4632      	mov	r2, r6
  406e04:	463b      	mov	r3, r7
  406e06:	f002 ff8b 	bl	409d20 <__aeabi_ddiv>
  406e0a:	e9cd 0108 	strd	r0, r1, [sp, #32]
  406e0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406e10:	b143      	cbz	r3, 406e24 <_dtoa_r+0x58c>
  406e12:	2200      	movs	r2, #0
  406e14:	4b7b      	ldr	r3, [pc, #492]	; (407004 <_dtoa_r+0x76c>)
  406e16:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  406e1a:	f003 f8c9 	bl	409fb0 <__aeabi_dcmplt>
  406e1e:	2800      	cmp	r0, #0
  406e20:	f040 8393 	bne.w	40754a <_dtoa_r+0xcb2>
  406e24:	4640      	mov	r0, r8
  406e26:	f002 fdeb 	bl	409a00 <__aeabi_i2d>
  406e2a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  406e2e:	f002 fe4d 	bl	409acc <__aeabi_dmul>
  406e32:	4b75      	ldr	r3, [pc, #468]	; (407008 <_dtoa_r+0x770>)
  406e34:	2200      	movs	r2, #0
  406e36:	f002 fc97 	bl	409768 <__adddf3>
  406e3a:	9b04      	ldr	r3, [sp, #16]
  406e3c:	4606      	mov	r6, r0
  406e3e:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  406e42:	2b00      	cmp	r3, #0
  406e44:	f000 8161 	beq.w	40710a <_dtoa_r+0x872>
  406e48:	9b02      	ldr	r3, [sp, #8]
  406e4a:	f8dd c010 	ldr.w	ip, [sp, #16]
  406e4e:	9314      	str	r3, [sp, #80]	; 0x50
  406e50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406e52:	2b00      	cmp	r3, #0
  406e54:	f000 820b 	beq.w	40726e <_dtoa_r+0x9d6>
  406e58:	4b68      	ldr	r3, [pc, #416]	; (406ffc <_dtoa_r+0x764>)
  406e5a:	2000      	movs	r0, #0
  406e5c:	9a05      	ldr	r2, [sp, #20]
  406e5e:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
  406e62:	496a      	ldr	r1, [pc, #424]	; (40700c <_dtoa_r+0x774>)
  406e64:	1c55      	adds	r5, r2, #1
  406e66:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  406e6a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  406e6e:	f002 ff57 	bl	409d20 <__aeabi_ddiv>
  406e72:	4632      	mov	r2, r6
  406e74:	463b      	mov	r3, r7
  406e76:	f002 fc75 	bl	409764 <__aeabi_dsub>
  406e7a:	4682      	mov	sl, r0
  406e7c:	468b      	mov	fp, r1
  406e7e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  406e82:	4649      	mov	r1, r9
  406e84:	4640      	mov	r0, r8
  406e86:	f003 f8bb 	bl	40a000 <__aeabi_d2iz>
  406e8a:	4606      	mov	r6, r0
  406e8c:	f002 fdb8 	bl	409a00 <__aeabi_i2d>
  406e90:	4602      	mov	r2, r0
  406e92:	3630      	adds	r6, #48	; 0x30
  406e94:	460b      	mov	r3, r1
  406e96:	4640      	mov	r0, r8
  406e98:	4649      	mov	r1, r9
  406e9a:	f002 fc63 	bl	409764 <__aeabi_dsub>
  406e9e:	9f05      	ldr	r7, [sp, #20]
  406ea0:	4680      	mov	r8, r0
  406ea2:	4689      	mov	r9, r1
  406ea4:	b2f6      	uxtb	r6, r6
  406ea6:	4650      	mov	r0, sl
  406ea8:	4659      	mov	r1, fp
  406eaa:	4642      	mov	r2, r8
  406eac:	464b      	mov	r3, r9
  406eae:	703e      	strb	r6, [r7, #0]
  406eb0:	f003 f89c 	bl	409fec <__aeabi_dcmpgt>
  406eb4:	2800      	cmp	r0, #0
  406eb6:	f040 8243 	bne.w	407340 <_dtoa_r+0xaa8>
  406eba:	4642      	mov	r2, r8
  406ebc:	464b      	mov	r3, r9
  406ebe:	2000      	movs	r0, #0
  406ec0:	4950      	ldr	r1, [pc, #320]	; (407004 <_dtoa_r+0x76c>)
  406ec2:	f002 fc4f 	bl	409764 <__aeabi_dsub>
  406ec6:	4602      	mov	r2, r0
  406ec8:	460b      	mov	r3, r1
  406eca:	4650      	mov	r0, sl
  406ecc:	4659      	mov	r1, fp
  406ece:	f003 f88d 	bl	409fec <__aeabi_dcmpgt>
  406ed2:	2800      	cmp	r0, #0
  406ed4:	f040 80eb 	bne.w	4070ae <_dtoa_r+0x816>
  406ed8:	f8dd c048 	ldr.w	ip, [sp, #72]	; 0x48
  406edc:	f1bc 0f01 	cmp.w	ip, #1
  406ee0:	f340 8192 	ble.w	407208 <_dtoa_r+0x970>
  406ee4:	9f05      	ldr	r7, [sp, #20]
  406ee6:	9412      	str	r4, [sp, #72]	; 0x48
  406ee8:	4467      	add	r7, ip
  406eea:	9708      	str	r7, [sp, #32]
  406eec:	e00e      	b.n	406f0c <_dtoa_r+0x674>
  406eee:	2000      	movs	r0, #0
  406ef0:	4944      	ldr	r1, [pc, #272]	; (407004 <_dtoa_r+0x76c>)
  406ef2:	f002 fc37 	bl	409764 <__aeabi_dsub>
  406ef6:	4652      	mov	r2, sl
  406ef8:	465b      	mov	r3, fp
  406efa:	f003 f859 	bl	409fb0 <__aeabi_dcmplt>
  406efe:	2800      	cmp	r0, #0
  406f00:	f040 83a1 	bne.w	407646 <_dtoa_r+0xdae>
  406f04:	9b08      	ldr	r3, [sp, #32]
  406f06:	429d      	cmp	r5, r3
  406f08:	f000 817d 	beq.w	407206 <_dtoa_r+0x96e>
  406f0c:	4650      	mov	r0, sl
  406f0e:	4659      	mov	r1, fp
  406f10:	2200      	movs	r2, #0
  406f12:	4b3f      	ldr	r3, [pc, #252]	; (407010 <_dtoa_r+0x778>)
  406f14:	f002 fdda 	bl	409acc <__aeabi_dmul>
  406f18:	2200      	movs	r2, #0
  406f1a:	4b3d      	ldr	r3, [pc, #244]	; (407010 <_dtoa_r+0x778>)
  406f1c:	4682      	mov	sl, r0
  406f1e:	468b      	mov	fp, r1
  406f20:	4640      	mov	r0, r8
  406f22:	4649      	mov	r1, r9
  406f24:	f002 fdd2 	bl	409acc <__aeabi_dmul>
  406f28:	4606      	mov	r6, r0
  406f2a:	460f      	mov	r7, r1
  406f2c:	f003 f868 	bl	40a000 <__aeabi_d2iz>
  406f30:	4604      	mov	r4, r0
  406f32:	f002 fd65 	bl	409a00 <__aeabi_i2d>
  406f36:	4602      	mov	r2, r0
  406f38:	460b      	mov	r3, r1
  406f3a:	3430      	adds	r4, #48	; 0x30
  406f3c:	4630      	mov	r0, r6
  406f3e:	4639      	mov	r1, r7
  406f40:	b2e6      	uxtb	r6, r4
  406f42:	f002 fc0f 	bl	409764 <__aeabi_dsub>
  406f46:	4680      	mov	r8, r0
  406f48:	4689      	mov	r9, r1
  406f4a:	4652      	mov	r2, sl
  406f4c:	465b      	mov	r3, fp
  406f4e:	f805 6b01 	strb.w	r6, [r5], #1
  406f52:	f003 f82d 	bl	409fb0 <__aeabi_dcmplt>
  406f56:	4642      	mov	r2, r8
  406f58:	464b      	mov	r3, r9
  406f5a:	2800      	cmp	r0, #0
  406f5c:	d0c7      	beq.n	406eee <_dtoa_r+0x656>
  406f5e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406f60:	9c12      	ldr	r4, [sp, #72]	; 0x48
  406f62:	9302      	str	r3, [sp, #8]
  406f64:	e69b      	b.n	406c9e <_dtoa_r+0x406>
  406f66:	2300      	movs	r3, #0
  406f68:	930b      	str	r3, [sp, #44]	; 0x2c
  406f6a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406f6c:	9a02      	ldr	r2, [sp, #8]
  406f6e:	4413      	add	r3, r2
  406f70:	9310      	str	r3, [sp, #64]	; 0x40
  406f72:	3301      	adds	r3, #1
  406f74:	2b00      	cmp	r3, #0
  406f76:	9304      	str	r3, [sp, #16]
  406f78:	f340 82c9 	ble.w	40750e <_dtoa_r+0xc76>
  406f7c:	9e04      	ldr	r6, [sp, #16]
  406f7e:	2e0e      	cmp	r6, #14
  406f80:	bf8c      	ite	hi
  406f82:	2500      	movhi	r5, #0
  406f84:	f005 0501 	andls.w	r5, r5, #1
  406f88:	e6f2      	b.n	406d70 <_dtoa_r+0x4d8>
  406f8a:	2300      	movs	r3, #0
  406f8c:	930b      	str	r3, [sp, #44]	; 0x2c
  406f8e:	e6e3      	b.n	406d58 <_dtoa_r+0x4c0>
  406f90:	9905      	ldr	r1, [sp, #20]
  406f92:	4642      	mov	r2, r8
  406f94:	464b      	mov	r3, r9
  406f96:	4650      	mov	r0, sl
  406f98:	1c4d      	adds	r5, r1, #1
  406f9a:	4659      	mov	r1, fp
  406f9c:	f002 fec0 	bl	409d20 <__aeabi_ddiv>
  406fa0:	4656      	mov	r6, sl
  406fa2:	f003 f82d 	bl	40a000 <__aeabi_d2iz>
  406fa6:	4682      	mov	sl, r0
  406fa8:	f002 fd2a 	bl	409a00 <__aeabi_i2d>
  406fac:	4642      	mov	r2, r8
  406fae:	464b      	mov	r3, r9
  406fb0:	f002 fd8c 	bl	409acc <__aeabi_dmul>
  406fb4:	4602      	mov	r2, r0
  406fb6:	460b      	mov	r3, r1
  406fb8:	4630      	mov	r0, r6
  406fba:	4659      	mov	r1, fp
  406fbc:	f002 fbd2 	bl	409764 <__aeabi_dsub>
  406fc0:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  406fc4:	9a05      	ldr	r2, [sp, #20]
  406fc6:	4606      	mov	r6, r0
  406fc8:	460f      	mov	r7, r1
  406fca:	7013      	strb	r3, [r2, #0]
  406fcc:	9b04      	ldr	r3, [sp, #16]
  406fce:	2b01      	cmp	r3, #1
  406fd0:	d04d      	beq.n	40706e <_dtoa_r+0x7d6>
  406fd2:	2200      	movs	r2, #0
  406fd4:	4b0e      	ldr	r3, [pc, #56]	; (407010 <_dtoa_r+0x778>)
  406fd6:	f002 fd79 	bl	409acc <__aeabi_dmul>
  406fda:	2200      	movs	r2, #0
  406fdc:	2300      	movs	r3, #0
  406fde:	4606      	mov	r6, r0
  406fe0:	460f      	mov	r7, r1
  406fe2:	f002 ffdb 	bl	409f9c <__aeabi_dcmpeq>
  406fe6:	2800      	cmp	r0, #0
  406fe8:	f47f ae59 	bne.w	406c9e <_dtoa_r+0x406>
  406fec:	9403      	str	r4, [sp, #12]
  406fee:	f8dd b014 	ldr.w	fp, [sp, #20]
  406ff2:	9c04      	ldr	r4, [sp, #16]
  406ff4:	e019      	b.n	40702a <_dtoa_r+0x792>
  406ff6:	bf00      	nop
  406ff8:	fffffbee 	.word	0xfffffbee
  406ffc:	0040a930 	.word	0x0040a930
  407000:	0040aa08 	.word	0x0040aa08
  407004:	3ff00000 	.word	0x3ff00000
  407008:	401c0000 	.word	0x401c0000
  40700c:	3fe00000 	.word	0x3fe00000
  407010:	40240000 	.word	0x40240000
  407014:	f002 fd5a 	bl	409acc <__aeabi_dmul>
  407018:	2200      	movs	r2, #0
  40701a:	2300      	movs	r3, #0
  40701c:	4606      	mov	r6, r0
  40701e:	460f      	mov	r7, r1
  407020:	f002 ffbc 	bl	409f9c <__aeabi_dcmpeq>
  407024:	2800      	cmp	r0, #0
  407026:	f040 82e5 	bne.w	4075f4 <_dtoa_r+0xd5c>
  40702a:	4642      	mov	r2, r8
  40702c:	464b      	mov	r3, r9
  40702e:	4630      	mov	r0, r6
  407030:	4639      	mov	r1, r7
  407032:	f002 fe75 	bl	409d20 <__aeabi_ddiv>
  407036:	f002 ffe3 	bl	40a000 <__aeabi_d2iz>
  40703a:	4682      	mov	sl, r0
  40703c:	f002 fce0 	bl	409a00 <__aeabi_i2d>
  407040:	4642      	mov	r2, r8
  407042:	464b      	mov	r3, r9
  407044:	f002 fd42 	bl	409acc <__aeabi_dmul>
  407048:	4602      	mov	r2, r0
  40704a:	460b      	mov	r3, r1
  40704c:	4630      	mov	r0, r6
  40704e:	4639      	mov	r1, r7
  407050:	f002 fb88 	bl	409764 <__aeabi_dsub>
  407054:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  407058:	4606      	mov	r6, r0
  40705a:	460f      	mov	r7, r1
  40705c:	f805 eb01 	strb.w	lr, [r5], #1
  407060:	ebcb 0e05 	rsb	lr, fp, r5
  407064:	2200      	movs	r2, #0
  407066:	4bb8      	ldr	r3, [pc, #736]	; (407348 <_dtoa_r+0xab0>)
  407068:	4574      	cmp	r4, lr
  40706a:	d1d3      	bne.n	407014 <_dtoa_r+0x77c>
  40706c:	9c03      	ldr	r4, [sp, #12]
  40706e:	4632      	mov	r2, r6
  407070:	463b      	mov	r3, r7
  407072:	4630      	mov	r0, r6
  407074:	4639      	mov	r1, r7
  407076:	f002 fb77 	bl	409768 <__adddf3>
  40707a:	4606      	mov	r6, r0
  40707c:	460f      	mov	r7, r1
  40707e:	4640      	mov	r0, r8
  407080:	4649      	mov	r1, r9
  407082:	4632      	mov	r2, r6
  407084:	463b      	mov	r3, r7
  407086:	f002 ff93 	bl	409fb0 <__aeabi_dcmplt>
  40708a:	b960      	cbnz	r0, 4070a6 <_dtoa_r+0x80e>
  40708c:	4640      	mov	r0, r8
  40708e:	4649      	mov	r1, r9
  407090:	4632      	mov	r2, r6
  407092:	463b      	mov	r3, r7
  407094:	f002 ff82 	bl	409f9c <__aeabi_dcmpeq>
  407098:	2800      	cmp	r0, #0
  40709a:	f43f ae00 	beq.w	406c9e <_dtoa_r+0x406>
  40709e:	f01a 0f01 	tst.w	sl, #1
  4070a2:	f43f adfc 	beq.w	406c9e <_dtoa_r+0x406>
  4070a6:	9b02      	ldr	r3, [sp, #8]
  4070a8:	9314      	str	r3, [sp, #80]	; 0x50
  4070aa:	f815 6c01 	ldrb.w	r6, [r5, #-1]
  4070ae:	1e6a      	subs	r2, r5, #1
  4070b0:	9b05      	ldr	r3, [sp, #20]
  4070b2:	e004      	b.n	4070be <_dtoa_r+0x826>
  4070b4:	429a      	cmp	r2, r3
  4070b6:	f000 8277 	beq.w	4075a8 <_dtoa_r+0xd10>
  4070ba:	f812 6d01 	ldrb.w	r6, [r2, #-1]!
  4070be:	2e39      	cmp	r6, #57	; 0x39
  4070c0:	f102 0501 	add.w	r5, r2, #1
  4070c4:	d0f6      	beq.n	4070b4 <_dtoa_r+0x81c>
  4070c6:	1c73      	adds	r3, r6, #1
  4070c8:	9914      	ldr	r1, [sp, #80]	; 0x50
  4070ca:	b2db      	uxtb	r3, r3
  4070cc:	9102      	str	r1, [sp, #8]
  4070ce:	7013      	strb	r3, [r2, #0]
  4070d0:	e5e5      	b.n	406c9e <_dtoa_r+0x406>
  4070d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4070d4:	2b01      	cmp	r3, #1
  4070d6:	f340 8161 	ble.w	40739c <_dtoa_r+0xb04>
  4070da:	f04f 0800 	mov.w	r8, #0
  4070de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4070e0:	2b00      	cmp	r3, #0
  4070e2:	f47f ad80 	bne.w	406be6 <_dtoa_r+0x34e>
  4070e6:	2001      	movs	r0, #1
  4070e8:	e585      	b.n	406bf6 <_dtoa_r+0x35e>
  4070ea:	4640      	mov	r0, r8
  4070ec:	f002 fc88 	bl	409a00 <__aeabi_i2d>
  4070f0:	4602      	mov	r2, r0
  4070f2:	460b      	mov	r3, r1
  4070f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4070f8:	f002 fce8 	bl	409acc <__aeabi_dmul>
  4070fc:	2200      	movs	r2, #0
  4070fe:	4b93      	ldr	r3, [pc, #588]	; (40734c <_dtoa_r+0xab4>)
  407100:	f002 fb32 	bl	409768 <__adddf3>
  407104:	4606      	mov	r6, r0
  407106:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40710a:	2200      	movs	r2, #0
  40710c:	4b90      	ldr	r3, [pc, #576]	; (407350 <_dtoa_r+0xab8>)
  40710e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  407112:	f002 fb27 	bl	409764 <__aeabi_dsub>
  407116:	4632      	mov	r2, r6
  407118:	463b      	mov	r3, r7
  40711a:	4680      	mov	r8, r0
  40711c:	4689      	mov	r9, r1
  40711e:	f002 ff65 	bl	409fec <__aeabi_dcmpgt>
  407122:	4605      	mov	r5, r0
  407124:	2800      	cmp	r0, #0
  407126:	f040 809f 	bne.w	407268 <_dtoa_r+0x9d0>
  40712a:	4632      	mov	r2, r6
  40712c:	4640      	mov	r0, r8
  40712e:	4649      	mov	r1, r9
  407130:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  407134:	f002 ff3c 	bl	409fb0 <__aeabi_dcmplt>
  407138:	2800      	cmp	r0, #0
  40713a:	d065      	beq.n	407208 <_dtoa_r+0x970>
  40713c:	462f      	mov	r7, r5
  40713e:	9508      	str	r5, [sp, #32]
  407140:	e4df      	b.n	406b02 <_dtoa_r+0x26a>
  407142:	201c      	movs	r0, #28
  407144:	e564      	b.n	406c10 <_dtoa_r+0x378>
  407146:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407148:	2b00      	cmp	r3, #0
  40714a:	f040 814f 	bne.w	4073ec <_dtoa_r+0xb54>
  40714e:	f8dd a014 	ldr.w	sl, [sp, #20]
  407152:	9e06      	ldr	r6, [sp, #24]
  407154:	4655      	mov	r5, sl
  407156:	f8dd 8010 	ldr.w	r8, [sp, #16]
  40715a:	e002      	b.n	407162 <_dtoa_r+0x8ca>
  40715c:	f001 fbf2 	bl	408944 <__multadd>
  407160:	4606      	mov	r6, r0
  407162:	4639      	mov	r1, r7
  407164:	4630      	mov	r0, r6
  407166:	f7ff faf5 	bl	406754 <quorem>
  40716a:	f100 0930 	add.w	r9, r0, #48	; 0x30
  40716e:	4631      	mov	r1, r6
  407170:	4620      	mov	r0, r4
  407172:	f805 9b01 	strb.w	r9, [r5], #1
  407176:	ebca 0e05 	rsb	lr, sl, r5
  40717a:	220a      	movs	r2, #10
  40717c:	2300      	movs	r3, #0
  40717e:	45c6      	cmp	lr, r8
  407180:	dbec      	blt.n	40715c <_dtoa_r+0x8c4>
  407182:	9b05      	ldr	r3, [sp, #20]
  407184:	f04f 0a00 	mov.w	sl, #0
  407188:	9a04      	ldr	r2, [sp, #16]
  40718a:	9606      	str	r6, [sp, #24]
  40718c:	2a01      	cmp	r2, #1
  40718e:	bfac      	ite	ge
  407190:	189b      	addge	r3, r3, r2
  407192:	3301      	addlt	r3, #1
  407194:	461d      	mov	r5, r3
  407196:	9906      	ldr	r1, [sp, #24]
  407198:	2201      	movs	r2, #1
  40719a:	4620      	mov	r0, r4
  40719c:	f001 fd64 	bl	408c68 <__lshift>
  4071a0:	4639      	mov	r1, r7
  4071a2:	9006      	str	r0, [sp, #24]
  4071a4:	f001 fdba 	bl	408d1c <__mcmp>
  4071a8:	2800      	cmp	r0, #0
  4071aa:	f340 824e 	ble.w	40764a <_dtoa_r+0xdb2>
  4071ae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4071b2:	1e6b      	subs	r3, r5, #1
  4071b4:	9905      	ldr	r1, [sp, #20]
  4071b6:	e004      	b.n	4071c2 <_dtoa_r+0x92a>
  4071b8:	428b      	cmp	r3, r1
  4071ba:	f000 820b 	beq.w	4075d4 <_dtoa_r+0xd3c>
  4071be:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4071c2:	2a39      	cmp	r2, #57	; 0x39
  4071c4:	f103 0501 	add.w	r5, r3, #1
  4071c8:	d0f6      	beq.n	4071b8 <_dtoa_r+0x920>
  4071ca:	3201      	adds	r2, #1
  4071cc:	701a      	strb	r2, [r3, #0]
  4071ce:	4639      	mov	r1, r7
  4071d0:	4620      	mov	r0, r4
  4071d2:	f001 fbad 	bl	408930 <_Bfree>
  4071d6:	9b08      	ldr	r3, [sp, #32]
  4071d8:	2b00      	cmp	r3, #0
  4071da:	f43f ad60 	beq.w	406c9e <_dtoa_r+0x406>
  4071de:	459a      	cmp	sl, r3
  4071e0:	f43f ad59 	beq.w	406c96 <_dtoa_r+0x3fe>
  4071e4:	f1ba 0f00 	cmp.w	sl, #0
  4071e8:	f43f ad55 	beq.w	406c96 <_dtoa_r+0x3fe>
  4071ec:	4651      	mov	r1, sl
  4071ee:	4620      	mov	r0, r4
  4071f0:	f001 fb9e 	bl	408930 <_Bfree>
  4071f4:	e54f      	b.n	406c96 <_dtoa_r+0x3fe>
  4071f6:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  4071fa:	f04f 0802 	mov.w	r8, #2
  4071fe:	e5eb      	b.n	406dd8 <_dtoa_r+0x540>
  407200:	9805      	ldr	r0, [sp, #20]
  407202:	f7ff bb7a 	b.w	4068fa <_dtoa_r+0x62>
  407206:	9c12      	ldr	r4, [sp, #72]	; 0x48
  407208:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  40720c:	e452      	b.n	406ab4 <_dtoa_r+0x21c>
  40720e:	9b02      	ldr	r3, [sp, #8]
  407210:	425d      	negs	r5, r3
  407212:	2d00      	cmp	r5, #0
  407214:	f000 81c1 	beq.w	40759a <_dtoa_r+0xd02>
  407218:	f005 020f 	and.w	r2, r5, #15
  40721c:	4b4d      	ldr	r3, [pc, #308]	; (407354 <_dtoa_r+0xabc>)
  40721e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407222:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  407226:	e9d3 2300 	ldrd	r2, r3, [r3]
  40722a:	f002 fc4f 	bl	409acc <__aeabi_dmul>
  40722e:	112d      	asrs	r5, r5, #4
  407230:	e9cd 0108 	strd	r0, r1, [sp, #32]
  407234:	f000 8275 	beq.w	407722 <_dtoa_r+0xe8a>
  407238:	4e47      	ldr	r6, [pc, #284]	; (407358 <_dtoa_r+0xac0>)
  40723a:	f04f 0802 	mov.w	r8, #2
  40723e:	4602      	mov	r2, r0
  407240:	460b      	mov	r3, r1
  407242:	07ef      	lsls	r7, r5, #31
  407244:	4610      	mov	r0, r2
  407246:	4619      	mov	r1, r3
  407248:	d507      	bpl.n	40725a <_dtoa_r+0x9c2>
  40724a:	f108 0801 	add.w	r8, r8, #1
  40724e:	e9d6 2300 	ldrd	r2, r3, [r6]
  407252:	f002 fc3b 	bl	409acc <__aeabi_dmul>
  407256:	4602      	mov	r2, r0
  407258:	460b      	mov	r3, r1
  40725a:	106d      	asrs	r5, r5, #1
  40725c:	f106 0608 	add.w	r6, r6, #8
  407260:	d1ef      	bne.n	407242 <_dtoa_r+0x9aa>
  407262:	e9cd 2308 	strd	r2, r3, [sp, #32]
  407266:	e5d2      	b.n	406e0e <_dtoa_r+0x576>
  407268:	2700      	movs	r7, #0
  40726a:	9708      	str	r7, [sp, #32]
  40726c:	e506      	b.n	406c7c <_dtoa_r+0x3e4>
  40726e:	f10c 3bff 	add.w	fp, ip, #4294967295
  407272:	4938      	ldr	r1, [pc, #224]	; (407354 <_dtoa_r+0xabc>)
  407274:	4632      	mov	r2, r6
  407276:	463b      	mov	r3, r7
  407278:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
  40727c:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
  407280:	9f05      	ldr	r7, [sp, #20]
  407282:	e9d1 0100 	ldrd	r0, r1, [r1]
  407286:	f002 fc21 	bl	409acc <__aeabi_dmul>
  40728a:	1c7d      	adds	r5, r7, #1
  40728c:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  407290:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  407294:	4649      	mov	r1, r9
  407296:	4640      	mov	r0, r8
  407298:	f002 feb2 	bl	40a000 <__aeabi_d2iz>
  40729c:	4606      	mov	r6, r0
  40729e:	f002 fbaf 	bl	409a00 <__aeabi_i2d>
  4072a2:	4602      	mov	r2, r0
  4072a4:	460b      	mov	r3, r1
  4072a6:	4640      	mov	r0, r8
  4072a8:	4649      	mov	r1, r9
  4072aa:	3630      	adds	r6, #48	; 0x30
  4072ac:	f002 fa5a 	bl	409764 <__aeabi_dsub>
  4072b0:	f8dd c054 	ldr.w	ip, [sp, #84]	; 0x54
  4072b4:	4680      	mov	r8, r0
  4072b6:	4689      	mov	r9, r1
  4072b8:	f1bc 0f01 	cmp.w	ip, #1
  4072bc:	703e      	strb	r6, [r7, #0]
  4072be:	d020      	beq.n	407302 <_dtoa_r+0xa6a>
  4072c0:	9b05      	ldr	r3, [sp, #20]
  4072c2:	4640      	mov	r0, r8
  4072c4:	46aa      	mov	sl, r5
  4072c6:	46a8      	mov	r8, r5
  4072c8:	eb03 070c 	add.w	r7, r3, ip
  4072cc:	46b9      	mov	r9, r7
  4072ce:	2200      	movs	r2, #0
  4072d0:	4b1d      	ldr	r3, [pc, #116]	; (407348 <_dtoa_r+0xab0>)
  4072d2:	f002 fbfb 	bl	409acc <__aeabi_dmul>
  4072d6:	460f      	mov	r7, r1
  4072d8:	4606      	mov	r6, r0
  4072da:	f002 fe91 	bl	40a000 <__aeabi_d2iz>
  4072de:	4605      	mov	r5, r0
  4072e0:	f002 fb8e 	bl	409a00 <__aeabi_i2d>
  4072e4:	4602      	mov	r2, r0
  4072e6:	460b      	mov	r3, r1
  4072e8:	3530      	adds	r5, #48	; 0x30
  4072ea:	4630      	mov	r0, r6
  4072ec:	4639      	mov	r1, r7
  4072ee:	f002 fa39 	bl	409764 <__aeabi_dsub>
  4072f2:	f80a 5b01 	strb.w	r5, [sl], #1
  4072f6:	45ca      	cmp	sl, r9
  4072f8:	d1e9      	bne.n	4072ce <_dtoa_r+0xa36>
  4072fa:	4645      	mov	r5, r8
  4072fc:	4689      	mov	r9, r1
  4072fe:	4680      	mov	r8, r0
  407300:	445d      	add	r5, fp
  407302:	2200      	movs	r2, #0
  407304:	4b15      	ldr	r3, [pc, #84]	; (40735c <_dtoa_r+0xac4>)
  407306:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40730a:	f002 fa2d 	bl	409768 <__adddf3>
  40730e:	4642      	mov	r2, r8
  407310:	464b      	mov	r3, r9
  407312:	f002 fe4d 	bl	409fb0 <__aeabi_dcmplt>
  407316:	2800      	cmp	r0, #0
  407318:	f47f aec7 	bne.w	4070aa <_dtoa_r+0x812>
  40731c:	2000      	movs	r0, #0
  40731e:	490f      	ldr	r1, [pc, #60]	; (40735c <_dtoa_r+0xac4>)
  407320:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  407324:	f002 fa1e 	bl	409764 <__aeabi_dsub>
  407328:	4642      	mov	r2, r8
  40732a:	464b      	mov	r3, r9
  40732c:	f002 fe5e 	bl	409fec <__aeabi_dcmpgt>
  407330:	b908      	cbnz	r0, 407336 <_dtoa_r+0xa9e>
  407332:	e769      	b.n	407208 <_dtoa_r+0x970>
  407334:	4615      	mov	r5, r2
  407336:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40733a:	1e6a      	subs	r2, r5, #1
  40733c:	2b30      	cmp	r3, #48	; 0x30
  40733e:	d0f9      	beq.n	407334 <_dtoa_r+0xa9c>
  407340:	9b14      	ldr	r3, [sp, #80]	; 0x50
  407342:	9302      	str	r3, [sp, #8]
  407344:	e4ab      	b.n	406c9e <_dtoa_r+0x406>
  407346:	bf00      	nop
  407348:	40240000 	.word	0x40240000
  40734c:	401c0000 	.word	0x401c0000
  407350:	40140000 	.word	0x40140000
  407354:	0040a930 	.word	0x0040a930
  407358:	0040aa08 	.word	0x0040aa08
  40735c:	3fe00000 	.word	0x3fe00000
  407360:	9806      	ldr	r0, [sp, #24]
  407362:	4639      	mov	r1, r7
  407364:	f001 fcda 	bl	408d1c <__mcmp>
  407368:	2800      	cmp	r0, #0
  40736a:	f6bf ac6e 	bge.w	406c4a <_dtoa_r+0x3b2>
  40736e:	9e02      	ldr	r6, [sp, #8]
  407370:	2300      	movs	r3, #0
  407372:	9906      	ldr	r1, [sp, #24]
  407374:	4620      	mov	r0, r4
  407376:	3e01      	subs	r6, #1
  407378:	220a      	movs	r2, #10
  40737a:	9602      	str	r6, [sp, #8]
  40737c:	f001 fae2 	bl	408944 <__multadd>
  407380:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407382:	9006      	str	r0, [sp, #24]
  407384:	bb1b      	cbnz	r3, 4073ce <_dtoa_r+0xb36>
  407386:	9b22      	ldr	r3, [sp, #136]	; 0x88
  407388:	2b02      	cmp	r3, #2
  40738a:	f340 81ce 	ble.w	40772a <_dtoa_r+0xe92>
  40738e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407390:	2b00      	cmp	r3, #0
  407392:	f300 81ca 	bgt.w	40772a <_dtoa_r+0xe92>
  407396:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407398:	9304      	str	r3, [sp, #16]
  40739a:	e45e      	b.n	406c5a <_dtoa_r+0x3c2>
  40739c:	f1ba 0f00 	cmp.w	sl, #0
  4073a0:	f47f ae9b 	bne.w	4070da <_dtoa_r+0x842>
  4073a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4073a8:	2b00      	cmp	r3, #0
  4073aa:	f47f ae96 	bne.w	4070da <_dtoa_r+0x842>
  4073ae:	f02b 4600 	bic.w	r6, fp, #2147483648	; 0x80000000
  4073b2:	0d36      	lsrs	r6, r6, #20
  4073b4:	0536      	lsls	r6, r6, #20
  4073b6:	2e00      	cmp	r6, #0
  4073b8:	f000 818a 	beq.w	4076d0 <_dtoa_r+0xe38>
  4073bc:	9b07      	ldr	r3, [sp, #28]
  4073be:	f04f 0801 	mov.w	r8, #1
  4073c2:	3301      	adds	r3, #1
  4073c4:	9307      	str	r3, [sp, #28]
  4073c6:	9b03      	ldr	r3, [sp, #12]
  4073c8:	3301      	adds	r3, #1
  4073ca:	9303      	str	r3, [sp, #12]
  4073cc:	e687      	b.n	4070de <_dtoa_r+0x846>
  4073ce:	2300      	movs	r3, #0
  4073d0:	9908      	ldr	r1, [sp, #32]
  4073d2:	4620      	mov	r0, r4
  4073d4:	220a      	movs	r2, #10
  4073d6:	f001 fab5 	bl	408944 <__multadd>
  4073da:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4073dc:	9008      	str	r0, [sp, #32]
  4073de:	2b02      	cmp	r3, #2
  4073e0:	dd02      	ble.n	4073e8 <_dtoa_r+0xb50>
  4073e2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4073e4:	2b00      	cmp	r3, #0
  4073e6:	ddd6      	ble.n	407396 <_dtoa_r+0xafe>
  4073e8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4073ea:	9304      	str	r3, [sp, #16]
  4073ec:	2d00      	cmp	r5, #0
  4073ee:	dd05      	ble.n	4073fc <_dtoa_r+0xb64>
  4073f0:	9908      	ldr	r1, [sp, #32]
  4073f2:	462a      	mov	r2, r5
  4073f4:	4620      	mov	r0, r4
  4073f6:	f001 fc37 	bl	408c68 <__lshift>
  4073fa:	9008      	str	r0, [sp, #32]
  4073fc:	f1b8 0f00 	cmp.w	r8, #0
  407400:	f040 8133 	bne.w	40766a <_dtoa_r+0xdd2>
  407404:	9e08      	ldr	r6, [sp, #32]
  407406:	f00a 0101 	and.w	r1, sl, #1
  40740a:	9b04      	ldr	r3, [sp, #16]
  40740c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40740e:	3b01      	subs	r3, #1
  407410:	910b      	str	r1, [sp, #44]	; 0x2c
  407412:	9905      	ldr	r1, [sp, #20]
  407414:	fab2 f282 	clz	r2, r2
  407418:	970a      	str	r7, [sp, #40]	; 0x28
  40741a:	18cb      	adds	r3, r1, r3
  40741c:	4688      	mov	r8, r1
  40741e:	f8dd b020 	ldr.w	fp, [sp, #32]
  407422:	930c      	str	r3, [sp, #48]	; 0x30
  407424:	0953      	lsrs	r3, r2, #5
  407426:	9f06      	ldr	r7, [sp, #24]
  407428:	9303      	str	r3, [sp, #12]
  40742a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40742c:	4638      	mov	r0, r7
  40742e:	4629      	mov	r1, r5
  407430:	f7ff f990 	bl	406754 <quorem>
  407434:	4659      	mov	r1, fp
  407436:	4681      	mov	r9, r0
  407438:	4638      	mov	r0, r7
  40743a:	f001 fc6f 	bl	408d1c <__mcmp>
  40743e:	4629      	mov	r1, r5
  407440:	4632      	mov	r2, r6
  407442:	4682      	mov	sl, r0
  407444:	4620      	mov	r0, r4
  407446:	f001 fc8d 	bl	408d64 <__mdiff>
  40744a:	68c2      	ldr	r2, [r0, #12]
  40744c:	4605      	mov	r5, r0
  40744e:	f109 0c30 	add.w	ip, r9, #48	; 0x30
  407452:	9207      	str	r2, [sp, #28]
  407454:	2a00      	cmp	r2, #0
  407456:	d150      	bne.n	4074fa <_dtoa_r+0xc62>
  407458:	4629      	mov	r1, r5
  40745a:	4638      	mov	r0, r7
  40745c:	f8cd c018 	str.w	ip, [sp, #24]
  407460:	f001 fc5c 	bl	408d1c <__mcmp>
  407464:	4629      	mov	r1, r5
  407466:	9004      	str	r0, [sp, #16]
  407468:	4620      	mov	r0, r4
  40746a:	f001 fa61 	bl	408930 <_Bfree>
  40746e:	9a03      	ldr	r2, [sp, #12]
  407470:	9b04      	ldr	r3, [sp, #16]
  407472:	f8dd c018 	ldr.w	ip, [sp, #24]
  407476:	b132      	cbz	r2, 407486 <_dtoa_r+0xbee>
  407478:	b92b      	cbnz	r3, 407486 <_dtoa_r+0xbee>
  40747a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40747c:	9a07      	ldr	r2, [sp, #28]
  40747e:	2b00      	cmp	r3, #0
  407480:	f000 8128 	beq.w	4076d4 <_dtoa_r+0xe3c>
  407484:	4613      	mov	r3, r2
  407486:	f1ba 0f00 	cmp.w	sl, #0
  40748a:	f2c0 80bc 	blt.w	407606 <_dtoa_r+0xd6e>
  40748e:	9a03      	ldr	r2, [sp, #12]
  407490:	b132      	cbz	r2, 4074a0 <_dtoa_r+0xc08>
  407492:	f1ba 0f00 	cmp.w	sl, #0
  407496:	d103      	bne.n	4074a0 <_dtoa_r+0xc08>
  407498:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40749a:	2a00      	cmp	r2, #0
  40749c:	f000 80b3 	beq.w	407606 <_dtoa_r+0xd6e>
  4074a0:	2b00      	cmp	r3, #0
  4074a2:	f300 80fe 	bgt.w	4076a2 <_dtoa_r+0xe0a>
  4074a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4074a8:	f108 0901 	add.w	r9, r8, #1
  4074ac:	f888 c000 	strb.w	ip, [r8]
  4074b0:	4598      	cmp	r8, r3
  4074b2:	464d      	mov	r5, r9
  4074b4:	f000 8106 	beq.w	4076c4 <_dtoa_r+0xe2c>
  4074b8:	4639      	mov	r1, r7
  4074ba:	220a      	movs	r2, #10
  4074bc:	2300      	movs	r3, #0
  4074be:	4620      	mov	r0, r4
  4074c0:	f001 fa40 	bl	408944 <__multadd>
  4074c4:	45b3      	cmp	fp, r6
  4074c6:	4607      	mov	r7, r0
  4074c8:	4659      	mov	r1, fp
  4074ca:	4620      	mov	r0, r4
  4074cc:	f04f 020a 	mov.w	r2, #10
  4074d0:	f04f 0300 	mov.w	r3, #0
  4074d4:	d00b      	beq.n	4074ee <_dtoa_r+0xc56>
  4074d6:	f001 fa35 	bl	408944 <__multadd>
  4074da:	4631      	mov	r1, r6
  4074dc:	4683      	mov	fp, r0
  4074de:	220a      	movs	r2, #10
  4074e0:	4620      	mov	r0, r4
  4074e2:	2300      	movs	r3, #0
  4074e4:	f001 fa2e 	bl	408944 <__multadd>
  4074e8:	46c8      	mov	r8, r9
  4074ea:	4606      	mov	r6, r0
  4074ec:	e79d      	b.n	40742a <_dtoa_r+0xb92>
  4074ee:	f001 fa29 	bl	408944 <__multadd>
  4074f2:	46c8      	mov	r8, r9
  4074f4:	4683      	mov	fp, r0
  4074f6:	4606      	mov	r6, r0
  4074f8:	e797      	b.n	40742a <_dtoa_r+0xb92>
  4074fa:	4601      	mov	r1, r0
  4074fc:	4620      	mov	r0, r4
  4074fe:	f8cd c010 	str.w	ip, [sp, #16]
  407502:	f001 fa15 	bl	408930 <_Bfree>
  407506:	2301      	movs	r3, #1
  407508:	f8dd c010 	ldr.w	ip, [sp, #16]
  40750c:	e7bb      	b.n	407486 <_dtoa_r+0xbee>
  40750e:	2b0e      	cmp	r3, #14
  407510:	bf8c      	ite	hi
  407512:	2300      	movhi	r3, #0
  407514:	2301      	movls	r3, #1
  407516:	2100      	movs	r1, #0
  407518:	401d      	ands	r5, r3
  40751a:	6461      	str	r1, [r4, #68]	; 0x44
  40751c:	e436      	b.n	406d8c <_dtoa_r+0x4f4>
  40751e:	2301      	movs	r3, #1
  407520:	9323      	str	r3, [sp, #140]	; 0x8c
  407522:	9310      	str	r3, [sp, #64]	; 0x40
  407524:	9304      	str	r3, [sp, #16]
  407526:	e7f6      	b.n	407516 <_dtoa_r+0xc7e>
  407528:	9906      	ldr	r1, [sp, #24]
  40752a:	4620      	mov	r0, r4
  40752c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40752e:	f001 fb4b 	bl	408bc8 <__pow5mult>
  407532:	9006      	str	r0, [sp, #24]
  407534:	f7ff bb42 	b.w	406bbc <_dtoa_r+0x324>
  407538:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40753a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40753c:	1af3      	subs	r3, r6, r3
  40753e:	960a      	str	r6, [sp, #40]	; 0x28
  407540:	2600      	movs	r6, #0
  407542:	441a      	add	r2, r3
  407544:	920c      	str	r2, [sp, #48]	; 0x30
  407546:	f7ff bbf3 	b.w	406d30 <_dtoa_r+0x498>
  40754a:	9b04      	ldr	r3, [sp, #16]
  40754c:	2b00      	cmp	r3, #0
  40754e:	f43f adcc 	beq.w	4070ea <_dtoa_r+0x852>
  407552:	9d10      	ldr	r5, [sp, #64]	; 0x40
  407554:	2d00      	cmp	r5, #0
  407556:	f77f ae57 	ble.w	407208 <_dtoa_r+0x970>
  40755a:	2200      	movs	r2, #0
  40755c:	4b86      	ldr	r3, [pc, #536]	; (407778 <_dtoa_r+0xee0>)
  40755e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  407562:	f002 fab3 	bl	409acc <__aeabi_dmul>
  407566:	9b02      	ldr	r3, [sp, #8]
  407568:	4606      	mov	r6, r0
  40756a:	460f      	mov	r7, r1
  40756c:	3b01      	subs	r3, #1
  40756e:	f108 0001 	add.w	r0, r8, #1
  407572:	e9cd 6708 	strd	r6, r7, [sp, #32]
  407576:	9314      	str	r3, [sp, #80]	; 0x50
  407578:	f002 fa42 	bl	409a00 <__aeabi_i2d>
  40757c:	4602      	mov	r2, r0
  40757e:	460b      	mov	r3, r1
  407580:	4630      	mov	r0, r6
  407582:	4639      	mov	r1, r7
  407584:	f002 faa2 	bl	409acc <__aeabi_dmul>
  407588:	2200      	movs	r2, #0
  40758a:	4b7c      	ldr	r3, [pc, #496]	; (40777c <_dtoa_r+0xee4>)
  40758c:	f002 f8ec 	bl	409768 <__adddf3>
  407590:	46ac      	mov	ip, r5
  407592:	4606      	mov	r6, r0
  407594:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  407598:	e45a      	b.n	406e50 <_dtoa_r+0x5b8>
  40759a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  40759e:	f04f 0802 	mov.w	r8, #2
  4075a2:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4075a6:	e432      	b.n	406e0e <_dtoa_r+0x576>
  4075a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4075aa:	2130      	movs	r1, #48	; 0x30
  4075ac:	3301      	adds	r3, #1
  4075ae:	7011      	strb	r1, [r2, #0]
  4075b0:	9302      	str	r3, [sp, #8]
  4075b2:	2331      	movs	r3, #49	; 0x31
  4075b4:	7013      	strb	r3, [r2, #0]
  4075b6:	f7ff bb72 	b.w	406c9e <_dtoa_r+0x406>
  4075ba:	9906      	ldr	r1, [sp, #24]
  4075bc:	4620      	mov	r0, r4
  4075be:	f001 fb03 	bl	408bc8 <__pow5mult>
  4075c2:	9006      	str	r0, [sp, #24]
  4075c4:	f7ff bafa 	b.w	406bbc <_dtoa_r+0x324>
  4075c8:	f1ba 0f00 	cmp.w	sl, #0
  4075cc:	f43f aeea 	beq.w	4073a4 <_dtoa_r+0xb0c>
  4075d0:	f7ff bb07 	b.w	406be2 <_dtoa_r+0x34a>
  4075d4:	9a02      	ldr	r2, [sp, #8]
  4075d6:	2331      	movs	r3, #49	; 0x31
  4075d8:	3201      	adds	r2, #1
  4075da:	9202      	str	r2, [sp, #8]
  4075dc:	9a05      	ldr	r2, [sp, #20]
  4075de:	7013      	strb	r3, [r2, #0]
  4075e0:	e5f5      	b.n	4071ce <_dtoa_r+0x936>
  4075e2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4075e4:	2a00      	cmp	r2, #0
  4075e6:	d055      	beq.n	407694 <_dtoa_r+0xdfc>
  4075e8:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4075ec:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4075ee:	9d07      	ldr	r5, [sp, #28]
  4075f0:	f7ff bba4 	b.w	406d3c <_dtoa_r+0x4a4>
  4075f4:	9c03      	ldr	r4, [sp, #12]
  4075f6:	f7ff bb52 	b.w	406c9e <_dtoa_r+0x406>
  4075fa:	9b07      	ldr	r3, [sp, #28]
  4075fc:	9a04      	ldr	r2, [sp, #16]
  4075fe:	1a9d      	subs	r5, r3, r2
  407600:	2300      	movs	r3, #0
  407602:	f7ff bb9b 	b.w	406d3c <_dtoa_r+0x4a4>
  407606:	2b00      	cmp	r3, #0
  407608:	9706      	str	r7, [sp, #24]
  40760a:	46e1      	mov	r9, ip
  40760c:	f8cd b020 	str.w	fp, [sp, #32]
  407610:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  407612:	4665      	mov	r5, ip
  407614:	dd0f      	ble.n	407636 <_dtoa_r+0xd9e>
  407616:	9906      	ldr	r1, [sp, #24]
  407618:	2201      	movs	r2, #1
  40761a:	4620      	mov	r0, r4
  40761c:	f001 fb24 	bl	408c68 <__lshift>
  407620:	4639      	mov	r1, r7
  407622:	9006      	str	r0, [sp, #24]
  407624:	f001 fb7a 	bl	408d1c <__mcmp>
  407628:	2800      	cmp	r0, #0
  40762a:	dd75      	ble.n	407718 <_dtoa_r+0xe80>
  40762c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  407630:	d066      	beq.n	407700 <_dtoa_r+0xe68>
  407632:	f109 0501 	add.w	r5, r9, #1
  407636:	f8dd a020 	ldr.w	sl, [sp, #32]
  40763a:	f888 5000 	strb.w	r5, [r8]
  40763e:	f108 0501 	add.w	r5, r8, #1
  407642:	9608      	str	r6, [sp, #32]
  407644:	e5c3      	b.n	4071ce <_dtoa_r+0x936>
  407646:	9c12      	ldr	r4, [sp, #72]	; 0x48
  407648:	e531      	b.n	4070ae <_dtoa_r+0x816>
  40764a:	d104      	bne.n	407656 <_dtoa_r+0xdbe>
  40764c:	f019 0f01 	tst.w	r9, #1
  407650:	d001      	beq.n	407656 <_dtoa_r+0xdbe>
  407652:	e5ac      	b.n	4071ae <_dtoa_r+0x916>
  407654:	4615      	mov	r5, r2
  407656:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40765a:	1e6a      	subs	r2, r5, #1
  40765c:	2b30      	cmp	r3, #48	; 0x30
  40765e:	d0f9      	beq.n	407654 <_dtoa_r+0xdbc>
  407660:	e5b5      	b.n	4071ce <_dtoa_r+0x936>
  407662:	2700      	movs	r7, #0
  407664:	9708      	str	r7, [sp, #32]
  407666:	f7ff ba4c 	b.w	406b02 <_dtoa_r+0x26a>
  40766a:	9e08      	ldr	r6, [sp, #32]
  40766c:	4620      	mov	r0, r4
  40766e:	6871      	ldr	r1, [r6, #4]
  407670:	f001 f936 	bl	4088e0 <_Balloc>
  407674:	6933      	ldr	r3, [r6, #16]
  407676:	4605      	mov	r5, r0
  407678:	f106 010c 	add.w	r1, r6, #12
  40767c:	1c9a      	adds	r2, r3, #2
  40767e:	300c      	adds	r0, #12
  407680:	0092      	lsls	r2, r2, #2
  407682:	f001 f82d 	bl	4086e0 <memcpy>
  407686:	4620      	mov	r0, r4
  407688:	4629      	mov	r1, r5
  40768a:	2201      	movs	r2, #1
  40768c:	f001 faec 	bl	408c68 <__lshift>
  407690:	4606      	mov	r6, r0
  407692:	e6b8      	b.n	407406 <_dtoa_r+0xb6e>
  407694:	9b16      	ldr	r3, [sp, #88]	; 0x58
  407696:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  407698:	9d07      	ldr	r5, [sp, #28]
  40769a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40769e:	f7ff bb4d 	b.w	406d3c <_dtoa_r+0x4a4>
  4076a2:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  4076a6:	9706      	str	r7, [sp, #24]
  4076a8:	f8cd b020 	str.w	fp, [sp, #32]
  4076ac:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4076ae:	d030      	beq.n	407712 <_dtoa_r+0xe7a>
  4076b0:	f10c 0901 	add.w	r9, ip, #1
  4076b4:	f8dd a020 	ldr.w	sl, [sp, #32]
  4076b8:	f108 0501 	add.w	r5, r8, #1
  4076bc:	9608      	str	r6, [sp, #32]
  4076be:	f888 9000 	strb.w	r9, [r8]
  4076c2:	e584      	b.n	4071ce <_dtoa_r+0x936>
  4076c4:	9706      	str	r7, [sp, #24]
  4076c6:	46e1      	mov	r9, ip
  4076c8:	46da      	mov	sl, fp
  4076ca:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4076cc:	9608      	str	r6, [sp, #32]
  4076ce:	e562      	b.n	407196 <_dtoa_r+0x8fe>
  4076d0:	46b0      	mov	r8, r6
  4076d2:	e504      	b.n	4070de <_dtoa_r+0x846>
  4076d4:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  4076d8:	9706      	str	r7, [sp, #24]
  4076da:	f8cd b020 	str.w	fp, [sp, #32]
  4076de:	4655      	mov	r5, sl
  4076e0:	46cb      	mov	fp, r9
  4076e2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4076e4:	46e1      	mov	r9, ip
  4076e6:	d00b      	beq.n	407700 <_dtoa_r+0xe68>
  4076e8:	2d00      	cmp	r5, #0
  4076ea:	dd01      	ble.n	4076f0 <_dtoa_r+0xe58>
  4076ec:	f10b 0931 	add.w	r9, fp, #49	; 0x31
  4076f0:	f8dd a020 	ldr.w	sl, [sp, #32]
  4076f4:	f108 0501 	add.w	r5, r8, #1
  4076f8:	f888 9000 	strb.w	r9, [r8]
  4076fc:	9608      	str	r6, [sp, #32]
  4076fe:	e566      	b.n	4071ce <_dtoa_r+0x936>
  407700:	f8dd a020 	ldr.w	sl, [sp, #32]
  407704:	9608      	str	r6, [sp, #32]
  407706:	2239      	movs	r2, #57	; 0x39
  407708:	f108 0501 	add.w	r5, r8, #1
  40770c:	f888 2000 	strb.w	r2, [r8]
  407710:	e54f      	b.n	4071b2 <_dtoa_r+0x91a>
  407712:	46da      	mov	sl, fp
  407714:	9608      	str	r6, [sp, #32]
  407716:	e7f6      	b.n	407706 <_dtoa_r+0xe6e>
  407718:	d18d      	bne.n	407636 <_dtoa_r+0xd9e>
  40771a:	f019 0f01 	tst.w	r9, #1
  40771e:	d08a      	beq.n	407636 <_dtoa_r+0xd9e>
  407720:	e784      	b.n	40762c <_dtoa_r+0xd94>
  407722:	f04f 0802 	mov.w	r8, #2
  407726:	f7ff bb72 	b.w	406e0e <_dtoa_r+0x576>
  40772a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40772c:	9304      	str	r3, [sp, #16]
  40772e:	e50e      	b.n	40714e <_dtoa_r+0x8b6>
  407730:	f43f aa75 	beq.w	406c1e <_dtoa_r+0x386>
  407734:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  407738:	f7ff ba6a 	b.w	406c10 <_dtoa_r+0x378>
  40773c:	2501      	movs	r5, #1
  40773e:	f7ff b982 	b.w	406a46 <_dtoa_r+0x1ae>
  407742:	2500      	movs	r5, #0
  407744:	4620      	mov	r0, r4
  407746:	6465      	str	r5, [r4, #68]	; 0x44
  407748:	4629      	mov	r1, r5
  40774a:	f001 f8c9 	bl	4088e0 <_Balloc>
  40774e:	9a02      	ldr	r2, [sp, #8]
  407750:	9005      	str	r0, [sp, #20]
  407752:	2a0e      	cmp	r2, #14
  407754:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  407756:	6420      	str	r0, [r4, #64]	; 0x40
  407758:	f73f aad7 	bgt.w	406d0a <_dtoa_r+0x472>
  40775c:	42ab      	cmp	r3, r5
  40775e:	f6ff aad4 	blt.w	406d0a <_dtoa_r+0x472>
  407762:	f04f 33ff 	mov.w	r3, #4294967295
  407766:	9523      	str	r5, [sp, #140]	; 0x8c
  407768:	9304      	str	r3, [sp, #16]
  40776a:	f7ff b9a9 	b.w	406ac0 <_dtoa_r+0x228>
  40776e:	2301      	movs	r3, #1
  407770:	930b      	str	r3, [sp, #44]	; 0x2c
  407772:	f7ff bbfa 	b.w	406f6a <_dtoa_r+0x6d2>
  407776:	bf00      	nop
  407778:	40240000 	.word	0x40240000
  40777c:	401c0000 	.word	0x401c0000

00407780 <__sflush_r>:
  407780:	898b      	ldrh	r3, [r1, #12]
  407782:	b29a      	uxth	r2, r3
  407784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407788:	460d      	mov	r5, r1
  40778a:	0711      	lsls	r1, r2, #28
  40778c:	4680      	mov	r8, r0
  40778e:	d43c      	bmi.n	40780a <__sflush_r+0x8a>
  407790:	686a      	ldr	r2, [r5, #4]
  407792:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  407796:	2a00      	cmp	r2, #0
  407798:	81ab      	strh	r3, [r5, #12]
  40779a:	dd76      	ble.n	40788a <__sflush_r+0x10a>
  40779c:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40779e:	2e00      	cmp	r6, #0
  4077a0:	d04b      	beq.n	40783a <__sflush_r+0xba>
  4077a2:	b29b      	uxth	r3, r3
  4077a4:	2100      	movs	r1, #0
  4077a6:	f8d8 4000 	ldr.w	r4, [r8]
  4077aa:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4077ae:	f8c8 1000 	str.w	r1, [r8]
  4077b2:	b292      	uxth	r2, r2
  4077b4:	2a00      	cmp	r2, #0
  4077b6:	d06c      	beq.n	407892 <__sflush_r+0x112>
  4077b8:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4077ba:	075f      	lsls	r7, r3, #29
  4077bc:	d505      	bpl.n	4077ca <__sflush_r+0x4a>
  4077be:	6869      	ldr	r1, [r5, #4]
  4077c0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4077c2:	1a52      	subs	r2, r2, r1
  4077c4:	b10b      	cbz	r3, 4077ca <__sflush_r+0x4a>
  4077c6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4077c8:	1ad2      	subs	r2, r2, r3
  4077ca:	4640      	mov	r0, r8
  4077cc:	69e9      	ldr	r1, [r5, #28]
  4077ce:	2300      	movs	r3, #0
  4077d0:	47b0      	blx	r6
  4077d2:	1c46      	adds	r6, r0, #1
  4077d4:	d03e      	beq.n	407854 <__sflush_r+0xd4>
  4077d6:	89ab      	ldrh	r3, [r5, #12]
  4077d8:	2100      	movs	r1, #0
  4077da:	692a      	ldr	r2, [r5, #16]
  4077dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4077e0:	6069      	str	r1, [r5, #4]
  4077e2:	602a      	str	r2, [r5, #0]
  4077e4:	b29b      	uxth	r3, r3
  4077e6:	04da      	lsls	r2, r3, #19
  4077e8:	81ab      	strh	r3, [r5, #12]
  4077ea:	d44c      	bmi.n	407886 <__sflush_r+0x106>
  4077ec:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4077ee:	f8c8 4000 	str.w	r4, [r8]
  4077f2:	b311      	cbz	r1, 40783a <__sflush_r+0xba>
  4077f4:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4077f8:	4299      	cmp	r1, r3
  4077fa:	d002      	beq.n	407802 <__sflush_r+0x82>
  4077fc:	4640      	mov	r0, r8
  4077fe:	f000 f96b 	bl	407ad8 <_free_r>
  407802:	2000      	movs	r0, #0
  407804:	6328      	str	r0, [r5, #48]	; 0x30
  407806:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40780a:	692e      	ldr	r6, [r5, #16]
  40780c:	b1ae      	cbz	r6, 40783a <__sflush_r+0xba>
  40780e:	682c      	ldr	r4, [r5, #0]
  407810:	0791      	lsls	r1, r2, #30
  407812:	602e      	str	r6, [r5, #0]
  407814:	eba4 0406 	sub.w	r4, r4, r6
  407818:	d11a      	bne.n	407850 <__sflush_r+0xd0>
  40781a:	696b      	ldr	r3, [r5, #20]
  40781c:	60ab      	str	r3, [r5, #8]
  40781e:	e00a      	b.n	407836 <__sflush_r+0xb6>
  407820:	4632      	mov	r2, r6
  407822:	4623      	mov	r3, r4
  407824:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  407826:	4640      	mov	r0, r8
  407828:	69e9      	ldr	r1, [r5, #28]
  40782a:	47b8      	blx	r7
  40782c:	2800      	cmp	r0, #0
  40782e:	eba4 0400 	sub.w	r4, r4, r0
  407832:	4406      	add	r6, r0
  407834:	dd04      	ble.n	407840 <__sflush_r+0xc0>
  407836:	2c00      	cmp	r4, #0
  407838:	dcf2      	bgt.n	407820 <__sflush_r+0xa0>
  40783a:	2000      	movs	r0, #0
  40783c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407840:	89ab      	ldrh	r3, [r5, #12]
  407842:	f04f 30ff 	mov.w	r0, #4294967295
  407846:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40784a:	81ab      	strh	r3, [r5, #12]
  40784c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407850:	2300      	movs	r3, #0
  407852:	e7e3      	b.n	40781c <__sflush_r+0x9c>
  407854:	f8d8 3000 	ldr.w	r3, [r8]
  407858:	fab3 f283 	clz	r2, r3
  40785c:	2b00      	cmp	r3, #0
  40785e:	bf18      	it	ne
  407860:	2b1d      	cmpne	r3, #29
  407862:	ea4f 1252 	mov.w	r2, r2, lsr #5
  407866:	d001      	beq.n	40786c <__sflush_r+0xec>
  407868:	2b16      	cmp	r3, #22
  40786a:	d127      	bne.n	4078bc <__sflush_r+0x13c>
  40786c:	89ab      	ldrh	r3, [r5, #12]
  40786e:	2600      	movs	r6, #0
  407870:	6929      	ldr	r1, [r5, #16]
  407872:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  407876:	b29b      	uxth	r3, r3
  407878:	81ab      	strh	r3, [r5, #12]
  40787a:	04db      	lsls	r3, r3, #19
  40787c:	e885 0042 	stmia.w	r5, {r1, r6}
  407880:	d5b4      	bpl.n	4077ec <__sflush_r+0x6c>
  407882:	2a00      	cmp	r2, #0
  407884:	d0b2      	beq.n	4077ec <__sflush_r+0x6c>
  407886:	6528      	str	r0, [r5, #80]	; 0x50
  407888:	e7b0      	b.n	4077ec <__sflush_r+0x6c>
  40788a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40788c:	2a00      	cmp	r2, #0
  40788e:	dc85      	bgt.n	40779c <__sflush_r+0x1c>
  407890:	e7d3      	b.n	40783a <__sflush_r+0xba>
  407892:	2301      	movs	r3, #1
  407894:	4640      	mov	r0, r8
  407896:	69e9      	ldr	r1, [r5, #28]
  407898:	47b0      	blx	r6
  40789a:	1c43      	adds	r3, r0, #1
  40789c:	4602      	mov	r2, r0
  40789e:	d002      	beq.n	4078a6 <__sflush_r+0x126>
  4078a0:	89ab      	ldrh	r3, [r5, #12]
  4078a2:	6aae      	ldr	r6, [r5, #40]	; 0x28
  4078a4:	e789      	b.n	4077ba <__sflush_r+0x3a>
  4078a6:	f8d8 3000 	ldr.w	r3, [r8]
  4078aa:	2b00      	cmp	r3, #0
  4078ac:	d0f8      	beq.n	4078a0 <__sflush_r+0x120>
  4078ae:	2b16      	cmp	r3, #22
  4078b0:	d001      	beq.n	4078b6 <__sflush_r+0x136>
  4078b2:	2b1d      	cmp	r3, #29
  4078b4:	d1c4      	bne.n	407840 <__sflush_r+0xc0>
  4078b6:	f8c8 4000 	str.w	r4, [r8]
  4078ba:	e7be      	b.n	40783a <__sflush_r+0xba>
  4078bc:	89ab      	ldrh	r3, [r5, #12]
  4078be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4078c2:	81ab      	strh	r3, [r5, #12]
  4078c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004078c8 <_fflush_r>:
  4078c8:	b510      	push	{r4, lr}
  4078ca:	4604      	mov	r4, r0
  4078cc:	b082      	sub	sp, #8
  4078ce:	b108      	cbz	r0, 4078d4 <_fflush_r+0xc>
  4078d0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4078d2:	b153      	cbz	r3, 4078ea <_fflush_r+0x22>
  4078d4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4078d8:	b908      	cbnz	r0, 4078de <_fflush_r+0x16>
  4078da:	b002      	add	sp, #8
  4078dc:	bd10      	pop	{r4, pc}
  4078de:	4620      	mov	r0, r4
  4078e0:	b002      	add	sp, #8
  4078e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4078e6:	f7ff bf4b 	b.w	407780 <__sflush_r>
  4078ea:	9101      	str	r1, [sp, #4]
  4078ec:	f000 f886 	bl	4079fc <__sinit>
  4078f0:	9901      	ldr	r1, [sp, #4]
  4078f2:	e7ef      	b.n	4078d4 <_fflush_r+0xc>

004078f4 <_cleanup_r>:
  4078f4:	4901      	ldr	r1, [pc, #4]	; (4078fc <_cleanup_r+0x8>)
  4078f6:	f000 bb59 	b.w	407fac <_fwalk_reent>
  4078fa:	bf00      	nop
  4078fc:	0040963d 	.word	0x0040963d

00407900 <__sinit.part.1>:
  407900:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407904:	4682      	mov	sl, r0
  407906:	2400      	movs	r4, #0
  407908:	4837      	ldr	r0, [pc, #220]	; (4079e8 <__sinit.part.1+0xe8>)
  40790a:	2103      	movs	r1, #3
  40790c:	f8da 5004 	ldr.w	r5, [sl, #4]
  407910:	f50a 723b 	add.w	r2, sl, #748	; 0x2ec
  407914:	2604      	movs	r6, #4
  407916:	f8ca 003c 	str.w	r0, [sl, #60]	; 0x3c
  40791a:	f8ca 12e4 	str.w	r1, [sl, #740]	; 0x2e4
  40791e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  407922:	f8ca 22e8 	str.w	r2, [sl, #744]	; 0x2e8
  407926:	4621      	mov	r1, r4
  407928:	f8ca 42e0 	str.w	r4, [sl, #736]	; 0x2e0
  40792c:	2208      	movs	r2, #8
  40792e:	81ae      	strh	r6, [r5, #12]
  407930:	602c      	str	r4, [r5, #0]
  407932:	606c      	str	r4, [r5, #4]
  407934:	60ac      	str	r4, [r5, #8]
  407936:	666c      	str	r4, [r5, #100]	; 0x64
  407938:	81ec      	strh	r4, [r5, #14]
  40793a:	612c      	str	r4, [r5, #16]
  40793c:	616c      	str	r4, [r5, #20]
  40793e:	61ac      	str	r4, [r5, #24]
  407940:	f7fd fa58 	bl	404df4 <memset>
  407944:	f8df b0a8 	ldr.w	fp, [pc, #168]	; 4079f0 <__sinit.part.1+0xf0>
  407948:	f8da 6008 	ldr.w	r6, [sl, #8]
  40794c:	f04f 0301 	mov.w	r3, #1
  407950:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 4079f4 <__sinit.part.1+0xf4>
  407954:	f04f 0e09 	mov.w	lr, #9
  407958:	f8df 809c 	ldr.w	r8, [pc, #156]	; 4079f8 <__sinit.part.1+0xf8>
  40795c:	4621      	mov	r1, r4
  40795e:	4f23      	ldr	r7, [pc, #140]	; (4079ec <__sinit.part.1+0xec>)
  407960:	2208      	movs	r2, #8
  407962:	61ed      	str	r5, [r5, #28]
  407964:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  407968:	f8c5 b020 	str.w	fp, [r5, #32]
  40796c:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  407970:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  407974:	62ef      	str	r7, [r5, #44]	; 0x2c
  407976:	81f3      	strh	r3, [r6, #14]
  407978:	f8a6 e00c 	strh.w	lr, [r6, #12]
  40797c:	6034      	str	r4, [r6, #0]
  40797e:	6074      	str	r4, [r6, #4]
  407980:	60b4      	str	r4, [r6, #8]
  407982:	6674      	str	r4, [r6, #100]	; 0x64
  407984:	6134      	str	r4, [r6, #16]
  407986:	6174      	str	r4, [r6, #20]
  407988:	61b4      	str	r4, [r6, #24]
  40798a:	f7fd fa33 	bl	404df4 <memset>
  40798e:	f8da 500c 	ldr.w	r5, [sl, #12]
  407992:	f04f 0c12 	mov.w	ip, #18
  407996:	f04f 0e02 	mov.w	lr, #2
  40799a:	61f6      	str	r6, [r6, #28]
  40799c:	4621      	mov	r1, r4
  40799e:	f8c6 b020 	str.w	fp, [r6, #32]
  4079a2:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4079a6:	f8c6 9024 	str.w	r9, [r6, #36]	; 0x24
  4079aa:	2208      	movs	r2, #8
  4079ac:	f8c6 8028 	str.w	r8, [r6, #40]	; 0x28
  4079b0:	62f7      	str	r7, [r6, #44]	; 0x2c
  4079b2:	602c      	str	r4, [r5, #0]
  4079b4:	606c      	str	r4, [r5, #4]
  4079b6:	60ac      	str	r4, [r5, #8]
  4079b8:	666c      	str	r4, [r5, #100]	; 0x64
  4079ba:	612c      	str	r4, [r5, #16]
  4079bc:	616c      	str	r4, [r5, #20]
  4079be:	61ac      	str	r4, [r5, #24]
  4079c0:	f8a5 c00c 	strh.w	ip, [r5, #12]
  4079c4:	f8a5 e00e 	strh.w	lr, [r5, #14]
  4079c8:	f7fd fa14 	bl	404df4 <memset>
  4079cc:	2301      	movs	r3, #1
  4079ce:	61ed      	str	r5, [r5, #28]
  4079d0:	f8c5 b020 	str.w	fp, [r5, #32]
  4079d4:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  4079d8:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  4079dc:	62ef      	str	r7, [r5, #44]	; 0x2c
  4079de:	f8ca 3038 	str.w	r3, [sl, #56]	; 0x38
  4079e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4079e6:	bf00      	nop
  4079e8:	004078f5 	.word	0x004078f5
  4079ec:	004093d1 	.word	0x004093d1
  4079f0:	00409351 	.word	0x00409351
  4079f4:	00409375 	.word	0x00409375
  4079f8:	004093ad 	.word	0x004093ad

004079fc <__sinit>:
  4079fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4079fe:	b103      	cbz	r3, 407a02 <__sinit+0x6>
  407a00:	4770      	bx	lr
  407a02:	f7ff bf7d 	b.w	407900 <__sinit.part.1>
  407a06:	bf00      	nop

00407a08 <__sfp_lock_acquire>:
  407a08:	4770      	bx	lr
  407a0a:	bf00      	nop

00407a0c <__sfp_lock_release>:
  407a0c:	4770      	bx	lr
  407a0e:	bf00      	nop

00407a10 <__libc_fini_array>:
  407a10:	b538      	push	{r3, r4, r5, lr}
  407a12:	4b08      	ldr	r3, [pc, #32]	; (407a34 <__libc_fini_array+0x24>)
  407a14:	4d08      	ldr	r5, [pc, #32]	; (407a38 <__libc_fini_array+0x28>)
  407a16:	1aed      	subs	r5, r5, r3
  407a18:	10ac      	asrs	r4, r5, #2
  407a1a:	bf18      	it	ne
  407a1c:	18ed      	addne	r5, r5, r3
  407a1e:	d005      	beq.n	407a2c <__libc_fini_array+0x1c>
  407a20:	3c01      	subs	r4, #1
  407a22:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  407a26:	4798      	blx	r3
  407a28:	2c00      	cmp	r4, #0
  407a2a:	d1f9      	bne.n	407a20 <__libc_fini_array+0x10>
  407a2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  407a30:	f003 b808 	b.w	40aa44 <_fini>
  407a34:	0040aa50 	.word	0x0040aa50
  407a38:	0040aa54 	.word	0x0040aa54

00407a3c <_malloc_trim_r>:
  407a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407a3e:	4f22      	ldr	r7, [pc, #136]	; (407ac8 <_malloc_trim_r+0x8c>)
  407a40:	460c      	mov	r4, r1
  407a42:	4606      	mov	r6, r0
  407a44:	f000 ff48 	bl	4088d8 <__malloc_lock>
  407a48:	68ba      	ldr	r2, [r7, #8]
  407a4a:	4b20      	ldr	r3, [pc, #128]	; (407acc <_malloc_trim_r+0x90>)
  407a4c:	6855      	ldr	r5, [r2, #4]
  407a4e:	f025 0503 	bic.w	r5, r5, #3
  407a52:	1b2c      	subs	r4, r5, r4
  407a54:	f604 74ef 	addw	r4, r4, #4079	; 0xfef
  407a58:	4023      	ands	r3, r4
  407a5a:	f5a3 5480 	sub.w	r4, r3, #4096	; 0x1000
  407a5e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  407a62:	db07      	blt.n	407a74 <_malloc_trim_r+0x38>
  407a64:	4630      	mov	r0, r6
  407a66:	2100      	movs	r1, #0
  407a68:	f001 fc60 	bl	40932c <_sbrk_r>
  407a6c:	68bb      	ldr	r3, [r7, #8]
  407a6e:	442b      	add	r3, r5
  407a70:	4298      	cmp	r0, r3
  407a72:	d004      	beq.n	407a7e <_malloc_trim_r+0x42>
  407a74:	4630      	mov	r0, r6
  407a76:	f000 ff31 	bl	4088dc <__malloc_unlock>
  407a7a:	2000      	movs	r0, #0
  407a7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407a7e:	4630      	mov	r0, r6
  407a80:	4261      	negs	r1, r4
  407a82:	f001 fc53 	bl	40932c <_sbrk_r>
  407a86:	3001      	adds	r0, #1
  407a88:	d00d      	beq.n	407aa6 <_malloc_trim_r+0x6a>
  407a8a:	4a11      	ldr	r2, [pc, #68]	; (407ad0 <_malloc_trim_r+0x94>)
  407a8c:	1b2d      	subs	r5, r5, r4
  407a8e:	68b9      	ldr	r1, [r7, #8]
  407a90:	4630      	mov	r0, r6
  407a92:	6813      	ldr	r3, [r2, #0]
  407a94:	f045 0501 	orr.w	r5, r5, #1
  407a98:	1b1b      	subs	r3, r3, r4
  407a9a:	604d      	str	r5, [r1, #4]
  407a9c:	6013      	str	r3, [r2, #0]
  407a9e:	f000 ff1d 	bl	4088dc <__malloc_unlock>
  407aa2:	2001      	movs	r0, #1
  407aa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407aa6:	4630      	mov	r0, r6
  407aa8:	2100      	movs	r1, #0
  407aaa:	f001 fc3f 	bl	40932c <_sbrk_r>
  407aae:	68ba      	ldr	r2, [r7, #8]
  407ab0:	1a83      	subs	r3, r0, r2
  407ab2:	2b0f      	cmp	r3, #15
  407ab4:	ddde      	ble.n	407a74 <_malloc_trim_r+0x38>
  407ab6:	4c07      	ldr	r4, [pc, #28]	; (407ad4 <_malloc_trim_r+0x98>)
  407ab8:	f043 0301 	orr.w	r3, r3, #1
  407abc:	4904      	ldr	r1, [pc, #16]	; (407ad0 <_malloc_trim_r+0x94>)
  407abe:	6824      	ldr	r4, [r4, #0]
  407ac0:	6053      	str	r3, [r2, #4]
  407ac2:	1b00      	subs	r0, r0, r4
  407ac4:	6008      	str	r0, [r1, #0]
  407ac6:	e7d5      	b.n	407a74 <_malloc_trim_r+0x38>
  407ac8:	204004f4 	.word	0x204004f4
  407acc:	fffff000 	.word	0xfffff000
  407ad0:	204009d8 	.word	0x204009d8
  407ad4:	20400900 	.word	0x20400900

00407ad8 <_free_r>:
  407ad8:	2900      	cmp	r1, #0
  407ada:	d04d      	beq.n	407b78 <_free_r+0xa0>
  407adc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407ae0:	460c      	mov	r4, r1
  407ae2:	4680      	mov	r8, r0
  407ae4:	f000 fef8 	bl	4088d8 <__malloc_lock>
  407ae8:	4963      	ldr	r1, [pc, #396]	; (407c78 <_free_r+0x1a0>)
  407aea:	f854 7c04 	ldr.w	r7, [r4, #-4]
  407aee:	f1a4 0508 	sub.w	r5, r4, #8
  407af2:	688e      	ldr	r6, [r1, #8]
  407af4:	f027 0301 	bic.w	r3, r7, #1
  407af8:	18ea      	adds	r2, r5, r3
  407afa:	6850      	ldr	r0, [r2, #4]
  407afc:	4296      	cmp	r6, r2
  407afe:	f020 0003 	bic.w	r0, r0, #3
  407b02:	d059      	beq.n	407bb8 <_free_r+0xe0>
  407b04:	07fe      	lsls	r6, r7, #31
  407b06:	6050      	str	r0, [r2, #4]
  407b08:	d40b      	bmi.n	407b22 <_free_r+0x4a>
  407b0a:	f854 4c08 	ldr.w	r4, [r4, #-8]
  407b0e:	f101 0708 	add.w	r7, r1, #8
  407b12:	1b2d      	subs	r5, r5, r4
  407b14:	4423      	add	r3, r4
  407b16:	68ac      	ldr	r4, [r5, #8]
  407b18:	42bc      	cmp	r4, r7
  407b1a:	d066      	beq.n	407bea <_free_r+0x112>
  407b1c:	68ef      	ldr	r7, [r5, #12]
  407b1e:	60e7      	str	r7, [r4, #12]
  407b20:	60bc      	str	r4, [r7, #8]
  407b22:	1814      	adds	r4, r2, r0
  407b24:	6864      	ldr	r4, [r4, #4]
  407b26:	07e4      	lsls	r4, r4, #31
  407b28:	d40c      	bmi.n	407b44 <_free_r+0x6c>
  407b2a:	4c54      	ldr	r4, [pc, #336]	; (407c7c <_free_r+0x1a4>)
  407b2c:	4403      	add	r3, r0
  407b2e:	6890      	ldr	r0, [r2, #8]
  407b30:	42a0      	cmp	r0, r4
  407b32:	d07c      	beq.n	407c2e <_free_r+0x156>
  407b34:	68d4      	ldr	r4, [r2, #12]
  407b36:	f043 0201 	orr.w	r2, r3, #1
  407b3a:	60c4      	str	r4, [r0, #12]
  407b3c:	60a0      	str	r0, [r4, #8]
  407b3e:	606a      	str	r2, [r5, #4]
  407b40:	50eb      	str	r3, [r5, r3]
  407b42:	e003      	b.n	407b4c <_free_r+0x74>
  407b44:	f043 0201 	orr.w	r2, r3, #1
  407b48:	606a      	str	r2, [r5, #4]
  407b4a:	50eb      	str	r3, [r5, r3]
  407b4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407b50:	d213      	bcs.n	407b7a <_free_r+0xa2>
  407b52:	08db      	lsrs	r3, r3, #3
  407b54:	2001      	movs	r0, #1
  407b56:	684a      	ldr	r2, [r1, #4]
  407b58:	109c      	asrs	r4, r3, #2
  407b5a:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
  407b5e:	40a0      	lsls	r0, r4
  407b60:	689c      	ldr	r4, [r3, #8]
  407b62:	4302      	orrs	r2, r0
  407b64:	60eb      	str	r3, [r5, #12]
  407b66:	60ac      	str	r4, [r5, #8]
  407b68:	604a      	str	r2, [r1, #4]
  407b6a:	609d      	str	r5, [r3, #8]
  407b6c:	60e5      	str	r5, [r4, #12]
  407b6e:	4640      	mov	r0, r8
  407b70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407b74:	f000 beb2 	b.w	4088dc <__malloc_unlock>
  407b78:	4770      	bx	lr
  407b7a:	0a5a      	lsrs	r2, r3, #9
  407b7c:	2a04      	cmp	r2, #4
  407b7e:	d847      	bhi.n	407c10 <_free_r+0x138>
  407b80:	099a      	lsrs	r2, r3, #6
  407b82:	f102 0438 	add.w	r4, r2, #56	; 0x38
  407b86:	0060      	lsls	r0, r4, #1
  407b88:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  407b8c:	493a      	ldr	r1, [pc, #232]	; (407c78 <_free_r+0x1a0>)
  407b8e:	6882      	ldr	r2, [r0, #8]
  407b90:	4282      	cmp	r2, r0
  407b92:	d043      	beq.n	407c1c <_free_r+0x144>
  407b94:	6851      	ldr	r1, [r2, #4]
  407b96:	f021 0103 	bic.w	r1, r1, #3
  407b9a:	4299      	cmp	r1, r3
  407b9c:	d902      	bls.n	407ba4 <_free_r+0xcc>
  407b9e:	6892      	ldr	r2, [r2, #8]
  407ba0:	4290      	cmp	r0, r2
  407ba2:	d1f7      	bne.n	407b94 <_free_r+0xbc>
  407ba4:	68d3      	ldr	r3, [r2, #12]
  407ba6:	60eb      	str	r3, [r5, #12]
  407ba8:	4640      	mov	r0, r8
  407baa:	60aa      	str	r2, [r5, #8]
  407bac:	609d      	str	r5, [r3, #8]
  407bae:	60d5      	str	r5, [r2, #12]
  407bb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407bb4:	f000 be92 	b.w	4088dc <__malloc_unlock>
  407bb8:	07ff      	lsls	r7, r7, #31
  407bba:	4403      	add	r3, r0
  407bbc:	d407      	bmi.n	407bce <_free_r+0xf6>
  407bbe:	f854 2c08 	ldr.w	r2, [r4, #-8]
  407bc2:	1aad      	subs	r5, r5, r2
  407bc4:	4413      	add	r3, r2
  407bc6:	68a8      	ldr	r0, [r5, #8]
  407bc8:	68ea      	ldr	r2, [r5, #12]
  407bca:	60c2      	str	r2, [r0, #12]
  407bcc:	6090      	str	r0, [r2, #8]
  407bce:	4a2c      	ldr	r2, [pc, #176]	; (407c80 <_free_r+0x1a8>)
  407bd0:	f043 0001 	orr.w	r0, r3, #1
  407bd4:	6812      	ldr	r2, [r2, #0]
  407bd6:	6068      	str	r0, [r5, #4]
  407bd8:	4293      	cmp	r3, r2
  407bda:	608d      	str	r5, [r1, #8]
  407bdc:	d3c7      	bcc.n	407b6e <_free_r+0x96>
  407bde:	4b29      	ldr	r3, [pc, #164]	; (407c84 <_free_r+0x1ac>)
  407be0:	4640      	mov	r0, r8
  407be2:	6819      	ldr	r1, [r3, #0]
  407be4:	f7ff ff2a 	bl	407a3c <_malloc_trim_r>
  407be8:	e7c1      	b.n	407b6e <_free_r+0x96>
  407bea:	1811      	adds	r1, r2, r0
  407bec:	6849      	ldr	r1, [r1, #4]
  407bee:	07c9      	lsls	r1, r1, #31
  407bf0:	d409      	bmi.n	407c06 <_free_r+0x12e>
  407bf2:	4403      	add	r3, r0
  407bf4:	68d1      	ldr	r1, [r2, #12]
  407bf6:	6892      	ldr	r2, [r2, #8]
  407bf8:	f043 0001 	orr.w	r0, r3, #1
  407bfc:	60d1      	str	r1, [r2, #12]
  407bfe:	608a      	str	r2, [r1, #8]
  407c00:	6068      	str	r0, [r5, #4]
  407c02:	50eb      	str	r3, [r5, r3]
  407c04:	e7b3      	b.n	407b6e <_free_r+0x96>
  407c06:	f043 0201 	orr.w	r2, r3, #1
  407c0a:	606a      	str	r2, [r5, #4]
  407c0c:	50eb      	str	r3, [r5, r3]
  407c0e:	e7ae      	b.n	407b6e <_free_r+0x96>
  407c10:	2a14      	cmp	r2, #20
  407c12:	d815      	bhi.n	407c40 <_free_r+0x168>
  407c14:	f102 045b 	add.w	r4, r2, #91	; 0x5b
  407c18:	0060      	lsls	r0, r4, #1
  407c1a:	e7b5      	b.n	407b88 <_free_r+0xb0>
  407c1c:	10a4      	asrs	r4, r4, #2
  407c1e:	2701      	movs	r7, #1
  407c20:	6848      	ldr	r0, [r1, #4]
  407c22:	4613      	mov	r3, r2
  407c24:	fa07 f404 	lsl.w	r4, r7, r4
  407c28:	4320      	orrs	r0, r4
  407c2a:	6048      	str	r0, [r1, #4]
  407c2c:	e7bb      	b.n	407ba6 <_free_r+0xce>
  407c2e:	f043 0201 	orr.w	r2, r3, #1
  407c32:	614d      	str	r5, [r1, #20]
  407c34:	610d      	str	r5, [r1, #16]
  407c36:	60e8      	str	r0, [r5, #12]
  407c38:	60a8      	str	r0, [r5, #8]
  407c3a:	606a      	str	r2, [r5, #4]
  407c3c:	50eb      	str	r3, [r5, r3]
  407c3e:	e796      	b.n	407b6e <_free_r+0x96>
  407c40:	2a54      	cmp	r2, #84	; 0x54
  407c42:	d804      	bhi.n	407c4e <_free_r+0x176>
  407c44:	0b1a      	lsrs	r2, r3, #12
  407c46:	f102 046e 	add.w	r4, r2, #110	; 0x6e
  407c4a:	0060      	lsls	r0, r4, #1
  407c4c:	e79c      	b.n	407b88 <_free_r+0xb0>
  407c4e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407c52:	d804      	bhi.n	407c5e <_free_r+0x186>
  407c54:	0bda      	lsrs	r2, r3, #15
  407c56:	f102 0477 	add.w	r4, r2, #119	; 0x77
  407c5a:	0060      	lsls	r0, r4, #1
  407c5c:	e794      	b.n	407b88 <_free_r+0xb0>
  407c5e:	f240 5054 	movw	r0, #1364	; 0x554
  407c62:	4282      	cmp	r2, r0
  407c64:	d804      	bhi.n	407c70 <_free_r+0x198>
  407c66:	0c9a      	lsrs	r2, r3, #18
  407c68:	f102 047c 	add.w	r4, r2, #124	; 0x7c
  407c6c:	0060      	lsls	r0, r4, #1
  407c6e:	e78b      	b.n	407b88 <_free_r+0xb0>
  407c70:	20fc      	movs	r0, #252	; 0xfc
  407c72:	247e      	movs	r4, #126	; 0x7e
  407c74:	e788      	b.n	407b88 <_free_r+0xb0>
  407c76:	bf00      	nop
  407c78:	204004f4 	.word	0x204004f4
  407c7c:	204004fc 	.word	0x204004fc
  407c80:	204008fc 	.word	0x204008fc
  407c84:	204009d4 	.word	0x204009d4

00407c88 <__sfvwrite_r>:
  407c88:	6893      	ldr	r3, [r2, #8]
  407c8a:	2b00      	cmp	r3, #0
  407c8c:	d07a      	beq.n	407d84 <__sfvwrite_r+0xfc>
  407c8e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407c92:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  407c96:	b083      	sub	sp, #12
  407c98:	460c      	mov	r4, r1
  407c9a:	4681      	mov	r9, r0
  407c9c:	f01e 0f08 	tst.w	lr, #8
  407ca0:	4616      	mov	r6, r2
  407ca2:	d026      	beq.n	407cf2 <__sfvwrite_r+0x6a>
  407ca4:	690b      	ldr	r3, [r1, #16]
  407ca6:	b323      	cbz	r3, 407cf2 <__sfvwrite_r+0x6a>
  407ca8:	f00e 0802 	and.w	r8, lr, #2
  407cac:	6835      	ldr	r5, [r6, #0]
  407cae:	fa1f f088 	uxth.w	r0, r8
  407cb2:	b370      	cbz	r0, 407d12 <__sfvwrite_r+0x8a>
  407cb4:	f04f 0a00 	mov.w	sl, #0
  407cb8:	f8df b2ec 	ldr.w	fp, [pc, #748]	; 407fa8 <__sfvwrite_r+0x320>
  407cbc:	46d0      	mov	r8, sl
  407cbe:	45d8      	cmp	r8, fp
  407cc0:	4643      	mov	r3, r8
  407cc2:	4652      	mov	r2, sl
  407cc4:	4648      	mov	r0, r9
  407cc6:	bf28      	it	cs
  407cc8:	465b      	movcs	r3, fp
  407cca:	f1b8 0f00 	cmp.w	r8, #0
  407cce:	d053      	beq.n	407d78 <__sfvwrite_r+0xf0>
  407cd0:	69e1      	ldr	r1, [r4, #28]
  407cd2:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407cd4:	47b8      	blx	r7
  407cd6:	2800      	cmp	r0, #0
  407cd8:	dd73      	ble.n	407dc2 <__sfvwrite_r+0x13a>
  407cda:	68b3      	ldr	r3, [r6, #8]
  407cdc:	4482      	add	sl, r0
  407cde:	ebc0 0808 	rsb	r8, r0, r8
  407ce2:	1a18      	subs	r0, r3, r0
  407ce4:	60b0      	str	r0, [r6, #8]
  407ce6:	2800      	cmp	r0, #0
  407ce8:	d1e9      	bne.n	407cbe <__sfvwrite_r+0x36>
  407cea:	2000      	movs	r0, #0
  407cec:	b003      	add	sp, #12
  407cee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407cf2:	4648      	mov	r0, r9
  407cf4:	4621      	mov	r1, r4
  407cf6:	f7fe fcbb 	bl	406670 <__swsetup_r>
  407cfa:	2800      	cmp	r0, #0
  407cfc:	f040 814c 	bne.w	407f98 <__sfvwrite_r+0x310>
  407d00:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  407d04:	6835      	ldr	r5, [r6, #0]
  407d06:	f00e 0802 	and.w	r8, lr, #2
  407d0a:	fa1f f088 	uxth.w	r0, r8
  407d0e:	2800      	cmp	r0, #0
  407d10:	d1d0      	bne.n	407cb4 <__sfvwrite_r+0x2c>
  407d12:	f01e 0b01 	ands.w	fp, lr, #1
  407d16:	d15d      	bne.n	407dd4 <__sfvwrite_r+0x14c>
  407d18:	46d8      	mov	r8, fp
  407d1a:	f1b8 0f00 	cmp.w	r8, #0
  407d1e:	d025      	beq.n	407d6c <__sfvwrite_r+0xe4>
  407d20:	f41e 7f00 	tst.w	lr, #512	; 0x200
  407d24:	68a7      	ldr	r7, [r4, #8]
  407d26:	d02f      	beq.n	407d88 <__sfvwrite_r+0x100>
  407d28:	45b8      	cmp	r8, r7
  407d2a:	46ba      	mov	sl, r7
  407d2c:	f0c0 80a8 	bcc.w	407e80 <__sfvwrite_r+0x1f8>
  407d30:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  407d34:	f040 80b5 	bne.w	407ea2 <__sfvwrite_r+0x21a>
  407d38:	6820      	ldr	r0, [r4, #0]
  407d3a:	4659      	mov	r1, fp
  407d3c:	4652      	mov	r2, sl
  407d3e:	f000 fd69 	bl	408814 <memmove>
  407d42:	68a2      	ldr	r2, [r4, #8]
  407d44:	6821      	ldr	r1, [r4, #0]
  407d46:	4640      	mov	r0, r8
  407d48:	1bd7      	subs	r7, r2, r7
  407d4a:	eb01 030a 	add.w	r3, r1, sl
  407d4e:	60a7      	str	r7, [r4, #8]
  407d50:	6023      	str	r3, [r4, #0]
  407d52:	68b3      	ldr	r3, [r6, #8]
  407d54:	4483      	add	fp, r0
  407d56:	ebc0 0808 	rsb	r8, r0, r8
  407d5a:	1a18      	subs	r0, r3, r0
  407d5c:	60b0      	str	r0, [r6, #8]
  407d5e:	2800      	cmp	r0, #0
  407d60:	d0c3      	beq.n	407cea <__sfvwrite_r+0x62>
  407d62:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  407d66:	f1b8 0f00 	cmp.w	r8, #0
  407d6a:	d1d9      	bne.n	407d20 <__sfvwrite_r+0x98>
  407d6c:	f8d5 b000 	ldr.w	fp, [r5]
  407d70:	3508      	adds	r5, #8
  407d72:	f855 8c04 	ldr.w	r8, [r5, #-4]
  407d76:	e7d0      	b.n	407d1a <__sfvwrite_r+0x92>
  407d78:	f8d5 a000 	ldr.w	sl, [r5]
  407d7c:	3508      	adds	r5, #8
  407d7e:	f855 8c04 	ldr.w	r8, [r5, #-4]
  407d82:	e79c      	b.n	407cbe <__sfvwrite_r+0x36>
  407d84:	2000      	movs	r0, #0
  407d86:	4770      	bx	lr
  407d88:	6820      	ldr	r0, [r4, #0]
  407d8a:	6923      	ldr	r3, [r4, #16]
  407d8c:	4298      	cmp	r0, r3
  407d8e:	d803      	bhi.n	407d98 <__sfvwrite_r+0x110>
  407d90:	6963      	ldr	r3, [r4, #20]
  407d92:	4598      	cmp	r8, r3
  407d94:	f080 80bf 	bcs.w	407f16 <__sfvwrite_r+0x28e>
  407d98:	4547      	cmp	r7, r8
  407d9a:	4659      	mov	r1, fp
  407d9c:	bf28      	it	cs
  407d9e:	4647      	movcs	r7, r8
  407da0:	463a      	mov	r2, r7
  407da2:	f000 fd37 	bl	408814 <memmove>
  407da6:	68a3      	ldr	r3, [r4, #8]
  407da8:	6822      	ldr	r2, [r4, #0]
  407daa:	1bdb      	subs	r3, r3, r7
  407dac:	443a      	add	r2, r7
  407dae:	60a3      	str	r3, [r4, #8]
  407db0:	6022      	str	r2, [r4, #0]
  407db2:	2b00      	cmp	r3, #0
  407db4:	d149      	bne.n	407e4a <__sfvwrite_r+0x1c2>
  407db6:	4648      	mov	r0, r9
  407db8:	4621      	mov	r1, r4
  407dba:	f7ff fd85 	bl	4078c8 <_fflush_r>
  407dbe:	2800      	cmp	r0, #0
  407dc0:	d043      	beq.n	407e4a <__sfvwrite_r+0x1c2>
  407dc2:	89a3      	ldrh	r3, [r4, #12]
  407dc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407dc8:	f04f 30ff 	mov.w	r0, #4294967295
  407dcc:	81a3      	strh	r3, [r4, #12]
  407dce:	b003      	add	sp, #12
  407dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407dd4:	4680      	mov	r8, r0
  407dd6:	4683      	mov	fp, r0
  407dd8:	4682      	mov	sl, r0
  407dda:	9000      	str	r0, [sp, #0]
  407ddc:	f1ba 0f00 	cmp.w	sl, #0
  407de0:	d02b      	beq.n	407e3a <__sfvwrite_r+0x1b2>
  407de2:	9b00      	ldr	r3, [sp, #0]
  407de4:	2b00      	cmp	r3, #0
  407de6:	d04f      	beq.n	407e88 <__sfvwrite_r+0x200>
  407de8:	45d0      	cmp	r8, sl
  407dea:	6962      	ldr	r2, [r4, #20]
  407dec:	68a1      	ldr	r1, [r4, #8]
  407dee:	4643      	mov	r3, r8
  407df0:	bf28      	it	cs
  407df2:	4653      	movcs	r3, sl
  407df4:	6820      	ldr	r0, [r4, #0]
  407df6:	eb02 0c01 	add.w	ip, r2, r1
  407dfa:	461f      	mov	r7, r3
  407dfc:	4563      	cmp	r3, ip
  407dfe:	dd03      	ble.n	407e08 <__sfvwrite_r+0x180>
  407e00:	6921      	ldr	r1, [r4, #16]
  407e02:	4288      	cmp	r0, r1
  407e04:	f200 8099 	bhi.w	407f3a <__sfvwrite_r+0x2b2>
  407e08:	4293      	cmp	r3, r2
  407e0a:	db20      	blt.n	407e4e <__sfvwrite_r+0x1c6>
  407e0c:	4613      	mov	r3, r2
  407e0e:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407e10:	4648      	mov	r0, r9
  407e12:	69e1      	ldr	r1, [r4, #28]
  407e14:	465a      	mov	r2, fp
  407e16:	47b8      	blx	r7
  407e18:	1e07      	subs	r7, r0, #0
  407e1a:	ddd2      	ble.n	407dc2 <__sfvwrite_r+0x13a>
  407e1c:	ebb8 0807 	subs.w	r8, r8, r7
  407e20:	d025      	beq.n	407e6e <__sfvwrite_r+0x1e6>
  407e22:	68b3      	ldr	r3, [r6, #8]
  407e24:	44bb      	add	fp, r7
  407e26:	ebc7 0a0a 	rsb	sl, r7, sl
  407e2a:	1bdf      	subs	r7, r3, r7
  407e2c:	60b7      	str	r7, [r6, #8]
  407e2e:	2f00      	cmp	r7, #0
  407e30:	f43f af5b 	beq.w	407cea <__sfvwrite_r+0x62>
  407e34:	f1ba 0f00 	cmp.w	sl, #0
  407e38:	d1d3      	bne.n	407de2 <__sfvwrite_r+0x15a>
  407e3a:	2300      	movs	r3, #0
  407e3c:	f8d5 b000 	ldr.w	fp, [r5]
  407e40:	f8d5 a004 	ldr.w	sl, [r5, #4]
  407e44:	3508      	adds	r5, #8
  407e46:	9300      	str	r3, [sp, #0]
  407e48:	e7c8      	b.n	407ddc <__sfvwrite_r+0x154>
  407e4a:	4638      	mov	r0, r7
  407e4c:	e781      	b.n	407d52 <__sfvwrite_r+0xca>
  407e4e:	461a      	mov	r2, r3
  407e50:	4659      	mov	r1, fp
  407e52:	9301      	str	r3, [sp, #4]
  407e54:	f000 fcde 	bl	408814 <memmove>
  407e58:	68a2      	ldr	r2, [r4, #8]
  407e5a:	ebb8 0807 	subs.w	r8, r8, r7
  407e5e:	6821      	ldr	r1, [r4, #0]
  407e60:	9b01      	ldr	r3, [sp, #4]
  407e62:	eba2 0203 	sub.w	r2, r2, r3
  407e66:	440b      	add	r3, r1
  407e68:	60a2      	str	r2, [r4, #8]
  407e6a:	6023      	str	r3, [r4, #0]
  407e6c:	d1d9      	bne.n	407e22 <__sfvwrite_r+0x19a>
  407e6e:	4648      	mov	r0, r9
  407e70:	4621      	mov	r1, r4
  407e72:	f7ff fd29 	bl	4078c8 <_fflush_r>
  407e76:	2800      	cmp	r0, #0
  407e78:	d1a3      	bne.n	407dc2 <__sfvwrite_r+0x13a>
  407e7a:	f8cd 8000 	str.w	r8, [sp]
  407e7e:	e7d0      	b.n	407e22 <__sfvwrite_r+0x19a>
  407e80:	4647      	mov	r7, r8
  407e82:	6820      	ldr	r0, [r4, #0]
  407e84:	46c2      	mov	sl, r8
  407e86:	e758      	b.n	407d3a <__sfvwrite_r+0xb2>
  407e88:	4658      	mov	r0, fp
  407e8a:	210a      	movs	r1, #10
  407e8c:	4652      	mov	r2, sl
  407e8e:	f000 fbdf 	bl	408650 <memchr>
  407e92:	2800      	cmp	r0, #0
  407e94:	d07b      	beq.n	407f8e <__sfvwrite_r+0x306>
  407e96:	3001      	adds	r0, #1
  407e98:	2301      	movs	r3, #1
  407e9a:	ebcb 0800 	rsb	r8, fp, r0
  407e9e:	9300      	str	r3, [sp, #0]
  407ea0:	e7a2      	b.n	407de8 <__sfvwrite_r+0x160>
  407ea2:	6963      	ldr	r3, [r4, #20]
  407ea4:	6921      	ldr	r1, [r4, #16]
  407ea6:	6827      	ldr	r7, [r4, #0]
  407ea8:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
  407eac:	1a7f      	subs	r7, r7, r1
  407eae:	eb0c 7cdc 	add.w	ip, ip, ip, lsr #31
  407eb2:	1c7b      	adds	r3, r7, #1
  407eb4:	ea4f 0c6c 	mov.w	ip, ip, asr #1
  407eb8:	4443      	add	r3, r8
  407eba:	4662      	mov	r2, ip
  407ebc:	459c      	cmp	ip, r3
  407ebe:	d201      	bcs.n	407ec4 <__sfvwrite_r+0x23c>
  407ec0:	469c      	mov	ip, r3
  407ec2:	461a      	mov	r2, r3
  407ec4:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  407ec8:	f8cd c000 	str.w	ip, [sp]
  407ecc:	d04b      	beq.n	407f66 <__sfvwrite_r+0x2de>
  407ece:	4611      	mov	r1, r2
  407ed0:	4648      	mov	r0, r9
  407ed2:	f000 f911 	bl	4080f8 <_malloc_r>
  407ed6:	f8dd c000 	ldr.w	ip, [sp]
  407eda:	4682      	mov	sl, r0
  407edc:	2800      	cmp	r0, #0
  407ede:	d05e      	beq.n	407f9e <__sfvwrite_r+0x316>
  407ee0:	463a      	mov	r2, r7
  407ee2:	6921      	ldr	r1, [r4, #16]
  407ee4:	f8cd c000 	str.w	ip, [sp]
  407ee8:	f000 fbfa 	bl	4086e0 <memcpy>
  407eec:	89a2      	ldrh	r2, [r4, #12]
  407eee:	f8dd c000 	ldr.w	ip, [sp]
  407ef2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407ef6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407efa:	81a2      	strh	r2, [r4, #12]
  407efc:	eb0a 0007 	add.w	r0, sl, r7
  407f00:	ebc7 020c 	rsb	r2, r7, ip
  407f04:	f8c4 a010 	str.w	sl, [r4, #16]
  407f08:	4647      	mov	r7, r8
  407f0a:	6020      	str	r0, [r4, #0]
  407f0c:	46c2      	mov	sl, r8
  407f0e:	60a2      	str	r2, [r4, #8]
  407f10:	f8c4 c014 	str.w	ip, [r4, #20]
  407f14:	e711      	b.n	407d3a <__sfvwrite_r+0xb2>
  407f16:	f06f 4e00 	mvn.w	lr, #2147483648	; 0x80000000
  407f1a:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407f1c:	4648      	mov	r0, r9
  407f1e:	69e1      	ldr	r1, [r4, #28]
  407f20:	45c6      	cmp	lr, r8
  407f22:	465a      	mov	r2, fp
  407f24:	bf28      	it	cs
  407f26:	46c6      	movcs	lr, r8
  407f28:	fb9e fef3 	sdiv	lr, lr, r3
  407f2c:	fb0e f303 	mul.w	r3, lr, r3
  407f30:	47b8      	blx	r7
  407f32:	2800      	cmp	r0, #0
  407f34:	f73f af0d 	bgt.w	407d52 <__sfvwrite_r+0xca>
  407f38:	e743      	b.n	407dc2 <__sfvwrite_r+0x13a>
  407f3a:	4662      	mov	r2, ip
  407f3c:	4659      	mov	r1, fp
  407f3e:	f8cd c004 	str.w	ip, [sp, #4]
  407f42:	f000 fc67 	bl	408814 <memmove>
  407f46:	6823      	ldr	r3, [r4, #0]
  407f48:	4648      	mov	r0, r9
  407f4a:	f8dd c004 	ldr.w	ip, [sp, #4]
  407f4e:	4621      	mov	r1, r4
  407f50:	4463      	add	r3, ip
  407f52:	6023      	str	r3, [r4, #0]
  407f54:	f7ff fcb8 	bl	4078c8 <_fflush_r>
  407f58:	f8dd c004 	ldr.w	ip, [sp, #4]
  407f5c:	2800      	cmp	r0, #0
  407f5e:	f47f af30 	bne.w	407dc2 <__sfvwrite_r+0x13a>
  407f62:	4667      	mov	r7, ip
  407f64:	e75a      	b.n	407e1c <__sfvwrite_r+0x194>
  407f66:	4648      	mov	r0, r9
  407f68:	f000 ffc6 	bl	408ef8 <_realloc_r>
  407f6c:	f8dd c000 	ldr.w	ip, [sp]
  407f70:	4682      	mov	sl, r0
  407f72:	2800      	cmp	r0, #0
  407f74:	d1c2      	bne.n	407efc <__sfvwrite_r+0x274>
  407f76:	4648      	mov	r0, r9
  407f78:	6921      	ldr	r1, [r4, #16]
  407f7a:	f7ff fdad 	bl	407ad8 <_free_r>
  407f7e:	89a3      	ldrh	r3, [r4, #12]
  407f80:	220c      	movs	r2, #12
  407f82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  407f86:	f8c9 2000 	str.w	r2, [r9]
  407f8a:	b29b      	uxth	r3, r3
  407f8c:	e71a      	b.n	407dc4 <__sfvwrite_r+0x13c>
  407f8e:	2301      	movs	r3, #1
  407f90:	f10a 0801 	add.w	r8, sl, #1
  407f94:	9300      	str	r3, [sp, #0]
  407f96:	e727      	b.n	407de8 <__sfvwrite_r+0x160>
  407f98:	f04f 30ff 	mov.w	r0, #4294967295
  407f9c:	e6a6      	b.n	407cec <__sfvwrite_r+0x64>
  407f9e:	220c      	movs	r2, #12
  407fa0:	89a3      	ldrh	r3, [r4, #12]
  407fa2:	f8c9 2000 	str.w	r2, [r9]
  407fa6:	e70d      	b.n	407dc4 <__sfvwrite_r+0x13c>
  407fa8:	7ffffc00 	.word	0x7ffffc00

00407fac <_fwalk_reent>:
  407fac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407fb0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  407fb4:	d01e      	beq.n	407ff4 <_fwalk_reent+0x48>
  407fb6:	4688      	mov	r8, r1
  407fb8:	4606      	mov	r6, r0
  407fba:	f04f 0900 	mov.w	r9, #0
  407fbe:	687d      	ldr	r5, [r7, #4]
  407fc0:	68bc      	ldr	r4, [r7, #8]
  407fc2:	3d01      	subs	r5, #1
  407fc4:	d410      	bmi.n	407fe8 <_fwalk_reent+0x3c>
  407fc6:	89a3      	ldrh	r3, [r4, #12]
  407fc8:	3d01      	subs	r5, #1
  407fca:	2b01      	cmp	r3, #1
  407fcc:	d908      	bls.n	407fe0 <_fwalk_reent+0x34>
  407fce:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  407fd2:	4621      	mov	r1, r4
  407fd4:	4630      	mov	r0, r6
  407fd6:	3301      	adds	r3, #1
  407fd8:	d002      	beq.n	407fe0 <_fwalk_reent+0x34>
  407fda:	47c0      	blx	r8
  407fdc:	ea49 0900 	orr.w	r9, r9, r0
  407fe0:	1c6b      	adds	r3, r5, #1
  407fe2:	f104 0468 	add.w	r4, r4, #104	; 0x68
  407fe6:	d1ee      	bne.n	407fc6 <_fwalk_reent+0x1a>
  407fe8:	683f      	ldr	r7, [r7, #0]
  407fea:	2f00      	cmp	r7, #0
  407fec:	d1e7      	bne.n	407fbe <_fwalk_reent+0x12>
  407fee:	4648      	mov	r0, r9
  407ff0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407ff4:	46b9      	mov	r9, r7
  407ff6:	4648      	mov	r0, r9
  407ff8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00407ffc <_localeconv_r>:
  407ffc:	4800      	ldr	r0, [pc, #0]	; (408000 <_localeconv_r+0x4>)
  407ffe:	4770      	bx	lr
  408000:	204004bc 	.word	0x204004bc

00408004 <__smakebuf_r>:
  408004:	898b      	ldrh	r3, [r1, #12]
  408006:	b29a      	uxth	r2, r3
  408008:	f012 0f02 	tst.w	r2, #2
  40800c:	d13d      	bne.n	40808a <__smakebuf_r+0x86>
  40800e:	b5f0      	push	{r4, r5, r6, r7, lr}
  408010:	460c      	mov	r4, r1
  408012:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408016:	b091      	sub	sp, #68	; 0x44
  408018:	4605      	mov	r5, r0
  40801a:	2900      	cmp	r1, #0
  40801c:	db19      	blt.n	408052 <__smakebuf_r+0x4e>
  40801e:	aa01      	add	r2, sp, #4
  408020:	f001 fb4e 	bl	4096c0 <_fstat_r>
  408024:	2800      	cmp	r0, #0
  408026:	db12      	blt.n	40804e <__smakebuf_r+0x4a>
  408028:	9b02      	ldr	r3, [sp, #8]
  40802a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  40802e:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  408032:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  408036:	fab7 f787 	clz	r7, r7
  40803a:	ea4f 1757 	mov.w	r7, r7, lsr #5
  40803e:	d02b      	beq.n	408098 <__smakebuf_r+0x94>
  408040:	89a3      	ldrh	r3, [r4, #12]
  408042:	f44f 6680 	mov.w	r6, #1024	; 0x400
  408046:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40804a:	81a3      	strh	r3, [r4, #12]
  40804c:	e00c      	b.n	408068 <__smakebuf_r+0x64>
  40804e:	89a3      	ldrh	r3, [r4, #12]
  408050:	b29a      	uxth	r2, r3
  408052:	f012 0f80 	tst.w	r2, #128	; 0x80
  408056:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40805a:	f04f 0700 	mov.w	r7, #0
  40805e:	bf0c      	ite	eq
  408060:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  408064:	2640      	movne	r6, #64	; 0x40
  408066:	81a3      	strh	r3, [r4, #12]
  408068:	4628      	mov	r0, r5
  40806a:	4631      	mov	r1, r6
  40806c:	f000 f844 	bl	4080f8 <_malloc_r>
  408070:	89a3      	ldrh	r3, [r4, #12]
  408072:	b340      	cbz	r0, 4080c6 <__smakebuf_r+0xc2>
  408074:	4a1a      	ldr	r2, [pc, #104]	; (4080e0 <__smakebuf_r+0xdc>)
  408076:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40807a:	63ea      	str	r2, [r5, #60]	; 0x3c
  40807c:	81a3      	strh	r3, [r4, #12]
  40807e:	6020      	str	r0, [r4, #0]
  408080:	6120      	str	r0, [r4, #16]
  408082:	6166      	str	r6, [r4, #20]
  408084:	b99f      	cbnz	r7, 4080ae <__smakebuf_r+0xaa>
  408086:	b011      	add	sp, #68	; 0x44
  408088:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40808a:	f101 0343 	add.w	r3, r1, #67	; 0x43
  40808e:	2201      	movs	r2, #1
  408090:	600b      	str	r3, [r1, #0]
  408092:	610b      	str	r3, [r1, #16]
  408094:	614a      	str	r2, [r1, #20]
  408096:	4770      	bx	lr
  408098:	4b12      	ldr	r3, [pc, #72]	; (4080e4 <__smakebuf_r+0xe0>)
  40809a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  40809c:	429a      	cmp	r2, r3
  40809e:	d1cf      	bne.n	408040 <__smakebuf_r+0x3c>
  4080a0:	89a3      	ldrh	r3, [r4, #12]
  4080a2:	f44f 6680 	mov.w	r6, #1024	; 0x400
  4080a6:	4333      	orrs	r3, r6
  4080a8:	64e6      	str	r6, [r4, #76]	; 0x4c
  4080aa:	81a3      	strh	r3, [r4, #12]
  4080ac:	e7dc      	b.n	408068 <__smakebuf_r+0x64>
  4080ae:	4628      	mov	r0, r5
  4080b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4080b4:	f001 fb18 	bl	4096e8 <_isatty_r>
  4080b8:	2800      	cmp	r0, #0
  4080ba:	d0e4      	beq.n	408086 <__smakebuf_r+0x82>
  4080bc:	89a3      	ldrh	r3, [r4, #12]
  4080be:	f043 0301 	orr.w	r3, r3, #1
  4080c2:	81a3      	strh	r3, [r4, #12]
  4080c4:	e7df      	b.n	408086 <__smakebuf_r+0x82>
  4080c6:	059a      	lsls	r2, r3, #22
  4080c8:	d4dd      	bmi.n	408086 <__smakebuf_r+0x82>
  4080ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4080ce:	f043 0302 	orr.w	r3, r3, #2
  4080d2:	2101      	movs	r1, #1
  4080d4:	81a3      	strh	r3, [r4, #12]
  4080d6:	6022      	str	r2, [r4, #0]
  4080d8:	6122      	str	r2, [r4, #16]
  4080da:	6161      	str	r1, [r4, #20]
  4080dc:	e7d3      	b.n	408086 <__smakebuf_r+0x82>
  4080de:	bf00      	nop
  4080e0:	004078f5 	.word	0x004078f5
  4080e4:	004093ad 	.word	0x004093ad

004080e8 <malloc>:
  4080e8:	4b02      	ldr	r3, [pc, #8]	; (4080f4 <malloc+0xc>)
  4080ea:	4601      	mov	r1, r0
  4080ec:	6818      	ldr	r0, [r3, #0]
  4080ee:	f000 b803 	b.w	4080f8 <_malloc_r>
  4080f2:	bf00      	nop
  4080f4:	204004b8 	.word	0x204004b8

004080f8 <_malloc_r>:
  4080f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4080fc:	f101 040b 	add.w	r4, r1, #11
  408100:	b083      	sub	sp, #12
  408102:	4605      	mov	r5, r0
  408104:	2c16      	cmp	r4, #22
  408106:	d927      	bls.n	408158 <_malloc_r+0x60>
  408108:	f034 0407 	bics.w	r4, r4, #7
  40810c:	d42a      	bmi.n	408164 <_malloc_r+0x6c>
  40810e:	42a1      	cmp	r1, r4
  408110:	d828      	bhi.n	408164 <_malloc_r+0x6c>
  408112:	f000 fbe1 	bl	4088d8 <__malloc_lock>
  408116:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
  40811a:	d22b      	bcs.n	408174 <_malloc_r+0x7c>
  40811c:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
  408120:	4ec0      	ldr	r6, [pc, #768]	; (408424 <_malloc_r+0x32c>)
  408122:	eb06 02cc 	add.w	r2, r6, ip, lsl #3
  408126:	68d3      	ldr	r3, [r2, #12]
  408128:	4293      	cmp	r3, r2
  40812a:	f000 8171 	beq.w	408410 <_malloc_r+0x318>
  40812e:	685a      	ldr	r2, [r3, #4]
  408130:	f103 0808 	add.w	r8, r3, #8
  408134:	68d9      	ldr	r1, [r3, #12]
  408136:	4628      	mov	r0, r5
  408138:	f022 0203 	bic.w	r2, r2, #3
  40813c:	689c      	ldr	r4, [r3, #8]
  40813e:	4413      	add	r3, r2
  408140:	60e1      	str	r1, [r4, #12]
  408142:	608c      	str	r4, [r1, #8]
  408144:	685a      	ldr	r2, [r3, #4]
  408146:	f042 0201 	orr.w	r2, r2, #1
  40814a:	605a      	str	r2, [r3, #4]
  40814c:	f000 fbc6 	bl	4088dc <__malloc_unlock>
  408150:	4640      	mov	r0, r8
  408152:	b003      	add	sp, #12
  408154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408158:	2910      	cmp	r1, #16
  40815a:	d803      	bhi.n	408164 <_malloc_r+0x6c>
  40815c:	f000 fbbc 	bl	4088d8 <__malloc_lock>
  408160:	2410      	movs	r4, #16
  408162:	e7db      	b.n	40811c <_malloc_r+0x24>
  408164:	f04f 0800 	mov.w	r8, #0
  408168:	230c      	movs	r3, #12
  40816a:	4640      	mov	r0, r8
  40816c:	602b      	str	r3, [r5, #0]
  40816e:	b003      	add	sp, #12
  408170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408174:	ea5f 2c54 	movs.w	ip, r4, lsr #9
  408178:	f000 8089 	beq.w	40828e <_malloc_r+0x196>
  40817c:	f1bc 0f04 	cmp.w	ip, #4
  408180:	f200 80c4 	bhi.w	40830c <_malloc_r+0x214>
  408184:	ea4f 1c94 	mov.w	ip, r4, lsr #6
  408188:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  40818c:	ea4f 004c 	mov.w	r0, ip, lsl #1
  408190:	4ea4      	ldr	r6, [pc, #656]	; (408424 <_malloc_r+0x32c>)
  408192:	eb06 0080 	add.w	r0, r6, r0, lsl #2
  408196:	68c3      	ldr	r3, [r0, #12]
  408198:	4298      	cmp	r0, r3
  40819a:	d105      	bne.n	4081a8 <_malloc_r+0xb0>
  40819c:	e00c      	b.n	4081b8 <_malloc_r+0xc0>
  40819e:	2900      	cmp	r1, #0
  4081a0:	da79      	bge.n	408296 <_malloc_r+0x19e>
  4081a2:	68db      	ldr	r3, [r3, #12]
  4081a4:	4298      	cmp	r0, r3
  4081a6:	d007      	beq.n	4081b8 <_malloc_r+0xc0>
  4081a8:	685a      	ldr	r2, [r3, #4]
  4081aa:	f022 0203 	bic.w	r2, r2, #3
  4081ae:	1b11      	subs	r1, r2, r4
  4081b0:	290f      	cmp	r1, #15
  4081b2:	ddf4      	ble.n	40819e <_malloc_r+0xa6>
  4081b4:	f10c 3cff 	add.w	ip, ip, #4294967295
  4081b8:	f10c 0c01 	add.w	ip, ip, #1
  4081bc:	4f99      	ldr	r7, [pc, #612]	; (408424 <_malloc_r+0x32c>)
  4081be:	6933      	ldr	r3, [r6, #16]
  4081c0:	f107 0e08 	add.w	lr, r7, #8
  4081c4:	4573      	cmp	r3, lr
  4081c6:	f000 8119 	beq.w	4083fc <_malloc_r+0x304>
  4081ca:	685a      	ldr	r2, [r3, #4]
  4081cc:	f022 0203 	bic.w	r2, r2, #3
  4081d0:	1b11      	subs	r1, r2, r4
  4081d2:	290f      	cmp	r1, #15
  4081d4:	f300 80ca 	bgt.w	40836c <_malloc_r+0x274>
  4081d8:	2900      	cmp	r1, #0
  4081da:	f8c7 e014 	str.w	lr, [r7, #20]
  4081de:	f8c7 e010 	str.w	lr, [r7, #16]
  4081e2:	da6a      	bge.n	4082ba <_malloc_r+0x1c2>
  4081e4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4081e8:	f080 809f 	bcs.w	40832a <_malloc_r+0x232>
  4081ec:	08d2      	lsrs	r2, r2, #3
  4081ee:	2001      	movs	r0, #1
  4081f0:	6879      	ldr	r1, [r7, #4]
  4081f2:	ea4f 08a2 	mov.w	r8, r2, asr #2
  4081f6:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
  4081fa:	fa00 f008 	lsl.w	r0, r0, r8
  4081fe:	f8d2 8008 	ldr.w	r8, [r2, #8]
  408202:	4308      	orrs	r0, r1
  408204:	60da      	str	r2, [r3, #12]
  408206:	f8c3 8008 	str.w	r8, [r3, #8]
  40820a:	6078      	str	r0, [r7, #4]
  40820c:	6093      	str	r3, [r2, #8]
  40820e:	f8c8 300c 	str.w	r3, [r8, #12]
  408212:	ea4f 03ac 	mov.w	r3, ip, asr #2
  408216:	2101      	movs	r1, #1
  408218:	4099      	lsls	r1, r3
  40821a:	4281      	cmp	r1, r0
  40821c:	d85b      	bhi.n	4082d6 <_malloc_r+0x1de>
  40821e:	4208      	tst	r0, r1
  408220:	d106      	bne.n	408230 <_malloc_r+0x138>
  408222:	f02c 0c03 	bic.w	ip, ip, #3
  408226:	0049      	lsls	r1, r1, #1
  408228:	f10c 0c04 	add.w	ip, ip, #4
  40822c:	4208      	tst	r0, r1
  40822e:	d0fa      	beq.n	408226 <_malloc_r+0x12e>
  408230:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
  408234:	46e1      	mov	r9, ip
  408236:	4640      	mov	r0, r8
  408238:	68c7      	ldr	r7, [r0, #12]
  40823a:	42b8      	cmp	r0, r7
  40823c:	d107      	bne.n	40824e <_malloc_r+0x156>
  40823e:	e0df      	b.n	408400 <_malloc_r+0x308>
  408240:	2a00      	cmp	r2, #0
  408242:	f280 80f7 	bge.w	408434 <_malloc_r+0x33c>
  408246:	68ff      	ldr	r7, [r7, #12]
  408248:	42b8      	cmp	r0, r7
  40824a:	f000 80d9 	beq.w	408400 <_malloc_r+0x308>
  40824e:	687b      	ldr	r3, [r7, #4]
  408250:	f023 0303 	bic.w	r3, r3, #3
  408254:	1b1a      	subs	r2, r3, r4
  408256:	2a0f      	cmp	r2, #15
  408258:	ddf2      	ble.n	408240 <_malloc_r+0x148>
  40825a:	46b8      	mov	r8, r7
  40825c:	68fb      	ldr	r3, [r7, #12]
  40825e:	f044 0901 	orr.w	r9, r4, #1
  408262:	f042 0c01 	orr.w	ip, r2, #1
  408266:	f858 1f08 	ldr.w	r1, [r8, #8]!
  40826a:	443c      	add	r4, r7
  40826c:	f8c7 9004 	str.w	r9, [r7, #4]
  408270:	4628      	mov	r0, r5
  408272:	60cb      	str	r3, [r1, #12]
  408274:	6099      	str	r1, [r3, #8]
  408276:	6174      	str	r4, [r6, #20]
  408278:	6134      	str	r4, [r6, #16]
  40827a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40827e:	f8c4 e008 	str.w	lr, [r4, #8]
  408282:	f8c4 c004 	str.w	ip, [r4, #4]
  408286:	50a2      	str	r2, [r4, r2]
  408288:	f000 fb28 	bl	4088dc <__malloc_unlock>
  40828c:	e760      	b.n	408150 <_malloc_r+0x58>
  40828e:	207e      	movs	r0, #126	; 0x7e
  408290:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  408294:	e77c      	b.n	408190 <_malloc_r+0x98>
  408296:	441a      	add	r2, r3
  408298:	68dc      	ldr	r4, [r3, #12]
  40829a:	689e      	ldr	r6, [r3, #8]
  40829c:	f103 0808 	add.w	r8, r3, #8
  4082a0:	6851      	ldr	r1, [r2, #4]
  4082a2:	4628      	mov	r0, r5
  4082a4:	60f4      	str	r4, [r6, #12]
  4082a6:	f041 0301 	orr.w	r3, r1, #1
  4082aa:	60a6      	str	r6, [r4, #8]
  4082ac:	6053      	str	r3, [r2, #4]
  4082ae:	f000 fb15 	bl	4088dc <__malloc_unlock>
  4082b2:	4640      	mov	r0, r8
  4082b4:	b003      	add	sp, #12
  4082b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4082ba:	441a      	add	r2, r3
  4082bc:	f103 0808 	add.w	r8, r3, #8
  4082c0:	4628      	mov	r0, r5
  4082c2:	6853      	ldr	r3, [r2, #4]
  4082c4:	f043 0301 	orr.w	r3, r3, #1
  4082c8:	6053      	str	r3, [r2, #4]
  4082ca:	f000 fb07 	bl	4088dc <__malloc_unlock>
  4082ce:	4640      	mov	r0, r8
  4082d0:	b003      	add	sp, #12
  4082d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4082d6:	68b7      	ldr	r7, [r6, #8]
  4082d8:	687a      	ldr	r2, [r7, #4]
  4082da:	f022 0803 	bic.w	r8, r2, #3
  4082de:	ebc4 0208 	rsb	r2, r4, r8
  4082e2:	2a0f      	cmp	r2, #15
  4082e4:	dd56      	ble.n	408394 <_malloc_r+0x29c>
  4082e6:	45a0      	cmp	r8, r4
  4082e8:	d354      	bcc.n	408394 <_malloc_r+0x29c>
  4082ea:	f044 0301 	orr.w	r3, r4, #1
  4082ee:	f042 0201 	orr.w	r2, r2, #1
  4082f2:	443c      	add	r4, r7
  4082f4:	f107 0808 	add.w	r8, r7, #8
  4082f8:	607b      	str	r3, [r7, #4]
  4082fa:	4628      	mov	r0, r5
  4082fc:	60b4      	str	r4, [r6, #8]
  4082fe:	6062      	str	r2, [r4, #4]
  408300:	f000 faec 	bl	4088dc <__malloc_unlock>
  408304:	4640      	mov	r0, r8
  408306:	b003      	add	sp, #12
  408308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40830c:	f1bc 0f14 	cmp.w	ip, #20
  408310:	f240 809f 	bls.w	408452 <_malloc_r+0x35a>
  408314:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  408318:	f200 8127 	bhi.w	40856a <_malloc_r+0x472>
  40831c:	ea4f 3c14 	mov.w	ip, r4, lsr #12
  408320:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  408324:	ea4f 004c 	mov.w	r0, ip, lsl #1
  408328:	e732      	b.n	408190 <_malloc_r+0x98>
  40832a:	0a51      	lsrs	r1, r2, #9
  40832c:	2904      	cmp	r1, #4
  40832e:	f240 8095 	bls.w	40845c <_malloc_r+0x364>
  408332:	2914      	cmp	r1, #20
  408334:	f200 8142 	bhi.w	4085bc <_malloc_r+0x4c4>
  408338:	f101 075b 	add.w	r7, r1, #91	; 0x5b
  40833c:	0078      	lsls	r0, r7, #1
  40833e:	eb06 0080 	add.w	r0, r6, r0, lsl #2
  408342:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 408424 <_malloc_r+0x32c>
  408346:	6881      	ldr	r1, [r0, #8]
  408348:	4281      	cmp	r1, r0
  40834a:	f000 811b 	beq.w	408584 <_malloc_r+0x48c>
  40834e:	684f      	ldr	r7, [r1, #4]
  408350:	f027 0703 	bic.w	r7, r7, #3
  408354:	42ba      	cmp	r2, r7
  408356:	d202      	bcs.n	40835e <_malloc_r+0x266>
  408358:	6889      	ldr	r1, [r1, #8]
  40835a:	4288      	cmp	r0, r1
  40835c:	d1f7      	bne.n	40834e <_malloc_r+0x256>
  40835e:	68ca      	ldr	r2, [r1, #12]
  408360:	6870      	ldr	r0, [r6, #4]
  408362:	60da      	str	r2, [r3, #12]
  408364:	6099      	str	r1, [r3, #8]
  408366:	6093      	str	r3, [r2, #8]
  408368:	60cb      	str	r3, [r1, #12]
  40836a:	e752      	b.n	408212 <_malloc_r+0x11a>
  40836c:	f044 0601 	orr.w	r6, r4, #1
  408370:	f041 0201 	orr.w	r2, r1, #1
  408374:	441c      	add	r4, r3
  408376:	4628      	mov	r0, r5
  408378:	605e      	str	r6, [r3, #4]
  40837a:	f103 0808 	add.w	r8, r3, #8
  40837e:	617c      	str	r4, [r7, #20]
  408380:	613c      	str	r4, [r7, #16]
  408382:	f8c4 e00c 	str.w	lr, [r4, #12]
  408386:	f8c4 e008 	str.w	lr, [r4, #8]
  40838a:	6062      	str	r2, [r4, #4]
  40838c:	5061      	str	r1, [r4, r1]
  40838e:	f000 faa5 	bl	4088dc <__malloc_unlock>
  408392:	e6dd      	b.n	408150 <_malloc_r+0x58>
  408394:	4a24      	ldr	r2, [pc, #144]	; (408428 <_malloc_r+0x330>)
  408396:	4b25      	ldr	r3, [pc, #148]	; (40842c <_malloc_r+0x334>)
  408398:	6811      	ldr	r1, [r2, #0]
  40839a:	681b      	ldr	r3, [r3, #0]
  40839c:	3101      	adds	r1, #1
  40839e:	4423      	add	r3, r4
  4083a0:	f000 8109 	beq.w	4085b6 <_malloc_r+0x4be>
  4083a4:	f241 010f 	movw	r1, #4111	; 0x100f
  4083a8:	f8df 9084 	ldr.w	r9, [pc, #132]	; 408430 <_malloc_r+0x338>
  4083ac:	4419      	add	r1, r3
  4083ae:	ea01 0909 	and.w	r9, r1, r9
  4083b2:	4628      	mov	r0, r5
  4083b4:	4649      	mov	r1, r9
  4083b6:	9201      	str	r2, [sp, #4]
  4083b8:	f000 ffb8 	bl	40932c <_sbrk_r>
  4083bc:	f1b0 3fff 	cmp.w	r0, #4294967295
  4083c0:	4682      	mov	sl, r0
  4083c2:	9a01      	ldr	r2, [sp, #4]
  4083c4:	f000 8101 	beq.w	4085ca <_malloc_r+0x4d2>
  4083c8:	1bbb      	subs	r3, r7, r6
  4083ca:	eb07 0108 	add.w	r1, r7, r8
  4083ce:	4815      	ldr	r0, [pc, #84]	; (408424 <_malloc_r+0x32c>)
  4083d0:	bf18      	it	ne
  4083d2:	2301      	movne	r3, #1
  4083d4:	4551      	cmp	r1, sl
  4083d6:	d967      	bls.n	4084a8 <_malloc_r+0x3b0>
  4083d8:	2b00      	cmp	r3, #0
  4083da:	d065      	beq.n	4084a8 <_malloc_r+0x3b0>
  4083dc:	6887      	ldr	r7, [r0, #8]
  4083de:	687b      	ldr	r3, [r7, #4]
  4083e0:	f023 0303 	bic.w	r3, r3, #3
  4083e4:	1b1a      	subs	r2, r3, r4
  4083e6:	2a0f      	cmp	r2, #15
  4083e8:	dd02      	ble.n	4083f0 <_malloc_r+0x2f8>
  4083ea:	429c      	cmp	r4, r3
  4083ec:	f67f af7d 	bls.w	4082ea <_malloc_r+0x1f2>
  4083f0:	4628      	mov	r0, r5
  4083f2:	f04f 0800 	mov.w	r8, #0
  4083f6:	f000 fa71 	bl	4088dc <__malloc_unlock>
  4083fa:	e6a9      	b.n	408150 <_malloc_r+0x58>
  4083fc:	6878      	ldr	r0, [r7, #4]
  4083fe:	e708      	b.n	408212 <_malloc_r+0x11a>
  408400:	f109 0901 	add.w	r9, r9, #1
  408404:	3008      	adds	r0, #8
  408406:	f019 0f03 	tst.w	r9, #3
  40840a:	f47f af15 	bne.w	408238 <_malloc_r+0x140>
  40840e:	e02f      	b.n	408470 <_malloc_r+0x378>
  408410:	f103 0208 	add.w	r2, r3, #8
  408414:	695b      	ldr	r3, [r3, #20]
  408416:	429a      	cmp	r2, r3
  408418:	bf08      	it	eq
  40841a:	f10c 0c02 	addeq.w	ip, ip, #2
  40841e:	f43f aecd 	beq.w	4081bc <_malloc_r+0xc4>
  408422:	e684      	b.n	40812e <_malloc_r+0x36>
  408424:	204004f4 	.word	0x204004f4
  408428:	20400900 	.word	0x20400900
  40842c:	204009d4 	.word	0x204009d4
  408430:	fffff000 	.word	0xfffff000
  408434:	18fa      	adds	r2, r7, r3
  408436:	46b8      	mov	r8, r7
  408438:	68f9      	ldr	r1, [r7, #12]
  40843a:	4628      	mov	r0, r5
  40843c:	6853      	ldr	r3, [r2, #4]
  40843e:	f858 4f08 	ldr.w	r4, [r8, #8]!
  408442:	f043 0301 	orr.w	r3, r3, #1
  408446:	6053      	str	r3, [r2, #4]
  408448:	60e1      	str	r1, [r4, #12]
  40844a:	608c      	str	r4, [r1, #8]
  40844c:	f000 fa46 	bl	4088dc <__malloc_unlock>
  408450:	e67e      	b.n	408150 <_malloc_r+0x58>
  408452:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  408456:	ea4f 004c 	mov.w	r0, ip, lsl #1
  40845a:	e699      	b.n	408190 <_malloc_r+0x98>
  40845c:	0991      	lsrs	r1, r2, #6
  40845e:	f101 0738 	add.w	r7, r1, #56	; 0x38
  408462:	0078      	lsls	r0, r7, #1
  408464:	e76b      	b.n	40833e <_malloc_r+0x246>
  408466:	f8d8 8000 	ldr.w	r8, [r8]
  40846a:	4598      	cmp	r8, r3
  40846c:	f040 80e6 	bne.w	40863c <_malloc_r+0x544>
  408470:	f01c 0f03 	tst.w	ip, #3
  408474:	f1a8 0308 	sub.w	r3, r8, #8
  408478:	f10c 3cff 	add.w	ip, ip, #4294967295
  40847c:	d1f3      	bne.n	408466 <_malloc_r+0x36e>
  40847e:	6873      	ldr	r3, [r6, #4]
  408480:	ea23 0301 	bic.w	r3, r3, r1
  408484:	6073      	str	r3, [r6, #4]
  408486:	0049      	lsls	r1, r1, #1
  408488:	4299      	cmp	r1, r3
  40848a:	f63f af24 	bhi.w	4082d6 <_malloc_r+0x1de>
  40848e:	2900      	cmp	r1, #0
  408490:	f43f af21 	beq.w	4082d6 <_malloc_r+0x1de>
  408494:	420b      	tst	r3, r1
  408496:	46cc      	mov	ip, r9
  408498:	f47f aeca 	bne.w	408230 <_malloc_r+0x138>
  40849c:	0049      	lsls	r1, r1, #1
  40849e:	f10c 0c04 	add.w	ip, ip, #4
  4084a2:	420b      	tst	r3, r1
  4084a4:	d0fa      	beq.n	40849c <_malloc_r+0x3a4>
  4084a6:	e6c3      	b.n	408230 <_malloc_r+0x138>
  4084a8:	f8df b19c 	ldr.w	fp, [pc, #412]	; 408648 <_malloc_r+0x550>
  4084ac:	4551      	cmp	r1, sl
  4084ae:	f8db 0000 	ldr.w	r0, [fp]
  4084b2:	4448      	add	r0, r9
  4084b4:	f8cb 0000 	str.w	r0, [fp]
  4084b8:	f000 808c 	beq.w	4085d4 <_malloc_r+0x4dc>
  4084bc:	6812      	ldr	r2, [r2, #0]
  4084be:	f8df e18c 	ldr.w	lr, [pc, #396]	; 40864c <_malloc_r+0x554>
  4084c2:	3201      	adds	r2, #1
  4084c4:	f000 80a3 	beq.w	40860e <_malloc_r+0x516>
  4084c8:	ebc1 010a 	rsb	r1, r1, sl
  4084cc:	4408      	add	r0, r1
  4084ce:	f8cb 0000 	str.w	r0, [fp]
  4084d2:	f01a 0107 	ands.w	r1, sl, #7
  4084d6:	d052      	beq.n	40857e <_malloc_r+0x486>
  4084d8:	f1c1 0008 	rsb	r0, r1, #8
  4084dc:	f241 0208 	movw	r2, #4104	; 0x1008
  4084e0:	4482      	add	sl, r0
  4084e2:	1a52      	subs	r2, r2, r1
  4084e4:	eb0a 0109 	add.w	r1, sl, r9
  4084e8:	4628      	mov	r0, r5
  4084ea:	9301      	str	r3, [sp, #4]
  4084ec:	f3c1 010b 	ubfx	r1, r1, #0, #12
  4084f0:	ebc1 0902 	rsb	r9, r1, r2
  4084f4:	4649      	mov	r1, r9
  4084f6:	f000 ff19 	bl	40932c <_sbrk_r>
  4084fa:	1c43      	adds	r3, r0, #1
  4084fc:	9b01      	ldr	r3, [sp, #4]
  4084fe:	d07a      	beq.n	4085f6 <_malloc_r+0x4fe>
  408500:	ebca 0200 	rsb	r2, sl, r0
  408504:	444a      	add	r2, r9
  408506:	f042 0201 	orr.w	r2, r2, #1
  40850a:	f8db 0000 	ldr.w	r0, [fp]
  40850e:	f8c6 a008 	str.w	sl, [r6, #8]
  408512:	4448      	add	r0, r9
  408514:	f8ca 2004 	str.w	r2, [sl, #4]
  408518:	f8df 912c 	ldr.w	r9, [pc, #300]	; 408648 <_malloc_r+0x550>
  40851c:	f8cb 0000 	str.w	r0, [fp]
  408520:	b1a3      	cbz	r3, 40854c <_malloc_r+0x454>
  408522:	f1b8 0f0f 	cmp.w	r8, #15
  408526:	d937      	bls.n	408598 <_malloc_r+0x4a0>
  408528:	687b      	ldr	r3, [r7, #4]
  40852a:	f1a8 020c 	sub.w	r2, r8, #12
  40852e:	f04f 0e05 	mov.w	lr, #5
  408532:	f022 0207 	bic.w	r2, r2, #7
  408536:	f003 0301 	and.w	r3, r3, #1
  40853a:	18b9      	adds	r1, r7, r2
  40853c:	4313      	orrs	r3, r2
  40853e:	2a0f      	cmp	r2, #15
  408540:	607b      	str	r3, [r7, #4]
  408542:	f8c1 e004 	str.w	lr, [r1, #4]
  408546:	f8c1 e008 	str.w	lr, [r1, #8]
  40854a:	d858      	bhi.n	4085fe <_malloc_r+0x506>
  40854c:	4b3c      	ldr	r3, [pc, #240]	; (408640 <_malloc_r+0x548>)
  40854e:	681a      	ldr	r2, [r3, #0]
  408550:	4290      	cmp	r0, r2
  408552:	d900      	bls.n	408556 <_malloc_r+0x45e>
  408554:	6018      	str	r0, [r3, #0]
  408556:	4b3b      	ldr	r3, [pc, #236]	; (408644 <_malloc_r+0x54c>)
  408558:	68b7      	ldr	r7, [r6, #8]
  40855a:	681a      	ldr	r2, [r3, #0]
  40855c:	4290      	cmp	r0, r2
  40855e:	d900      	bls.n	408562 <_malloc_r+0x46a>
  408560:	6018      	str	r0, [r3, #0]
  408562:	687b      	ldr	r3, [r7, #4]
  408564:	f023 0303 	bic.w	r3, r3, #3
  408568:	e73c      	b.n	4083e4 <_malloc_r+0x2ec>
  40856a:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  40856e:	d817      	bhi.n	4085a0 <_malloc_r+0x4a8>
  408570:	ea4f 3cd4 	mov.w	ip, r4, lsr #15
  408574:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  408578:	ea4f 004c 	mov.w	r0, ip, lsl #1
  40857c:	e608      	b.n	408190 <_malloc_r+0x98>
  40857e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  408582:	e7af      	b.n	4084e4 <_malloc_r+0x3ec>
  408584:	10bf      	asrs	r7, r7, #2
  408586:	2001      	movs	r0, #1
  408588:	460a      	mov	r2, r1
  40858a:	40b8      	lsls	r0, r7
  40858c:	f8d9 7004 	ldr.w	r7, [r9, #4]
  408590:	4338      	orrs	r0, r7
  408592:	f8c9 0004 	str.w	r0, [r9, #4]
  408596:	e6e4      	b.n	408362 <_malloc_r+0x26a>
  408598:	2301      	movs	r3, #1
  40859a:	f8ca 3004 	str.w	r3, [sl, #4]
  40859e:	e727      	b.n	4083f0 <_malloc_r+0x2f8>
  4085a0:	f240 5354 	movw	r3, #1364	; 0x554
  4085a4:	459c      	cmp	ip, r3
  4085a6:	d822      	bhi.n	4085ee <_malloc_r+0x4f6>
  4085a8:	ea4f 4c94 	mov.w	ip, r4, lsr #18
  4085ac:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  4085b0:	ea4f 004c 	mov.w	r0, ip, lsl #1
  4085b4:	e5ec      	b.n	408190 <_malloc_r+0x98>
  4085b6:	f103 0910 	add.w	r9, r3, #16
  4085ba:	e6fa      	b.n	4083b2 <_malloc_r+0x2ba>
  4085bc:	2954      	cmp	r1, #84	; 0x54
  4085be:	d829      	bhi.n	408614 <_malloc_r+0x51c>
  4085c0:	0b11      	lsrs	r1, r2, #12
  4085c2:	f101 076e 	add.w	r7, r1, #110	; 0x6e
  4085c6:	0078      	lsls	r0, r7, #1
  4085c8:	e6b9      	b.n	40833e <_malloc_r+0x246>
  4085ca:	68b7      	ldr	r7, [r6, #8]
  4085cc:	687b      	ldr	r3, [r7, #4]
  4085ce:	f023 0303 	bic.w	r3, r3, #3
  4085d2:	e707      	b.n	4083e4 <_malloc_r+0x2ec>
  4085d4:	f3c1 0e0b 	ubfx	lr, r1, #0, #12
  4085d8:	f1be 0f00 	cmp.w	lr, #0
  4085dc:	f47f af6e 	bne.w	4084bc <_malloc_r+0x3c4>
  4085e0:	eb09 0308 	add.w	r3, r9, r8
  4085e4:	68b2      	ldr	r2, [r6, #8]
  4085e6:	f043 0301 	orr.w	r3, r3, #1
  4085ea:	6053      	str	r3, [r2, #4]
  4085ec:	e7ae      	b.n	40854c <_malloc_r+0x454>
  4085ee:	20fc      	movs	r0, #252	; 0xfc
  4085f0:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  4085f4:	e5cc      	b.n	408190 <_malloc_r+0x98>
  4085f6:	2201      	movs	r2, #1
  4085f8:	f04f 0900 	mov.w	r9, #0
  4085fc:	e785      	b.n	40850a <_malloc_r+0x412>
  4085fe:	4628      	mov	r0, r5
  408600:	f107 0108 	add.w	r1, r7, #8
  408604:	f7ff fa68 	bl	407ad8 <_free_r>
  408608:	f8d9 0000 	ldr.w	r0, [r9]
  40860c:	e79e      	b.n	40854c <_malloc_r+0x454>
  40860e:	f8ce a000 	str.w	sl, [lr]
  408612:	e75e      	b.n	4084d2 <_malloc_r+0x3da>
  408614:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
  408618:	d804      	bhi.n	408624 <_malloc_r+0x52c>
  40861a:	0bd1      	lsrs	r1, r2, #15
  40861c:	f101 0777 	add.w	r7, r1, #119	; 0x77
  408620:	0078      	lsls	r0, r7, #1
  408622:	e68c      	b.n	40833e <_malloc_r+0x246>
  408624:	f240 5054 	movw	r0, #1364	; 0x554
  408628:	4281      	cmp	r1, r0
  40862a:	d804      	bhi.n	408636 <_malloc_r+0x53e>
  40862c:	0c91      	lsrs	r1, r2, #18
  40862e:	f101 077c 	add.w	r7, r1, #124	; 0x7c
  408632:	0078      	lsls	r0, r7, #1
  408634:	e683      	b.n	40833e <_malloc_r+0x246>
  408636:	20fc      	movs	r0, #252	; 0xfc
  408638:	277e      	movs	r7, #126	; 0x7e
  40863a:	e680      	b.n	40833e <_malloc_r+0x246>
  40863c:	6873      	ldr	r3, [r6, #4]
  40863e:	e722      	b.n	408486 <_malloc_r+0x38e>
  408640:	204009d0 	.word	0x204009d0
  408644:	204009cc 	.word	0x204009cc
  408648:	204009d8 	.word	0x204009d8
  40864c:	20400900 	.word	0x20400900

00408650 <memchr>:
  408650:	0783      	lsls	r3, r0, #30
  408652:	b2c9      	uxtb	r1, r1
  408654:	b470      	push	{r4, r5, r6}
  408656:	d03f      	beq.n	4086d8 <memchr+0x88>
  408658:	1e54      	subs	r4, r2, #1
  40865a:	2a00      	cmp	r2, #0
  40865c:	d03e      	beq.n	4086dc <memchr+0x8c>
  40865e:	7803      	ldrb	r3, [r0, #0]
  408660:	428b      	cmp	r3, r1
  408662:	bf18      	it	ne
  408664:	1c43      	addne	r3, r0, #1
  408666:	d105      	bne.n	408674 <memchr+0x24>
  408668:	e01c      	b.n	4086a4 <memchr+0x54>
  40866a:	b1ec      	cbz	r4, 4086a8 <memchr+0x58>
  40866c:	7802      	ldrb	r2, [r0, #0]
  40866e:	3c01      	subs	r4, #1
  408670:	428a      	cmp	r2, r1
  408672:	d017      	beq.n	4086a4 <memchr+0x54>
  408674:	f013 0f03 	tst.w	r3, #3
  408678:	4618      	mov	r0, r3
  40867a:	f103 0301 	add.w	r3, r3, #1
  40867e:	d1f4      	bne.n	40866a <memchr+0x1a>
  408680:	2c03      	cmp	r4, #3
  408682:	d814      	bhi.n	4086ae <memchr+0x5e>
  408684:	b184      	cbz	r4, 4086a8 <memchr+0x58>
  408686:	7803      	ldrb	r3, [r0, #0]
  408688:	428b      	cmp	r3, r1
  40868a:	d00b      	beq.n	4086a4 <memchr+0x54>
  40868c:	1905      	adds	r5, r0, r4
  40868e:	1c43      	adds	r3, r0, #1
  408690:	e002      	b.n	408698 <memchr+0x48>
  408692:	7802      	ldrb	r2, [r0, #0]
  408694:	428a      	cmp	r2, r1
  408696:	d005      	beq.n	4086a4 <memchr+0x54>
  408698:	42ab      	cmp	r3, r5
  40869a:	4618      	mov	r0, r3
  40869c:	f103 0301 	add.w	r3, r3, #1
  4086a0:	d1f7      	bne.n	408692 <memchr+0x42>
  4086a2:	2000      	movs	r0, #0
  4086a4:	bc70      	pop	{r4, r5, r6}
  4086a6:	4770      	bx	lr
  4086a8:	4620      	mov	r0, r4
  4086aa:	bc70      	pop	{r4, r5, r6}
  4086ac:	4770      	bx	lr
  4086ae:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  4086b2:	4602      	mov	r2, r0
  4086b4:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  4086b8:	4610      	mov	r0, r2
  4086ba:	3204      	adds	r2, #4
  4086bc:	6803      	ldr	r3, [r0, #0]
  4086be:	4073      	eors	r3, r6
  4086c0:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  4086c4:	ea25 0303 	bic.w	r3, r5, r3
  4086c8:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  4086cc:	d1da      	bne.n	408684 <memchr+0x34>
  4086ce:	3c04      	subs	r4, #4
  4086d0:	4610      	mov	r0, r2
  4086d2:	2c03      	cmp	r4, #3
  4086d4:	d8f0      	bhi.n	4086b8 <memchr+0x68>
  4086d6:	e7d5      	b.n	408684 <memchr+0x34>
  4086d8:	4614      	mov	r4, r2
  4086da:	e7d1      	b.n	408680 <memchr+0x30>
  4086dc:	4610      	mov	r0, r2
  4086de:	e7e1      	b.n	4086a4 <memchr+0x54>

004086e0 <memcpy>:
  4086e0:	4684      	mov	ip, r0
  4086e2:	ea41 0300 	orr.w	r3, r1, r0
  4086e6:	f013 0303 	ands.w	r3, r3, #3
  4086ea:	d16d      	bne.n	4087c8 <memcpy+0xe8>
  4086ec:	3a40      	subs	r2, #64	; 0x40
  4086ee:	d341      	bcc.n	408774 <memcpy+0x94>
  4086f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4086f4:	f840 3b04 	str.w	r3, [r0], #4
  4086f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4086fc:	f840 3b04 	str.w	r3, [r0], #4
  408700:	f851 3b04 	ldr.w	r3, [r1], #4
  408704:	f840 3b04 	str.w	r3, [r0], #4
  408708:	f851 3b04 	ldr.w	r3, [r1], #4
  40870c:	f840 3b04 	str.w	r3, [r0], #4
  408710:	f851 3b04 	ldr.w	r3, [r1], #4
  408714:	f840 3b04 	str.w	r3, [r0], #4
  408718:	f851 3b04 	ldr.w	r3, [r1], #4
  40871c:	f840 3b04 	str.w	r3, [r0], #4
  408720:	f851 3b04 	ldr.w	r3, [r1], #4
  408724:	f840 3b04 	str.w	r3, [r0], #4
  408728:	f851 3b04 	ldr.w	r3, [r1], #4
  40872c:	f840 3b04 	str.w	r3, [r0], #4
  408730:	f851 3b04 	ldr.w	r3, [r1], #4
  408734:	f840 3b04 	str.w	r3, [r0], #4
  408738:	f851 3b04 	ldr.w	r3, [r1], #4
  40873c:	f840 3b04 	str.w	r3, [r0], #4
  408740:	f851 3b04 	ldr.w	r3, [r1], #4
  408744:	f840 3b04 	str.w	r3, [r0], #4
  408748:	f851 3b04 	ldr.w	r3, [r1], #4
  40874c:	f840 3b04 	str.w	r3, [r0], #4
  408750:	f851 3b04 	ldr.w	r3, [r1], #4
  408754:	f840 3b04 	str.w	r3, [r0], #4
  408758:	f851 3b04 	ldr.w	r3, [r1], #4
  40875c:	f840 3b04 	str.w	r3, [r0], #4
  408760:	f851 3b04 	ldr.w	r3, [r1], #4
  408764:	f840 3b04 	str.w	r3, [r0], #4
  408768:	f851 3b04 	ldr.w	r3, [r1], #4
  40876c:	f840 3b04 	str.w	r3, [r0], #4
  408770:	3a40      	subs	r2, #64	; 0x40
  408772:	d2bd      	bcs.n	4086f0 <memcpy+0x10>
  408774:	3230      	adds	r2, #48	; 0x30
  408776:	d311      	bcc.n	40879c <memcpy+0xbc>
  408778:	f851 3b04 	ldr.w	r3, [r1], #4
  40877c:	f840 3b04 	str.w	r3, [r0], #4
  408780:	f851 3b04 	ldr.w	r3, [r1], #4
  408784:	f840 3b04 	str.w	r3, [r0], #4
  408788:	f851 3b04 	ldr.w	r3, [r1], #4
  40878c:	f840 3b04 	str.w	r3, [r0], #4
  408790:	f851 3b04 	ldr.w	r3, [r1], #4
  408794:	f840 3b04 	str.w	r3, [r0], #4
  408798:	3a10      	subs	r2, #16
  40879a:	d2ed      	bcs.n	408778 <memcpy+0x98>
  40879c:	320c      	adds	r2, #12
  40879e:	d305      	bcc.n	4087ac <memcpy+0xcc>
  4087a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4087a4:	f840 3b04 	str.w	r3, [r0], #4
  4087a8:	3a04      	subs	r2, #4
  4087aa:	d2f9      	bcs.n	4087a0 <memcpy+0xc0>
  4087ac:	3204      	adds	r2, #4
  4087ae:	d008      	beq.n	4087c2 <memcpy+0xe2>
  4087b0:	07d2      	lsls	r2, r2, #31
  4087b2:	bf1c      	itt	ne
  4087b4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4087b8:	f800 3b01 	strbne.w	r3, [r0], #1
  4087bc:	d301      	bcc.n	4087c2 <memcpy+0xe2>
  4087be:	880b      	ldrh	r3, [r1, #0]
  4087c0:	8003      	strh	r3, [r0, #0]
  4087c2:	4660      	mov	r0, ip
  4087c4:	4770      	bx	lr
  4087c6:	bf00      	nop
  4087c8:	2a08      	cmp	r2, #8
  4087ca:	d313      	bcc.n	4087f4 <memcpy+0x114>
  4087cc:	078b      	lsls	r3, r1, #30
  4087ce:	d08d      	beq.n	4086ec <memcpy+0xc>
  4087d0:	f010 0303 	ands.w	r3, r0, #3
  4087d4:	d08a      	beq.n	4086ec <memcpy+0xc>
  4087d6:	f1c3 0304 	rsb	r3, r3, #4
  4087da:	1ad2      	subs	r2, r2, r3
  4087dc:	07db      	lsls	r3, r3, #31
  4087de:	bf1c      	itt	ne
  4087e0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4087e4:	f800 3b01 	strbne.w	r3, [r0], #1
  4087e8:	d380      	bcc.n	4086ec <memcpy+0xc>
  4087ea:	f831 3b02 	ldrh.w	r3, [r1], #2
  4087ee:	f820 3b02 	strh.w	r3, [r0], #2
  4087f2:	e77b      	b.n	4086ec <memcpy+0xc>
  4087f4:	3a04      	subs	r2, #4
  4087f6:	d3d9      	bcc.n	4087ac <memcpy+0xcc>
  4087f8:	3a01      	subs	r2, #1
  4087fa:	f811 3b01 	ldrb.w	r3, [r1], #1
  4087fe:	f800 3b01 	strb.w	r3, [r0], #1
  408802:	d2f9      	bcs.n	4087f8 <memcpy+0x118>
  408804:	780b      	ldrb	r3, [r1, #0]
  408806:	7003      	strb	r3, [r0, #0]
  408808:	784b      	ldrb	r3, [r1, #1]
  40880a:	7043      	strb	r3, [r0, #1]
  40880c:	788b      	ldrb	r3, [r1, #2]
  40880e:	7083      	strb	r3, [r0, #2]
  408810:	4660      	mov	r0, ip
  408812:	4770      	bx	lr

00408814 <memmove>:
  408814:	4288      	cmp	r0, r1
  408816:	b5f0      	push	{r4, r5, r6, r7, lr}
  408818:	d90d      	bls.n	408836 <memmove+0x22>
  40881a:	188b      	adds	r3, r1, r2
  40881c:	4298      	cmp	r0, r3
  40881e:	d20a      	bcs.n	408836 <memmove+0x22>
  408820:	1881      	adds	r1, r0, r2
  408822:	2a00      	cmp	r2, #0
  408824:	d053      	beq.n	4088ce <memmove+0xba>
  408826:	1a9a      	subs	r2, r3, r2
  408828:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40882c:	4293      	cmp	r3, r2
  40882e:	f801 4d01 	strb.w	r4, [r1, #-1]!
  408832:	d1f9      	bne.n	408828 <memmove+0x14>
  408834:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408836:	2a0f      	cmp	r2, #15
  408838:	d947      	bls.n	4088ca <memmove+0xb6>
  40883a:	ea40 0301 	orr.w	r3, r0, r1
  40883e:	079b      	lsls	r3, r3, #30
  408840:	d146      	bne.n	4088d0 <memmove+0xbc>
  408842:	f100 0410 	add.w	r4, r0, #16
  408846:	f101 0310 	add.w	r3, r1, #16
  40884a:	4615      	mov	r5, r2
  40884c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  408850:	3d10      	subs	r5, #16
  408852:	3310      	adds	r3, #16
  408854:	3410      	adds	r4, #16
  408856:	f844 6c20 	str.w	r6, [r4, #-32]
  40885a:	2d0f      	cmp	r5, #15
  40885c:	f853 6c1c 	ldr.w	r6, [r3, #-28]
  408860:	f844 6c1c 	str.w	r6, [r4, #-28]
  408864:	f853 6c18 	ldr.w	r6, [r3, #-24]
  408868:	f844 6c18 	str.w	r6, [r4, #-24]
  40886c:	f853 6c14 	ldr.w	r6, [r3, #-20]
  408870:	f844 6c14 	str.w	r6, [r4, #-20]
  408874:	d8ea      	bhi.n	40884c <memmove+0x38>
  408876:	f1a2 0310 	sub.w	r3, r2, #16
  40887a:	f002 0e0f 	and.w	lr, r2, #15
  40887e:	f023 030f 	bic.w	r3, r3, #15
  408882:	f1be 0f03 	cmp.w	lr, #3
  408886:	f103 0310 	add.w	r3, r3, #16
  40888a:	4419      	add	r1, r3
  40888c:	4403      	add	r3, r0
  40888e:	d921      	bls.n	4088d4 <memmove+0xc0>
  408890:	1f1e      	subs	r6, r3, #4
  408892:	460d      	mov	r5, r1
  408894:	4674      	mov	r4, lr
  408896:	3c04      	subs	r4, #4
  408898:	f855 7b04 	ldr.w	r7, [r5], #4
  40889c:	2c03      	cmp	r4, #3
  40889e:	f846 7f04 	str.w	r7, [r6, #4]!
  4088a2:	d8f8      	bhi.n	408896 <memmove+0x82>
  4088a4:	f1ae 0404 	sub.w	r4, lr, #4
  4088a8:	f002 0203 	and.w	r2, r2, #3
  4088ac:	f024 0403 	bic.w	r4, r4, #3
  4088b0:	3404      	adds	r4, #4
  4088b2:	4423      	add	r3, r4
  4088b4:	4421      	add	r1, r4
  4088b6:	b152      	cbz	r2, 4088ce <memmove+0xba>
  4088b8:	3b01      	subs	r3, #1
  4088ba:	440a      	add	r2, r1
  4088bc:	f811 4b01 	ldrb.w	r4, [r1], #1
  4088c0:	4291      	cmp	r1, r2
  4088c2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4088c6:	d1f9      	bne.n	4088bc <memmove+0xa8>
  4088c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4088ca:	4603      	mov	r3, r0
  4088cc:	e7f3      	b.n	4088b6 <memmove+0xa2>
  4088ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4088d0:	4603      	mov	r3, r0
  4088d2:	e7f1      	b.n	4088b8 <memmove+0xa4>
  4088d4:	4672      	mov	r2, lr
  4088d6:	e7ee      	b.n	4088b6 <memmove+0xa2>

004088d8 <__malloc_lock>:
  4088d8:	4770      	bx	lr
  4088da:	bf00      	nop

004088dc <__malloc_unlock>:
  4088dc:	4770      	bx	lr
  4088de:	bf00      	nop

004088e0 <_Balloc>:
  4088e0:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  4088e2:	b538      	push	{r3, r4, r5, lr}
  4088e4:	4605      	mov	r5, r0
  4088e6:	460c      	mov	r4, r1
  4088e8:	b152      	cbz	r2, 408900 <_Balloc+0x20>
  4088ea:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
  4088ee:	b18b      	cbz	r3, 408914 <_Balloc+0x34>
  4088f0:	6819      	ldr	r1, [r3, #0]
  4088f2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  4088f6:	2200      	movs	r2, #0
  4088f8:	4618      	mov	r0, r3
  4088fa:	611a      	str	r2, [r3, #16]
  4088fc:	60da      	str	r2, [r3, #12]
  4088fe:	bd38      	pop	{r3, r4, r5, pc}
  408900:	2221      	movs	r2, #33	; 0x21
  408902:	2104      	movs	r1, #4
  408904:	f000 fe58 	bl	4095b8 <_calloc_r>
  408908:	64e8      	str	r0, [r5, #76]	; 0x4c
  40890a:	4602      	mov	r2, r0
  40890c:	2800      	cmp	r0, #0
  40890e:	d1ec      	bne.n	4088ea <_Balloc+0xa>
  408910:	2000      	movs	r0, #0
  408912:	bd38      	pop	{r3, r4, r5, pc}
  408914:	2101      	movs	r1, #1
  408916:	4628      	mov	r0, r5
  408918:	fa01 f504 	lsl.w	r5, r1, r4
  40891c:	1d6a      	adds	r2, r5, #5
  40891e:	0092      	lsls	r2, r2, #2
  408920:	f000 fe4a 	bl	4095b8 <_calloc_r>
  408924:	4603      	mov	r3, r0
  408926:	2800      	cmp	r0, #0
  408928:	d0f2      	beq.n	408910 <_Balloc+0x30>
  40892a:	6044      	str	r4, [r0, #4]
  40892c:	6085      	str	r5, [r0, #8]
  40892e:	e7e2      	b.n	4088f6 <_Balloc+0x16>

00408930 <_Bfree>:
  408930:	b131      	cbz	r1, 408940 <_Bfree+0x10>
  408932:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  408934:	684a      	ldr	r2, [r1, #4]
  408936:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40893a:	6008      	str	r0, [r1, #0]
  40893c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  408940:	4770      	bx	lr
  408942:	bf00      	nop

00408944 <__multadd>:
  408944:	b5f0      	push	{r4, r5, r6, r7, lr}
  408946:	460c      	mov	r4, r1
  408948:	b083      	sub	sp, #12
  40894a:	4605      	mov	r5, r0
  40894c:	690e      	ldr	r6, [r1, #16]
  40894e:	f101 0e14 	add.w	lr, r1, #20
  408952:	2700      	movs	r7, #0
  408954:	f8de 1000 	ldr.w	r1, [lr]
  408958:	3701      	adds	r7, #1
  40895a:	b288      	uxth	r0, r1
  40895c:	42be      	cmp	r6, r7
  40895e:	ea4f 4111 	mov.w	r1, r1, lsr #16
  408962:	fb02 3300 	mla	r3, r2, r0, r3
  408966:	fb02 f101 	mul.w	r1, r2, r1
  40896a:	b298      	uxth	r0, r3
  40896c:	eb01 4313 	add.w	r3, r1, r3, lsr #16
  408970:	eb00 4103 	add.w	r1, r0, r3, lsl #16
  408974:	ea4f 4313 	mov.w	r3, r3, lsr #16
  408978:	f84e 1b04 	str.w	r1, [lr], #4
  40897c:	dcea      	bgt.n	408954 <__multadd+0x10>
  40897e:	b13b      	cbz	r3, 408990 <__multadd+0x4c>
  408980:	68a2      	ldr	r2, [r4, #8]
  408982:	4296      	cmp	r6, r2
  408984:	da07      	bge.n	408996 <__multadd+0x52>
  408986:	eb04 0286 	add.w	r2, r4, r6, lsl #2
  40898a:	3601      	adds	r6, #1
  40898c:	6153      	str	r3, [r2, #20]
  40898e:	6126      	str	r6, [r4, #16]
  408990:	4620      	mov	r0, r4
  408992:	b003      	add	sp, #12
  408994:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408996:	6861      	ldr	r1, [r4, #4]
  408998:	4628      	mov	r0, r5
  40899a:	9301      	str	r3, [sp, #4]
  40899c:	3101      	adds	r1, #1
  40899e:	f7ff ff9f 	bl	4088e0 <_Balloc>
  4089a2:	6922      	ldr	r2, [r4, #16]
  4089a4:	f104 010c 	add.w	r1, r4, #12
  4089a8:	4607      	mov	r7, r0
  4089aa:	3202      	adds	r2, #2
  4089ac:	300c      	adds	r0, #12
  4089ae:	0092      	lsls	r2, r2, #2
  4089b0:	f7ff fe96 	bl	4086e0 <memcpy>
  4089b4:	6cea      	ldr	r2, [r5, #76]	; 0x4c
  4089b6:	6861      	ldr	r1, [r4, #4]
  4089b8:	9b01      	ldr	r3, [sp, #4]
  4089ba:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4089be:	6020      	str	r0, [r4, #0]
  4089c0:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  4089c4:	463c      	mov	r4, r7
  4089c6:	e7de      	b.n	408986 <__multadd+0x42>

004089c8 <__hi0bits>:
  4089c8:	4b0f      	ldr	r3, [pc, #60]	; (408a08 <__hi0bits+0x40>)
  4089ca:	4003      	ands	r3, r0
  4089cc:	b9b3      	cbnz	r3, 4089fc <__hi0bits+0x34>
  4089ce:	0400      	lsls	r0, r0, #16
  4089d0:	2310      	movs	r3, #16
  4089d2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  4089d6:	d101      	bne.n	4089dc <__hi0bits+0x14>
  4089d8:	3308      	adds	r3, #8
  4089da:	0200      	lsls	r0, r0, #8
  4089dc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  4089e0:	d101      	bne.n	4089e6 <__hi0bits+0x1e>
  4089e2:	3304      	adds	r3, #4
  4089e4:	0100      	lsls	r0, r0, #4
  4089e6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  4089ea:	d101      	bne.n	4089f0 <__hi0bits+0x28>
  4089ec:	3302      	adds	r3, #2
  4089ee:	0080      	lsls	r0, r0, #2
  4089f0:	2800      	cmp	r0, #0
  4089f2:	db07      	blt.n	408a04 <__hi0bits+0x3c>
  4089f4:	0042      	lsls	r2, r0, #1
  4089f6:	d403      	bmi.n	408a00 <__hi0bits+0x38>
  4089f8:	2020      	movs	r0, #32
  4089fa:	4770      	bx	lr
  4089fc:	2300      	movs	r3, #0
  4089fe:	e7e8      	b.n	4089d2 <__hi0bits+0xa>
  408a00:	1c58      	adds	r0, r3, #1
  408a02:	4770      	bx	lr
  408a04:	4618      	mov	r0, r3
  408a06:	4770      	bx	lr
  408a08:	ffff0000 	.word	0xffff0000

00408a0c <__lo0bits>:
  408a0c:	6803      	ldr	r3, [r0, #0]
  408a0e:	f013 0207 	ands.w	r2, r3, #7
  408a12:	d008      	beq.n	408a26 <__lo0bits+0x1a>
  408a14:	07d9      	lsls	r1, r3, #31
  408a16:	d422      	bmi.n	408a5e <__lo0bits+0x52>
  408a18:	079a      	lsls	r2, r3, #30
  408a1a:	d423      	bmi.n	408a64 <__lo0bits+0x58>
  408a1c:	089b      	lsrs	r3, r3, #2
  408a1e:	2202      	movs	r2, #2
  408a20:	6003      	str	r3, [r0, #0]
  408a22:	4610      	mov	r0, r2
  408a24:	4770      	bx	lr
  408a26:	b299      	uxth	r1, r3
  408a28:	b909      	cbnz	r1, 408a2e <__lo0bits+0x22>
  408a2a:	0c1b      	lsrs	r3, r3, #16
  408a2c:	2210      	movs	r2, #16
  408a2e:	f013 0fff 	tst.w	r3, #255	; 0xff
  408a32:	d101      	bne.n	408a38 <__lo0bits+0x2c>
  408a34:	3208      	adds	r2, #8
  408a36:	0a1b      	lsrs	r3, r3, #8
  408a38:	0719      	lsls	r1, r3, #28
  408a3a:	d101      	bne.n	408a40 <__lo0bits+0x34>
  408a3c:	3204      	adds	r2, #4
  408a3e:	091b      	lsrs	r3, r3, #4
  408a40:	0799      	lsls	r1, r3, #30
  408a42:	d101      	bne.n	408a48 <__lo0bits+0x3c>
  408a44:	3202      	adds	r2, #2
  408a46:	089b      	lsrs	r3, r3, #2
  408a48:	07d9      	lsls	r1, r3, #31
  408a4a:	d405      	bmi.n	408a58 <__lo0bits+0x4c>
  408a4c:	085b      	lsrs	r3, r3, #1
  408a4e:	d102      	bne.n	408a56 <__lo0bits+0x4a>
  408a50:	2220      	movs	r2, #32
  408a52:	4610      	mov	r0, r2
  408a54:	4770      	bx	lr
  408a56:	3201      	adds	r2, #1
  408a58:	6003      	str	r3, [r0, #0]
  408a5a:	4610      	mov	r0, r2
  408a5c:	4770      	bx	lr
  408a5e:	2200      	movs	r2, #0
  408a60:	4610      	mov	r0, r2
  408a62:	4770      	bx	lr
  408a64:	085b      	lsrs	r3, r3, #1
  408a66:	2201      	movs	r2, #1
  408a68:	6003      	str	r3, [r0, #0]
  408a6a:	4610      	mov	r0, r2
  408a6c:	4770      	bx	lr
  408a6e:	bf00      	nop

00408a70 <__i2b>:
  408a70:	b510      	push	{r4, lr}
  408a72:	460c      	mov	r4, r1
  408a74:	2101      	movs	r1, #1
  408a76:	f7ff ff33 	bl	4088e0 <_Balloc>
  408a7a:	2201      	movs	r2, #1
  408a7c:	6144      	str	r4, [r0, #20]
  408a7e:	6102      	str	r2, [r0, #16]
  408a80:	bd10      	pop	{r4, pc}
  408a82:	bf00      	nop

00408a84 <__multiply>:
  408a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408a88:	690e      	ldr	r6, [r1, #16]
  408a8a:	b085      	sub	sp, #20
  408a8c:	6915      	ldr	r5, [r2, #16]
  408a8e:	460c      	mov	r4, r1
  408a90:	4691      	mov	r9, r2
  408a92:	42ae      	cmp	r6, r5
  408a94:	f2c0 8094 	blt.w	408bc0 <__multiply+0x13c>
  408a98:	462b      	mov	r3, r5
  408a9a:	4635      	mov	r5, r6
  408a9c:	461e      	mov	r6, r3
  408a9e:	eb05 0806 	add.w	r8, r5, r6
  408aa2:	68a3      	ldr	r3, [r4, #8]
  408aa4:	6861      	ldr	r1, [r4, #4]
  408aa6:	4598      	cmp	r8, r3
  408aa8:	dd00      	ble.n	408aac <__multiply+0x28>
  408aaa:	3101      	adds	r1, #1
  408aac:	f7ff ff18 	bl	4088e0 <_Balloc>
  408ab0:	f100 0a14 	add.w	sl, r0, #20
  408ab4:	9001      	str	r0, [sp, #4]
  408ab6:	eb0a 0b88 	add.w	fp, sl, r8, lsl #2
  408aba:	45da      	cmp	sl, fp
  408abc:	d205      	bcs.n	408aca <__multiply+0x46>
  408abe:	4653      	mov	r3, sl
  408ac0:	2100      	movs	r1, #0
  408ac2:	f843 1b04 	str.w	r1, [r3], #4
  408ac6:	459b      	cmp	fp, r3
  408ac8:	d8fb      	bhi.n	408ac2 <__multiply+0x3e>
  408aca:	f109 0914 	add.w	r9, r9, #20
  408ace:	f104 0314 	add.w	r3, r4, #20
  408ad2:	eb09 0286 	add.w	r2, r9, r6, lsl #2
  408ad6:	eb03 0c85 	add.w	ip, r3, r5, lsl #2
  408ada:	4591      	cmp	r9, r2
  408adc:	d25b      	bcs.n	408b96 <__multiply+0x112>
  408ade:	f8cd b008 	str.w	fp, [sp, #8]
  408ae2:	4693      	mov	fp, r2
  408ae4:	f8cd 800c 	str.w	r8, [sp, #12]
  408ae8:	4698      	mov	r8, r3
  408aea:	f859 6b04 	ldr.w	r6, [r9], #4
  408aee:	fa1f fe86 	uxth.w	lr, r6
  408af2:	f1be 0f00 	cmp.w	lr, #0
  408af6:	d021      	beq.n	408b3c <__multiply+0xb8>
  408af8:	4647      	mov	r7, r8
  408afa:	4656      	mov	r6, sl
  408afc:	2100      	movs	r1, #0
  408afe:	e000      	b.n	408b02 <__multiply+0x7e>
  408b00:	4626      	mov	r6, r4
  408b02:	f857 2b04 	ldr.w	r2, [r7], #4
  408b06:	4634      	mov	r4, r6
  408b08:	6835      	ldr	r5, [r6, #0]
  408b0a:	b290      	uxth	r0, r2
  408b0c:	45bc      	cmp	ip, r7
  408b0e:	b2ab      	uxth	r3, r5
  408b10:	ea4f 4212 	mov.w	r2, r2, lsr #16
  408b14:	fb0e 3000 	mla	r0, lr, r0, r3
  408b18:	ea4f 4315 	mov.w	r3, r5, lsr #16
  408b1c:	4401      	add	r1, r0
  408b1e:	fb0e 3302 	mla	r3, lr, r2, r3
  408b22:	b28a      	uxth	r2, r1
  408b24:	eb03 4111 	add.w	r1, r3, r1, lsr #16
  408b28:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  408b2c:	ea4f 4111 	mov.w	r1, r1, lsr #16
  408b30:	f844 3b04 	str.w	r3, [r4], #4
  408b34:	d8e4      	bhi.n	408b00 <__multiply+0x7c>
  408b36:	6071      	str	r1, [r6, #4]
  408b38:	f859 6c04 	ldr.w	r6, [r9, #-4]
  408b3c:	0c36      	lsrs	r6, r6, #16
  408b3e:	d022      	beq.n	408b86 <__multiply+0x102>
  408b40:	f8da 3000 	ldr.w	r3, [sl]
  408b44:	2700      	movs	r7, #0
  408b46:	4655      	mov	r5, sl
  408b48:	4640      	mov	r0, r8
  408b4a:	461a      	mov	r2, r3
  408b4c:	46be      	mov	lr, r7
  408b4e:	e000      	b.n	408b52 <__multiply+0xce>
  408b50:	4625      	mov	r5, r4
  408b52:	8807      	ldrh	r7, [r0, #0]
  408b54:	0c12      	lsrs	r2, r2, #16
  408b56:	b299      	uxth	r1, r3
  408b58:	462c      	mov	r4, r5
  408b5a:	fb06 2207 	mla	r2, r6, r7, r2
  408b5e:	eb02 070e 	add.w	r7, r2, lr
  408b62:	ea41 4307 	orr.w	r3, r1, r7, lsl #16
  408b66:	f844 3b04 	str.w	r3, [r4], #4
  408b6a:	f850 1b04 	ldr.w	r1, [r0], #4
  408b6e:	686a      	ldr	r2, [r5, #4]
  408b70:	0c09      	lsrs	r1, r1, #16
  408b72:	4584      	cmp	ip, r0
  408b74:	b293      	uxth	r3, r2
  408b76:	fb06 3101 	mla	r1, r6, r1, r3
  408b7a:	eb01 4317 	add.w	r3, r1, r7, lsr #16
  408b7e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  408b82:	d8e5      	bhi.n	408b50 <__multiply+0xcc>
  408b84:	606b      	str	r3, [r5, #4]
  408b86:	45cb      	cmp	fp, r9
  408b88:	f10a 0a04 	add.w	sl, sl, #4
  408b8c:	d8ad      	bhi.n	408aea <__multiply+0x66>
  408b8e:	f8dd b008 	ldr.w	fp, [sp, #8]
  408b92:	f8dd 800c 	ldr.w	r8, [sp, #12]
  408b96:	f1b8 0f00 	cmp.w	r8, #0
  408b9a:	dd0b      	ble.n	408bb4 <__multiply+0x130>
  408b9c:	f85b 3c04 	ldr.w	r3, [fp, #-4]
  408ba0:	f1ab 0b04 	sub.w	fp, fp, #4
  408ba4:	b11b      	cbz	r3, 408bae <__multiply+0x12a>
  408ba6:	e005      	b.n	408bb4 <__multiply+0x130>
  408ba8:	f85b 3d04 	ldr.w	r3, [fp, #-4]!
  408bac:	b913      	cbnz	r3, 408bb4 <__multiply+0x130>
  408bae:	f1b8 0801 	subs.w	r8, r8, #1
  408bb2:	d1f9      	bne.n	408ba8 <__multiply+0x124>
  408bb4:	9801      	ldr	r0, [sp, #4]
  408bb6:	f8c0 8010 	str.w	r8, [r0, #16]
  408bba:	b005      	add	sp, #20
  408bbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408bc0:	4614      	mov	r4, r2
  408bc2:	4689      	mov	r9, r1
  408bc4:	e76b      	b.n	408a9e <__multiply+0x1a>
  408bc6:	bf00      	nop

00408bc8 <__pow5mult>:
  408bc8:	f012 0303 	ands.w	r3, r2, #3
  408bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408bd0:	4614      	mov	r4, r2
  408bd2:	4607      	mov	r7, r0
  408bd4:	460e      	mov	r6, r1
  408bd6:	d12d      	bne.n	408c34 <__pow5mult+0x6c>
  408bd8:	10a4      	asrs	r4, r4, #2
  408bda:	d01c      	beq.n	408c16 <__pow5mult+0x4e>
  408bdc:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  408bde:	b395      	cbz	r5, 408c46 <__pow5mult+0x7e>
  408be0:	07e3      	lsls	r3, r4, #31
  408be2:	f04f 0800 	mov.w	r8, #0
  408be6:	d406      	bmi.n	408bf6 <__pow5mult+0x2e>
  408be8:	1064      	asrs	r4, r4, #1
  408bea:	d014      	beq.n	408c16 <__pow5mult+0x4e>
  408bec:	6828      	ldr	r0, [r5, #0]
  408bee:	b1a8      	cbz	r0, 408c1c <__pow5mult+0x54>
  408bf0:	4605      	mov	r5, r0
  408bf2:	07e3      	lsls	r3, r4, #31
  408bf4:	d5f8      	bpl.n	408be8 <__pow5mult+0x20>
  408bf6:	4638      	mov	r0, r7
  408bf8:	4631      	mov	r1, r6
  408bfa:	462a      	mov	r2, r5
  408bfc:	f7ff ff42 	bl	408a84 <__multiply>
  408c00:	b1b6      	cbz	r6, 408c30 <__pow5mult+0x68>
  408c02:	6872      	ldr	r2, [r6, #4]
  408c04:	1064      	asrs	r4, r4, #1
  408c06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  408c08:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  408c0c:	6031      	str	r1, [r6, #0]
  408c0e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  408c12:	4606      	mov	r6, r0
  408c14:	d1ea      	bne.n	408bec <__pow5mult+0x24>
  408c16:	4630      	mov	r0, r6
  408c18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408c1c:	4629      	mov	r1, r5
  408c1e:	462a      	mov	r2, r5
  408c20:	4638      	mov	r0, r7
  408c22:	f7ff ff2f 	bl	408a84 <__multiply>
  408c26:	6028      	str	r0, [r5, #0]
  408c28:	f8c0 8000 	str.w	r8, [r0]
  408c2c:	4605      	mov	r5, r0
  408c2e:	e7e0      	b.n	408bf2 <__pow5mult+0x2a>
  408c30:	4606      	mov	r6, r0
  408c32:	e7d9      	b.n	408be8 <__pow5mult+0x20>
  408c34:	1e5a      	subs	r2, r3, #1
  408c36:	4d0b      	ldr	r5, [pc, #44]	; (408c64 <__pow5mult+0x9c>)
  408c38:	2300      	movs	r3, #0
  408c3a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  408c3e:	f7ff fe81 	bl	408944 <__multadd>
  408c42:	4606      	mov	r6, r0
  408c44:	e7c8      	b.n	408bd8 <__pow5mult+0x10>
  408c46:	2101      	movs	r1, #1
  408c48:	4638      	mov	r0, r7
  408c4a:	f7ff fe49 	bl	4088e0 <_Balloc>
  408c4e:	f240 2171 	movw	r1, #625	; 0x271
  408c52:	2201      	movs	r2, #1
  408c54:	2300      	movs	r3, #0
  408c56:	6141      	str	r1, [r0, #20]
  408c58:	4605      	mov	r5, r0
  408c5a:	6102      	str	r2, [r0, #16]
  408c5c:	64b8      	str	r0, [r7, #72]	; 0x48
  408c5e:	6003      	str	r3, [r0, #0]
  408c60:	e7be      	b.n	408be0 <__pow5mult+0x18>
  408c62:	bf00      	nop
  408c64:	0040a9f8 	.word	0x0040a9f8

00408c68 <__lshift>:
  408c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408c6c:	690e      	ldr	r6, [r1, #16]
  408c6e:	ea4f 1962 	mov.w	r9, r2, asr #5
  408c72:	688b      	ldr	r3, [r1, #8]
  408c74:	460d      	mov	r5, r1
  408c76:	444e      	add	r6, r9
  408c78:	4690      	mov	r8, r2
  408c7a:	4607      	mov	r7, r0
  408c7c:	6849      	ldr	r1, [r1, #4]
  408c7e:	1c74      	adds	r4, r6, #1
  408c80:	429c      	cmp	r4, r3
  408c82:	dd03      	ble.n	408c8c <__lshift+0x24>
  408c84:	005b      	lsls	r3, r3, #1
  408c86:	3101      	adds	r1, #1
  408c88:	429c      	cmp	r4, r3
  408c8a:	dcfb      	bgt.n	408c84 <__lshift+0x1c>
  408c8c:	4638      	mov	r0, r7
  408c8e:	f7ff fe27 	bl	4088e0 <_Balloc>
  408c92:	f1b9 0f00 	cmp.w	r9, #0
  408c96:	4684      	mov	ip, r0
  408c98:	f100 0114 	add.w	r1, r0, #20
  408c9c:	dd09      	ble.n	408cb2 <__lshift+0x4a>
  408c9e:	2300      	movs	r3, #0
  408ca0:	460a      	mov	r2, r1
  408ca2:	4618      	mov	r0, r3
  408ca4:	3301      	adds	r3, #1
  408ca6:	f842 0b04 	str.w	r0, [r2], #4
  408caa:	454b      	cmp	r3, r9
  408cac:	d1fa      	bne.n	408ca4 <__lshift+0x3c>
  408cae:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  408cb2:	692a      	ldr	r2, [r5, #16]
  408cb4:	f105 0314 	add.w	r3, r5, #20
  408cb8:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  408cbc:	f018 021f 	ands.w	r2, r8, #31
  408cc0:	d023      	beq.n	408d0a <__lshift+0xa2>
  408cc2:	f1c2 0920 	rsb	r9, r2, #32
  408cc6:	f04f 0a00 	mov.w	sl, #0
  408cca:	6818      	ldr	r0, [r3, #0]
  408ccc:	4688      	mov	r8, r1
  408cce:	4090      	lsls	r0, r2
  408cd0:	ea4a 0000 	orr.w	r0, sl, r0
  408cd4:	f841 0b04 	str.w	r0, [r1], #4
  408cd8:	f853 0b04 	ldr.w	r0, [r3], #4
  408cdc:	459e      	cmp	lr, r3
  408cde:	fa20 fa09 	lsr.w	sl, r0, r9
  408ce2:	d8f2      	bhi.n	408cca <__lshift+0x62>
  408ce4:	f8c8 a004 	str.w	sl, [r8, #4]
  408ce8:	f1ba 0f00 	cmp.w	sl, #0
  408cec:	d000      	beq.n	408cf0 <__lshift+0x88>
  408cee:	1cb4      	adds	r4, r6, #2
  408cf0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  408cf2:	3c01      	subs	r4, #1
  408cf4:	686a      	ldr	r2, [r5, #4]
  408cf6:	4660      	mov	r0, ip
  408cf8:	f8cc 4010 	str.w	r4, [ip, #16]
  408cfc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  408d00:	6029      	str	r1, [r5, #0]
  408d02:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  408d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408d0a:	3904      	subs	r1, #4
  408d0c:	f853 2b04 	ldr.w	r2, [r3], #4
  408d10:	459e      	cmp	lr, r3
  408d12:	f841 2f04 	str.w	r2, [r1, #4]!
  408d16:	d8f9      	bhi.n	408d0c <__lshift+0xa4>
  408d18:	e7ea      	b.n	408cf0 <__lshift+0x88>
  408d1a:	bf00      	nop

00408d1c <__mcmp>:
  408d1c:	6902      	ldr	r2, [r0, #16]
  408d1e:	690b      	ldr	r3, [r1, #16]
  408d20:	1ad2      	subs	r2, r2, r3
  408d22:	d113      	bne.n	408d4c <__mcmp+0x30>
  408d24:	009a      	lsls	r2, r3, #2
  408d26:	3014      	adds	r0, #20
  408d28:	3114      	adds	r1, #20
  408d2a:	1883      	adds	r3, r0, r2
  408d2c:	4411      	add	r1, r2
  408d2e:	b410      	push	{r4}
  408d30:	e001      	b.n	408d36 <__mcmp+0x1a>
  408d32:	4298      	cmp	r0, r3
  408d34:	d20c      	bcs.n	408d50 <__mcmp+0x34>
  408d36:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  408d3a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  408d3e:	4294      	cmp	r4, r2
  408d40:	d0f7      	beq.n	408d32 <__mcmp+0x16>
  408d42:	d309      	bcc.n	408d58 <__mcmp+0x3c>
  408d44:	2001      	movs	r0, #1
  408d46:	f85d 4b04 	ldr.w	r4, [sp], #4
  408d4a:	4770      	bx	lr
  408d4c:	4610      	mov	r0, r2
  408d4e:	4770      	bx	lr
  408d50:	2000      	movs	r0, #0
  408d52:	f85d 4b04 	ldr.w	r4, [sp], #4
  408d56:	4770      	bx	lr
  408d58:	f04f 30ff 	mov.w	r0, #4294967295
  408d5c:	f85d 4b04 	ldr.w	r4, [sp], #4
  408d60:	4770      	bx	lr
  408d62:	bf00      	nop

00408d64 <__mdiff>:
  408d64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  408d68:	460c      	mov	r4, r1
  408d6a:	4605      	mov	r5, r0
  408d6c:	4611      	mov	r1, r2
  408d6e:	4617      	mov	r7, r2
  408d70:	4620      	mov	r0, r4
  408d72:	f7ff ffd3 	bl	408d1c <__mcmp>
  408d76:	1e06      	subs	r6, r0, #0
  408d78:	d05c      	beq.n	408e34 <__mdiff+0xd0>
  408d7a:	db55      	blt.n	408e28 <__mdiff+0xc4>
  408d7c:	f04f 0800 	mov.w	r8, #0
  408d80:	6861      	ldr	r1, [r4, #4]
  408d82:	4628      	mov	r0, r5
  408d84:	f7ff fdac 	bl	4088e0 <_Balloc>
  408d88:	f107 0514 	add.w	r5, r7, #20
  408d8c:	693b      	ldr	r3, [r7, #16]
  408d8e:	f104 0114 	add.w	r1, r4, #20
  408d92:	6926      	ldr	r6, [r4, #16]
  408d94:	4684      	mov	ip, r0
  408d96:	eb05 0e83 	add.w	lr, r5, r3, lsl #2
  408d9a:	f100 0414 	add.w	r4, r0, #20
  408d9e:	eb01 0786 	add.w	r7, r1, r6, lsl #2
  408da2:	2300      	movs	r3, #0
  408da4:	f8c0 800c 	str.w	r8, [r0, #12]
  408da8:	f851 9b04 	ldr.w	r9, [r1], #4
  408dac:	f855 2b04 	ldr.w	r2, [r5], #4
  408db0:	fa13 f889 	uxtah	r8, r3, r9
  408db4:	4608      	mov	r0, r1
  408db6:	b293      	uxth	r3, r2
  408db8:	45ae      	cmp	lr, r5
  408dba:	ea4f 4212 	mov.w	r2, r2, lsr #16
  408dbe:	ebc3 0308 	rsb	r3, r3, r8
  408dc2:	ebc2 4219 	rsb	r2, r2, r9, lsr #16
  408dc6:	fa1f f883 	uxth.w	r8, r3
  408dca:	eb02 4323 	add.w	r3, r2, r3, asr #16
  408dce:	ea48 4203 	orr.w	r2, r8, r3, lsl #16
  408dd2:	ea4f 4323 	mov.w	r3, r3, asr #16
  408dd6:	f844 2b04 	str.w	r2, [r4], #4
  408dda:	d8e5      	bhi.n	408da8 <__mdiff+0x44>
  408ddc:	428f      	cmp	r7, r1
  408dde:	4625      	mov	r5, r4
  408de0:	d916      	bls.n	408e10 <__mdiff+0xac>
  408de2:	f850 2b04 	ldr.w	r2, [r0], #4
  408de6:	fa13 f382 	uxtah	r3, r3, r2
  408dea:	0c12      	lsrs	r2, r2, #16
  408dec:	4287      	cmp	r7, r0
  408dee:	fa1f fe83 	uxth.w	lr, r3
  408df2:	eb02 4323 	add.w	r3, r2, r3, asr #16
  408df6:	ea4e 4203 	orr.w	r2, lr, r3, lsl #16
  408dfa:	ea4f 4323 	mov.w	r3, r3, asr #16
  408dfe:	f844 2b04 	str.w	r2, [r4], #4
  408e02:	d8ee      	bhi.n	408de2 <__mdiff+0x7e>
  408e04:	43c9      	mvns	r1, r1
  408e06:	4439      	add	r1, r7
  408e08:	f021 0403 	bic.w	r4, r1, #3
  408e0c:	3404      	adds	r4, #4
  408e0e:	442c      	add	r4, r5
  408e10:	3c04      	subs	r4, #4
  408e12:	b922      	cbnz	r2, 408e1e <__mdiff+0xba>
  408e14:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  408e18:	3e01      	subs	r6, #1
  408e1a:	2b00      	cmp	r3, #0
  408e1c:	d0fa      	beq.n	408e14 <__mdiff+0xb0>
  408e1e:	4660      	mov	r0, ip
  408e20:	f8cc 6010 	str.w	r6, [ip, #16]
  408e24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408e28:	4623      	mov	r3, r4
  408e2a:	f04f 0801 	mov.w	r8, #1
  408e2e:	463c      	mov	r4, r7
  408e30:	461f      	mov	r7, r3
  408e32:	e7a5      	b.n	408d80 <__mdiff+0x1c>
  408e34:	4628      	mov	r0, r5
  408e36:	4631      	mov	r1, r6
  408e38:	f7ff fd52 	bl	4088e0 <_Balloc>
  408e3c:	2201      	movs	r2, #1
  408e3e:	4603      	mov	r3, r0
  408e40:	6146      	str	r6, [r0, #20]
  408e42:	611a      	str	r2, [r3, #16]
  408e44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00408e48 <__d2b>:
  408e48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408e4c:	461c      	mov	r4, r3
  408e4e:	b082      	sub	sp, #8
  408e50:	2101      	movs	r1, #1
  408e52:	4616      	mov	r6, r2
  408e54:	f3c4 550a 	ubfx	r5, r4, #20, #11
  408e58:	f7ff fd42 	bl	4088e0 <_Balloc>
  408e5c:	f3c4 0413 	ubfx	r4, r4, #0, #20
  408e60:	4607      	mov	r7, r0
  408e62:	b10d      	cbz	r5, 408e68 <__d2b+0x20>
  408e64:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  408e68:	9401      	str	r4, [sp, #4]
  408e6a:	b30e      	cbz	r6, 408eb0 <__d2b+0x68>
  408e6c:	a802      	add	r0, sp, #8
  408e6e:	f840 6d08 	str.w	r6, [r0, #-8]!
  408e72:	f7ff fdcb 	bl	408a0c <__lo0bits>
  408e76:	2800      	cmp	r0, #0
  408e78:	d132      	bne.n	408ee0 <__d2b+0x98>
  408e7a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  408e7e:	617a      	str	r2, [r7, #20]
  408e80:	2b00      	cmp	r3, #0
  408e82:	61bb      	str	r3, [r7, #24]
  408e84:	bf14      	ite	ne
  408e86:	2402      	movne	r4, #2
  408e88:	2401      	moveq	r4, #1
  408e8a:	613c      	str	r4, [r7, #16]
  408e8c:	b9dd      	cbnz	r5, 408ec6 <__d2b+0x7e>
  408e8e:	eb07 0384 	add.w	r3, r7, r4, lsl #2
  408e92:	9a08      	ldr	r2, [sp, #32]
  408e94:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  408e98:	6010      	str	r0, [r2, #0]
  408e9a:	6918      	ldr	r0, [r3, #16]
  408e9c:	f7ff fd94 	bl	4089c8 <__hi0bits>
  408ea0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408ea2:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  408ea6:	6018      	str	r0, [r3, #0]
  408ea8:	4638      	mov	r0, r7
  408eaa:	b002      	add	sp, #8
  408eac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408eb0:	a801      	add	r0, sp, #4
  408eb2:	f7ff fdab 	bl	408a0c <__lo0bits>
  408eb6:	2301      	movs	r3, #1
  408eb8:	9a01      	ldr	r2, [sp, #4]
  408eba:	3020      	adds	r0, #32
  408ebc:	461c      	mov	r4, r3
  408ebe:	613b      	str	r3, [r7, #16]
  408ec0:	617a      	str	r2, [r7, #20]
  408ec2:	2d00      	cmp	r5, #0
  408ec4:	d0e3      	beq.n	408e8e <__d2b+0x46>
  408ec6:	f2a5 4833 	subw	r8, r5, #1075	; 0x433
  408eca:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
  408ece:	9a08      	ldr	r2, [sp, #32]
  408ed0:	4440      	add	r0, r8
  408ed2:	6010      	str	r0, [r2, #0]
  408ed4:	4638      	mov	r0, r7
  408ed6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  408ed8:	6013      	str	r3, [r2, #0]
  408eda:	b002      	add	sp, #8
  408edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408ee0:	9b01      	ldr	r3, [sp, #4]
  408ee2:	f1c0 0120 	rsb	r1, r0, #32
  408ee6:	9a00      	ldr	r2, [sp, #0]
  408ee8:	fa03 f101 	lsl.w	r1, r3, r1
  408eec:	40c3      	lsrs	r3, r0
  408eee:	430a      	orrs	r2, r1
  408ef0:	9301      	str	r3, [sp, #4]
  408ef2:	617a      	str	r2, [r7, #20]
  408ef4:	e7c4      	b.n	408e80 <__d2b+0x38>
  408ef6:	bf00      	nop

00408ef8 <_realloc_r>:
  408ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408efc:	4617      	mov	r7, r2
  408efe:	b083      	sub	sp, #12
  408f00:	460e      	mov	r6, r1
  408f02:	2900      	cmp	r1, #0
  408f04:	f000 80e2 	beq.w	4090cc <_realloc_r+0x1d4>
  408f08:	f107 040b 	add.w	r4, r7, #11
  408f0c:	4681      	mov	r9, r0
  408f0e:	f7ff fce3 	bl	4088d8 <__malloc_lock>
  408f12:	f856 3c04 	ldr.w	r3, [r6, #-4]
  408f16:	2c16      	cmp	r4, #22
  408f18:	f1a6 0808 	sub.w	r8, r6, #8
  408f1c:	f023 0503 	bic.w	r5, r3, #3
  408f20:	d850      	bhi.n	408fc4 <_realloc_r+0xcc>
  408f22:	2210      	movs	r2, #16
  408f24:	2100      	movs	r1, #0
  408f26:	4614      	mov	r4, r2
  408f28:	42bc      	cmp	r4, r7
  408f2a:	f0c0 80dc 	bcc.w	4090e6 <_realloc_r+0x1ee>
  408f2e:	2900      	cmp	r1, #0
  408f30:	f040 80d9 	bne.w	4090e6 <_realloc_r+0x1ee>
  408f34:	4295      	cmp	r5, r2
  408f36:	da4a      	bge.n	408fce <_realloc_r+0xd6>
  408f38:	f8df b3a8 	ldr.w	fp, [pc, #936]	; 4092e4 <_realloc_r+0x3ec>
  408f3c:	eb08 0105 	add.w	r1, r8, r5
  408f40:	f8db 0008 	ldr.w	r0, [fp, #8]
  408f44:	4288      	cmp	r0, r1
  408f46:	f000 80d3 	beq.w	4090f0 <_realloc_r+0x1f8>
  408f4a:	6848      	ldr	r0, [r1, #4]
  408f4c:	f020 0e01 	bic.w	lr, r0, #1
  408f50:	448e      	add	lr, r1
  408f52:	f8de e004 	ldr.w	lr, [lr, #4]
  408f56:	f01e 0f01 	tst.w	lr, #1
  408f5a:	d14e      	bne.n	408ffa <_realloc_r+0x102>
  408f5c:	f020 0003 	bic.w	r0, r0, #3
  408f60:	4428      	add	r0, r5
  408f62:	4290      	cmp	r0, r2
  408f64:	f280 80b8 	bge.w	4090d8 <_realloc_r+0x1e0>
  408f68:	07db      	lsls	r3, r3, #31
  408f6a:	f100 808b 	bmi.w	409084 <_realloc_r+0x18c>
  408f6e:	f856 3c08 	ldr.w	r3, [r6, #-8]
  408f72:	ebc3 0a08 	rsb	sl, r3, r8
  408f76:	f8da 3004 	ldr.w	r3, [sl, #4]
  408f7a:	f023 0303 	bic.w	r3, r3, #3
  408f7e:	eb00 0e03 	add.w	lr, r0, r3
  408f82:	4596      	cmp	lr, r2
  408f84:	db43      	blt.n	40900e <_realloc_r+0x116>
  408f86:	68cb      	ldr	r3, [r1, #12]
  408f88:	4657      	mov	r7, sl
  408f8a:	6889      	ldr	r1, [r1, #8]
  408f8c:	1f2a      	subs	r2, r5, #4
  408f8e:	60cb      	str	r3, [r1, #12]
  408f90:	2a24      	cmp	r2, #36	; 0x24
  408f92:	6099      	str	r1, [r3, #8]
  408f94:	f857 1f08 	ldr.w	r1, [r7, #8]!
  408f98:	f8da 300c 	ldr.w	r3, [sl, #12]
  408f9c:	60cb      	str	r3, [r1, #12]
  408f9e:	6099      	str	r1, [r3, #8]
  408fa0:	f200 813c 	bhi.w	40921c <_realloc_r+0x324>
  408fa4:	2a13      	cmp	r2, #19
  408fa6:	f240 80fa 	bls.w	40919e <_realloc_r+0x2a6>
  408faa:	6833      	ldr	r3, [r6, #0]
  408fac:	2a1b      	cmp	r2, #27
  408fae:	f8ca 3008 	str.w	r3, [sl, #8]
  408fb2:	6873      	ldr	r3, [r6, #4]
  408fb4:	f8ca 300c 	str.w	r3, [sl, #12]
  408fb8:	f200 813b 	bhi.w	409232 <_realloc_r+0x33a>
  408fbc:	3608      	adds	r6, #8
  408fbe:	f10a 0310 	add.w	r3, sl, #16
  408fc2:	e0ed      	b.n	4091a0 <_realloc_r+0x2a8>
  408fc4:	f024 0407 	bic.w	r4, r4, #7
  408fc8:	4622      	mov	r2, r4
  408fca:	0fe1      	lsrs	r1, r4, #31
  408fcc:	e7ac      	b.n	408f28 <_realloc_r+0x30>
  408fce:	4637      	mov	r7, r6
  408fd0:	1b2a      	subs	r2, r5, r4
  408fd2:	f003 0301 	and.w	r3, r3, #1
  408fd6:	2a0f      	cmp	r2, #15
  408fd8:	d841      	bhi.n	40905e <_realloc_r+0x166>
  408fda:	eb08 0205 	add.w	r2, r8, r5
  408fde:	431d      	orrs	r5, r3
  408fe0:	f8c8 5004 	str.w	r5, [r8, #4]
  408fe4:	6853      	ldr	r3, [r2, #4]
  408fe6:	f043 0301 	orr.w	r3, r3, #1
  408fea:	6053      	str	r3, [r2, #4]
  408fec:	4648      	mov	r0, r9
  408fee:	f7ff fc75 	bl	4088dc <__malloc_unlock>
  408ff2:	4638      	mov	r0, r7
  408ff4:	b003      	add	sp, #12
  408ff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408ffa:	07d9      	lsls	r1, r3, #31
  408ffc:	d442      	bmi.n	409084 <_realloc_r+0x18c>
  408ffe:	f856 3c08 	ldr.w	r3, [r6, #-8]
  409002:	ebc3 0a08 	rsb	sl, r3, r8
  409006:	f8da 3004 	ldr.w	r3, [sl, #4]
  40900a:	f023 0303 	bic.w	r3, r3, #3
  40900e:	442b      	add	r3, r5
  409010:	4293      	cmp	r3, r2
  409012:	db37      	blt.n	409084 <_realloc_r+0x18c>
  409014:	4657      	mov	r7, sl
  409016:	1f2a      	subs	r2, r5, #4
  409018:	f8da 100c 	ldr.w	r1, [sl, #12]
  40901c:	f857 0f08 	ldr.w	r0, [r7, #8]!
  409020:	2a24      	cmp	r2, #36	; 0x24
  409022:	60c1      	str	r1, [r0, #12]
  409024:	6088      	str	r0, [r1, #8]
  409026:	f200 80c6 	bhi.w	4091b6 <_realloc_r+0x2be>
  40902a:	2a13      	cmp	r2, #19
  40902c:	f240 80ff 	bls.w	40922e <_realloc_r+0x336>
  409030:	6831      	ldr	r1, [r6, #0]
  409032:	2a1b      	cmp	r2, #27
  409034:	f8ca 1008 	str.w	r1, [sl, #8]
  409038:	6871      	ldr	r1, [r6, #4]
  40903a:	f8ca 100c 	str.w	r1, [sl, #12]
  40903e:	f200 810d 	bhi.w	40925c <_realloc_r+0x364>
  409042:	3608      	adds	r6, #8
  409044:	f10a 0210 	add.w	r2, sl, #16
  409048:	6831      	ldr	r1, [r6, #0]
  40904a:	461d      	mov	r5, r3
  40904c:	46d0      	mov	r8, sl
  40904e:	6011      	str	r1, [r2, #0]
  409050:	6873      	ldr	r3, [r6, #4]
  409052:	6053      	str	r3, [r2, #4]
  409054:	68b3      	ldr	r3, [r6, #8]
  409056:	6093      	str	r3, [r2, #8]
  409058:	f8da 3004 	ldr.w	r3, [sl, #4]
  40905c:	e7b8      	b.n	408fd0 <_realloc_r+0xd8>
  40905e:	eb08 0504 	add.w	r5, r8, r4
  409062:	f042 0601 	orr.w	r6, r2, #1
  409066:	431c      	orrs	r4, r3
  409068:	4648      	mov	r0, r9
  40906a:	442a      	add	r2, r5
  40906c:	f105 0108 	add.w	r1, r5, #8
  409070:	f8c8 4004 	str.w	r4, [r8, #4]
  409074:	606e      	str	r6, [r5, #4]
  409076:	6853      	ldr	r3, [r2, #4]
  409078:	f043 0301 	orr.w	r3, r3, #1
  40907c:	6053      	str	r3, [r2, #4]
  40907e:	f7fe fd2b 	bl	407ad8 <_free_r>
  409082:	e7b3      	b.n	408fec <_realloc_r+0xf4>
  409084:	4639      	mov	r1, r7
  409086:	4648      	mov	r0, r9
  409088:	f7ff f836 	bl	4080f8 <_malloc_r>
  40908c:	4607      	mov	r7, r0
  40908e:	2800      	cmp	r0, #0
  409090:	d0ac      	beq.n	408fec <_realloc_r+0xf4>
  409092:	f856 3c04 	ldr.w	r3, [r6, #-4]
  409096:	f1a0 0108 	sub.w	r1, r0, #8
  40909a:	f023 0201 	bic.w	r2, r3, #1
  40909e:	4442      	add	r2, r8
  4090a0:	4291      	cmp	r1, r2
  4090a2:	f000 80b4 	beq.w	40920e <_realloc_r+0x316>
  4090a6:	1f2a      	subs	r2, r5, #4
  4090a8:	2a24      	cmp	r2, #36	; 0x24
  4090aa:	f200 80a1 	bhi.w	4091f0 <_realloc_r+0x2f8>
  4090ae:	2a13      	cmp	r2, #19
  4090b0:	d86a      	bhi.n	409188 <_realloc_r+0x290>
  4090b2:	4603      	mov	r3, r0
  4090b4:	4632      	mov	r2, r6
  4090b6:	6811      	ldr	r1, [r2, #0]
  4090b8:	6019      	str	r1, [r3, #0]
  4090ba:	6851      	ldr	r1, [r2, #4]
  4090bc:	6059      	str	r1, [r3, #4]
  4090be:	6892      	ldr	r2, [r2, #8]
  4090c0:	609a      	str	r2, [r3, #8]
  4090c2:	4631      	mov	r1, r6
  4090c4:	4648      	mov	r0, r9
  4090c6:	f7fe fd07 	bl	407ad8 <_free_r>
  4090ca:	e78f      	b.n	408fec <_realloc_r+0xf4>
  4090cc:	4611      	mov	r1, r2
  4090ce:	b003      	add	sp, #12
  4090d0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4090d4:	f7ff b810 	b.w	4080f8 <_malloc_r>
  4090d8:	68ca      	ldr	r2, [r1, #12]
  4090da:	4637      	mov	r7, r6
  4090dc:	6889      	ldr	r1, [r1, #8]
  4090de:	4605      	mov	r5, r0
  4090e0:	60ca      	str	r2, [r1, #12]
  4090e2:	6091      	str	r1, [r2, #8]
  4090e4:	e774      	b.n	408fd0 <_realloc_r+0xd8>
  4090e6:	230c      	movs	r3, #12
  4090e8:	2000      	movs	r0, #0
  4090ea:	f8c9 3000 	str.w	r3, [r9]
  4090ee:	e781      	b.n	408ff4 <_realloc_r+0xfc>
  4090f0:	6841      	ldr	r1, [r0, #4]
  4090f2:	f104 0010 	add.w	r0, r4, #16
  4090f6:	f021 0103 	bic.w	r1, r1, #3
  4090fa:	4429      	add	r1, r5
  4090fc:	4281      	cmp	r1, r0
  4090fe:	da63      	bge.n	4091c8 <_realloc_r+0x2d0>
  409100:	07db      	lsls	r3, r3, #31
  409102:	d4bf      	bmi.n	409084 <_realloc_r+0x18c>
  409104:	f856 3c08 	ldr.w	r3, [r6, #-8]
  409108:	ebc3 0a08 	rsb	sl, r3, r8
  40910c:	f8da 3004 	ldr.w	r3, [sl, #4]
  409110:	f023 0303 	bic.w	r3, r3, #3
  409114:	eb01 0c03 	add.w	ip, r1, r3
  409118:	4560      	cmp	r0, ip
  40911a:	f73f af78 	bgt.w	40900e <_realloc_r+0x116>
  40911e:	4657      	mov	r7, sl
  409120:	1f2a      	subs	r2, r5, #4
  409122:	f8da 300c 	ldr.w	r3, [sl, #12]
  409126:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40912a:	2a24      	cmp	r2, #36	; 0x24
  40912c:	60cb      	str	r3, [r1, #12]
  40912e:	6099      	str	r1, [r3, #8]
  409130:	f200 80b8 	bhi.w	4092a4 <_realloc_r+0x3ac>
  409134:	2a13      	cmp	r2, #19
  409136:	f240 80a8 	bls.w	40928a <_realloc_r+0x392>
  40913a:	6833      	ldr	r3, [r6, #0]
  40913c:	2a1b      	cmp	r2, #27
  40913e:	f8ca 3008 	str.w	r3, [sl, #8]
  409142:	6873      	ldr	r3, [r6, #4]
  409144:	f8ca 300c 	str.w	r3, [sl, #12]
  409148:	f200 80b5 	bhi.w	4092b6 <_realloc_r+0x3be>
  40914c:	3608      	adds	r6, #8
  40914e:	f10a 0310 	add.w	r3, sl, #16
  409152:	6832      	ldr	r2, [r6, #0]
  409154:	601a      	str	r2, [r3, #0]
  409156:	6872      	ldr	r2, [r6, #4]
  409158:	605a      	str	r2, [r3, #4]
  40915a:	68b2      	ldr	r2, [r6, #8]
  40915c:	609a      	str	r2, [r3, #8]
  40915e:	ebc4 030c 	rsb	r3, r4, ip
  409162:	eb0a 0204 	add.w	r2, sl, r4
  409166:	4648      	mov	r0, r9
  409168:	f043 0301 	orr.w	r3, r3, #1
  40916c:	f8cb 2008 	str.w	r2, [fp, #8]
  409170:	6053      	str	r3, [r2, #4]
  409172:	f8da 3004 	ldr.w	r3, [sl, #4]
  409176:	f003 0301 	and.w	r3, r3, #1
  40917a:	431c      	orrs	r4, r3
  40917c:	f8ca 4004 	str.w	r4, [sl, #4]
  409180:	f7ff fbac 	bl	4088dc <__malloc_unlock>
  409184:	4638      	mov	r0, r7
  409186:	e735      	b.n	408ff4 <_realloc_r+0xfc>
  409188:	6833      	ldr	r3, [r6, #0]
  40918a:	2a1b      	cmp	r2, #27
  40918c:	6003      	str	r3, [r0, #0]
  40918e:	6873      	ldr	r3, [r6, #4]
  409190:	6043      	str	r3, [r0, #4]
  409192:	d831      	bhi.n	4091f8 <_realloc_r+0x300>
  409194:	f100 0308 	add.w	r3, r0, #8
  409198:	f106 0208 	add.w	r2, r6, #8
  40919c:	e78b      	b.n	4090b6 <_realloc_r+0x1be>
  40919e:	463b      	mov	r3, r7
  4091a0:	6832      	ldr	r2, [r6, #0]
  4091a2:	4675      	mov	r5, lr
  4091a4:	46d0      	mov	r8, sl
  4091a6:	601a      	str	r2, [r3, #0]
  4091a8:	6872      	ldr	r2, [r6, #4]
  4091aa:	605a      	str	r2, [r3, #4]
  4091ac:	68b2      	ldr	r2, [r6, #8]
  4091ae:	609a      	str	r2, [r3, #8]
  4091b0:	f8da 3004 	ldr.w	r3, [sl, #4]
  4091b4:	e70c      	b.n	408fd0 <_realloc_r+0xd8>
  4091b6:	4631      	mov	r1, r6
  4091b8:	4638      	mov	r0, r7
  4091ba:	461d      	mov	r5, r3
  4091bc:	46d0      	mov	r8, sl
  4091be:	f7ff fb29 	bl	408814 <memmove>
  4091c2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4091c6:	e703      	b.n	408fd0 <_realloc_r+0xd8>
  4091c8:	1b0b      	subs	r3, r1, r4
  4091ca:	eb08 0204 	add.w	r2, r8, r4
  4091ce:	4648      	mov	r0, r9
  4091d0:	f043 0301 	orr.w	r3, r3, #1
  4091d4:	f8cb 2008 	str.w	r2, [fp, #8]
  4091d8:	6053      	str	r3, [r2, #4]
  4091da:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4091de:	f003 0301 	and.w	r3, r3, #1
  4091e2:	431c      	orrs	r4, r3
  4091e4:	f846 4c04 	str.w	r4, [r6, #-4]
  4091e8:	f7ff fb78 	bl	4088dc <__malloc_unlock>
  4091ec:	4630      	mov	r0, r6
  4091ee:	e701      	b.n	408ff4 <_realloc_r+0xfc>
  4091f0:	4631      	mov	r1, r6
  4091f2:	f7ff fb0f 	bl	408814 <memmove>
  4091f6:	e764      	b.n	4090c2 <_realloc_r+0x1ca>
  4091f8:	68b3      	ldr	r3, [r6, #8]
  4091fa:	2a24      	cmp	r2, #36	; 0x24
  4091fc:	6083      	str	r3, [r0, #8]
  4091fe:	68f3      	ldr	r3, [r6, #12]
  409200:	60c3      	str	r3, [r0, #12]
  409202:	d022      	beq.n	40924a <_realloc_r+0x352>
  409204:	f100 0310 	add.w	r3, r0, #16
  409208:	f106 0210 	add.w	r2, r6, #16
  40920c:	e753      	b.n	4090b6 <_realloc_r+0x1be>
  40920e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  409212:	4637      	mov	r7, r6
  409214:	f022 0203 	bic.w	r2, r2, #3
  409218:	4415      	add	r5, r2
  40921a:	e6d9      	b.n	408fd0 <_realloc_r+0xd8>
  40921c:	4631      	mov	r1, r6
  40921e:	4638      	mov	r0, r7
  409220:	4675      	mov	r5, lr
  409222:	46d0      	mov	r8, sl
  409224:	f7ff faf6 	bl	408814 <memmove>
  409228:	f8da 3004 	ldr.w	r3, [sl, #4]
  40922c:	e6d0      	b.n	408fd0 <_realloc_r+0xd8>
  40922e:	463a      	mov	r2, r7
  409230:	e70a      	b.n	409048 <_realloc_r+0x150>
  409232:	68b3      	ldr	r3, [r6, #8]
  409234:	2a24      	cmp	r2, #36	; 0x24
  409236:	f8ca 3010 	str.w	r3, [sl, #16]
  40923a:	68f3      	ldr	r3, [r6, #12]
  40923c:	f8ca 3014 	str.w	r3, [sl, #20]
  409240:	d018      	beq.n	409274 <_realloc_r+0x37c>
  409242:	3610      	adds	r6, #16
  409244:	f10a 0318 	add.w	r3, sl, #24
  409248:	e7aa      	b.n	4091a0 <_realloc_r+0x2a8>
  40924a:	6931      	ldr	r1, [r6, #16]
  40924c:	f100 0318 	add.w	r3, r0, #24
  409250:	f106 0218 	add.w	r2, r6, #24
  409254:	6101      	str	r1, [r0, #16]
  409256:	6971      	ldr	r1, [r6, #20]
  409258:	6141      	str	r1, [r0, #20]
  40925a:	e72c      	b.n	4090b6 <_realloc_r+0x1be>
  40925c:	68b1      	ldr	r1, [r6, #8]
  40925e:	2a24      	cmp	r2, #36	; 0x24
  409260:	f8ca 1010 	str.w	r1, [sl, #16]
  409264:	68f1      	ldr	r1, [r6, #12]
  409266:	f8ca 1014 	str.w	r1, [sl, #20]
  40926a:	d010      	beq.n	40928e <_realloc_r+0x396>
  40926c:	3610      	adds	r6, #16
  40926e:	f10a 0218 	add.w	r2, sl, #24
  409272:	e6e9      	b.n	409048 <_realloc_r+0x150>
  409274:	6932      	ldr	r2, [r6, #16]
  409276:	f10a 0320 	add.w	r3, sl, #32
  40927a:	3618      	adds	r6, #24
  40927c:	f8ca 2018 	str.w	r2, [sl, #24]
  409280:	f856 2c04 	ldr.w	r2, [r6, #-4]
  409284:	f8ca 201c 	str.w	r2, [sl, #28]
  409288:	e78a      	b.n	4091a0 <_realloc_r+0x2a8>
  40928a:	463b      	mov	r3, r7
  40928c:	e761      	b.n	409152 <_realloc_r+0x25a>
  40928e:	6931      	ldr	r1, [r6, #16]
  409290:	f10a 0220 	add.w	r2, sl, #32
  409294:	3618      	adds	r6, #24
  409296:	f8ca 1018 	str.w	r1, [sl, #24]
  40929a:	f856 1c04 	ldr.w	r1, [r6, #-4]
  40929e:	f8ca 101c 	str.w	r1, [sl, #28]
  4092a2:	e6d1      	b.n	409048 <_realloc_r+0x150>
  4092a4:	4631      	mov	r1, r6
  4092a6:	4638      	mov	r0, r7
  4092a8:	f8cd c004 	str.w	ip, [sp, #4]
  4092ac:	f7ff fab2 	bl	408814 <memmove>
  4092b0:	f8dd c004 	ldr.w	ip, [sp, #4]
  4092b4:	e753      	b.n	40915e <_realloc_r+0x266>
  4092b6:	68b3      	ldr	r3, [r6, #8]
  4092b8:	2a24      	cmp	r2, #36	; 0x24
  4092ba:	f8ca 3010 	str.w	r3, [sl, #16]
  4092be:	68f3      	ldr	r3, [r6, #12]
  4092c0:	f8ca 3014 	str.w	r3, [sl, #20]
  4092c4:	d003      	beq.n	4092ce <_realloc_r+0x3d6>
  4092c6:	3610      	adds	r6, #16
  4092c8:	f10a 0318 	add.w	r3, sl, #24
  4092cc:	e741      	b.n	409152 <_realloc_r+0x25a>
  4092ce:	6932      	ldr	r2, [r6, #16]
  4092d0:	f10a 0320 	add.w	r3, sl, #32
  4092d4:	3618      	adds	r6, #24
  4092d6:	f8ca 2018 	str.w	r2, [sl, #24]
  4092da:	f856 2c04 	ldr.w	r2, [r6, #-4]
  4092de:	f8ca 201c 	str.w	r2, [sl, #28]
  4092e2:	e736      	b.n	409152 <_realloc_r+0x25a>
  4092e4:	204004f4 	.word	0x204004f4

004092e8 <__fpclassifyd>:
  4092e8:	fab0 f080 	clz	r0, r0
  4092ec:	f031 4100 	bics.w	r1, r1, #2147483648	; 0x80000000
  4092f0:	ea4f 1050 	mov.w	r0, r0, lsr #5
  4092f4:	d102      	bne.n	4092fc <__fpclassifyd+0x14>
  4092f6:	b108      	cbz	r0, 4092fc <__fpclassifyd+0x14>
  4092f8:	2002      	movs	r0, #2
  4092fa:	4770      	bx	lr
  4092fc:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  409300:	4b08      	ldr	r3, [pc, #32]	; (409324 <__fpclassifyd+0x3c>)
  409302:	429a      	cmp	r2, r3
  409304:	d801      	bhi.n	40930a <__fpclassifyd+0x22>
  409306:	2004      	movs	r0, #4
  409308:	4770      	bx	lr
  40930a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40930e:	d201      	bcs.n	409314 <__fpclassifyd+0x2c>
  409310:	2003      	movs	r0, #3
  409312:	4770      	bx	lr
  409314:	4b04      	ldr	r3, [pc, #16]	; (409328 <__fpclassifyd+0x40>)
  409316:	4299      	cmp	r1, r3
  409318:	bf14      	ite	ne
  40931a:	2000      	movne	r0, #0
  40931c:	f000 0001 	andeq.w	r0, r0, #1
  409320:	4770      	bx	lr
  409322:	bf00      	nop
  409324:	7fdfffff 	.word	0x7fdfffff
  409328:	7ff00000 	.word	0x7ff00000

0040932c <_sbrk_r>:
  40932c:	b538      	push	{r3, r4, r5, lr}
  40932e:	2300      	movs	r3, #0
  409330:	4c06      	ldr	r4, [pc, #24]	; (40934c <_sbrk_r+0x20>)
  409332:	4605      	mov	r5, r0
  409334:	4608      	mov	r0, r1
  409336:	6023      	str	r3, [r4, #0]
  409338:	f7f9 f958 	bl	4025ec <_sbrk>
  40933c:	1c43      	adds	r3, r0, #1
  40933e:	d000      	beq.n	409342 <_sbrk_r+0x16>
  409340:	bd38      	pop	{r3, r4, r5, pc}
  409342:	6823      	ldr	r3, [r4, #0]
  409344:	2b00      	cmp	r3, #0
  409346:	d0fb      	beq.n	409340 <_sbrk_r+0x14>
  409348:	602b      	str	r3, [r5, #0]
  40934a:	bd38      	pop	{r3, r4, r5, pc}
  40934c:	204012fc 	.word	0x204012fc

00409350 <__sread>:
  409350:	b510      	push	{r4, lr}
  409352:	460c      	mov	r4, r1
  409354:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409358:	f000 f9ec 	bl	409734 <_read_r>
  40935c:	2800      	cmp	r0, #0
  40935e:	db03      	blt.n	409368 <__sread+0x18>
  409360:	6d23      	ldr	r3, [r4, #80]	; 0x50
  409362:	4403      	add	r3, r0
  409364:	6523      	str	r3, [r4, #80]	; 0x50
  409366:	bd10      	pop	{r4, pc}
  409368:	89a3      	ldrh	r3, [r4, #12]
  40936a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40936e:	81a3      	strh	r3, [r4, #12]
  409370:	bd10      	pop	{r4, pc}
  409372:	bf00      	nop

00409374 <__swrite>:
  409374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409378:	461d      	mov	r5, r3
  40937a:	898b      	ldrh	r3, [r1, #12]
  40937c:	4616      	mov	r6, r2
  40937e:	460c      	mov	r4, r1
  409380:	05da      	lsls	r2, r3, #23
  409382:	4607      	mov	r7, r0
  409384:	d506      	bpl.n	409394 <__swrite+0x20>
  409386:	2302      	movs	r3, #2
  409388:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40938c:	2200      	movs	r2, #0
  40938e:	f000 f9bd 	bl	40970c <_lseek_r>
  409392:	89a3      	ldrh	r3, [r4, #12]
  409394:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  409398:	4638      	mov	r0, r7
  40939a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40939e:	4632      	mov	r2, r6
  4093a0:	81a3      	strh	r3, [r4, #12]
  4093a2:	462b      	mov	r3, r5
  4093a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4093a8:	f000 b89e 	b.w	4094e8 <_write_r>

004093ac <__sseek>:
  4093ac:	b510      	push	{r4, lr}
  4093ae:	460c      	mov	r4, r1
  4093b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4093b4:	f000 f9aa 	bl	40970c <_lseek_r>
  4093b8:	1c42      	adds	r2, r0, #1
  4093ba:	89a3      	ldrh	r3, [r4, #12]
  4093bc:	d004      	beq.n	4093c8 <__sseek+0x1c>
  4093be:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  4093c2:	6520      	str	r0, [r4, #80]	; 0x50
  4093c4:	81a3      	strh	r3, [r4, #12]
  4093c6:	bd10      	pop	{r4, pc}
  4093c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4093cc:	81a3      	strh	r3, [r4, #12]
  4093ce:	bd10      	pop	{r4, pc}

004093d0 <__sclose>:
  4093d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4093d4:	f000 b920 	b.w	409618 <_close_r>

004093d8 <__ssprint_r>:
  4093d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4093dc:	6893      	ldr	r3, [r2, #8]
  4093de:	b083      	sub	sp, #12
  4093e0:	4691      	mov	r9, r2
  4093e2:	f8d2 8000 	ldr.w	r8, [r2]
  4093e6:	9001      	str	r0, [sp, #4]
  4093e8:	2b00      	cmp	r3, #0
  4093ea:	d073      	beq.n	4094d4 <__ssprint_r+0xfc>
  4093ec:	f04f 0b00 	mov.w	fp, #0
  4093f0:	460d      	mov	r5, r1
  4093f2:	6808      	ldr	r0, [r1, #0]
  4093f4:	688b      	ldr	r3, [r1, #8]
  4093f6:	465c      	mov	r4, fp
  4093f8:	2c00      	cmp	r4, #0
  4093fa:	d046      	beq.n	40948a <__ssprint_r+0xb2>
  4093fc:	429c      	cmp	r4, r3
  4093fe:	461e      	mov	r6, r3
  409400:	469a      	mov	sl, r3
  409402:	d349      	bcc.n	409498 <__ssprint_r+0xc0>
  409404:	f8b5 e00c 	ldrh.w	lr, [r5, #12]
  409408:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  40940c:	d02d      	beq.n	40946a <__ssprint_r+0x92>
  40940e:	696b      	ldr	r3, [r5, #20]
  409410:	1c62      	adds	r2, r4, #1
  409412:	6929      	ldr	r1, [r5, #16]
  409414:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  409418:	1a46      	subs	r6, r0, r1
  40941a:	4610      	mov	r0, r2
  40941c:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
  409420:	4430      	add	r0, r6
  409422:	105f      	asrs	r7, r3, #1
  409424:	4287      	cmp	r7, r0
  409426:	463a      	mov	r2, r7
  409428:	d201      	bcs.n	40942e <__ssprint_r+0x56>
  40942a:	4607      	mov	r7, r0
  40942c:	4602      	mov	r2, r0
  40942e:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  409432:	d034      	beq.n	40949e <__ssprint_r+0xc6>
  409434:	4611      	mov	r1, r2
  409436:	9801      	ldr	r0, [sp, #4]
  409438:	f7fe fe5e 	bl	4080f8 <_malloc_r>
  40943c:	4682      	mov	sl, r0
  40943e:	2800      	cmp	r0, #0
  409440:	d04e      	beq.n	4094e0 <__ssprint_r+0x108>
  409442:	4632      	mov	r2, r6
  409444:	6929      	ldr	r1, [r5, #16]
  409446:	f7ff f94b 	bl	4086e0 <memcpy>
  40944a:	89aa      	ldrh	r2, [r5, #12]
  40944c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  409450:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  409454:	81aa      	strh	r2, [r5, #12]
  409456:	eb0a 0006 	add.w	r0, sl, r6
  40945a:	1bba      	subs	r2, r7, r6
  40945c:	f8c5 a010 	str.w	sl, [r5, #16]
  409460:	4626      	mov	r6, r4
  409462:	46a2      	mov	sl, r4
  409464:	6028      	str	r0, [r5, #0]
  409466:	60aa      	str	r2, [r5, #8]
  409468:	616f      	str	r7, [r5, #20]
  40946a:	4652      	mov	r2, sl
  40946c:	4659      	mov	r1, fp
  40946e:	f7ff f9d1 	bl	408814 <memmove>
  409472:	f8d9 2008 	ldr.w	r2, [r9, #8]
  409476:	68ab      	ldr	r3, [r5, #8]
  409478:	6828      	ldr	r0, [r5, #0]
  40947a:	1b14      	subs	r4, r2, r4
  40947c:	1b9b      	subs	r3, r3, r6
  40947e:	4450      	add	r0, sl
  409480:	60ab      	str	r3, [r5, #8]
  409482:	6028      	str	r0, [r5, #0]
  409484:	f8c9 4008 	str.w	r4, [r9, #8]
  409488:	b324      	cbz	r4, 4094d4 <__ssprint_r+0xfc>
  40948a:	f8d8 b000 	ldr.w	fp, [r8]
  40948e:	f108 0808 	add.w	r8, r8, #8
  409492:	f858 4c04 	ldr.w	r4, [r8, #-4]
  409496:	e7af      	b.n	4093f8 <__ssprint_r+0x20>
  409498:	4626      	mov	r6, r4
  40949a:	46a2      	mov	sl, r4
  40949c:	e7e5      	b.n	40946a <__ssprint_r+0x92>
  40949e:	9801      	ldr	r0, [sp, #4]
  4094a0:	f7ff fd2a 	bl	408ef8 <_realloc_r>
  4094a4:	4682      	mov	sl, r0
  4094a6:	2800      	cmp	r0, #0
  4094a8:	d1d5      	bne.n	409456 <__ssprint_r+0x7e>
  4094aa:	9c01      	ldr	r4, [sp, #4]
  4094ac:	6929      	ldr	r1, [r5, #16]
  4094ae:	4620      	mov	r0, r4
  4094b0:	f7fe fb12 	bl	407ad8 <_free_r>
  4094b4:	230c      	movs	r3, #12
  4094b6:	6023      	str	r3, [r4, #0]
  4094b8:	89ab      	ldrh	r3, [r5, #12]
  4094ba:	2200      	movs	r2, #0
  4094bc:	f04f 30ff 	mov.w	r0, #4294967295
  4094c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4094c4:	81ab      	strh	r3, [r5, #12]
  4094c6:	f8c9 2008 	str.w	r2, [r9, #8]
  4094ca:	f8c9 2004 	str.w	r2, [r9, #4]
  4094ce:	b003      	add	sp, #12
  4094d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4094d4:	2000      	movs	r0, #0
  4094d6:	f8c9 0004 	str.w	r0, [r9, #4]
  4094da:	b003      	add	sp, #12
  4094dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4094e0:	230c      	movs	r3, #12
  4094e2:	9a01      	ldr	r2, [sp, #4]
  4094e4:	6013      	str	r3, [r2, #0]
  4094e6:	e7e7      	b.n	4094b8 <__ssprint_r+0xe0>

004094e8 <_write_r>:
  4094e8:	b570      	push	{r4, r5, r6, lr}
  4094ea:	4c08      	ldr	r4, [pc, #32]	; (40950c <_write_r+0x24>)
  4094ec:	2500      	movs	r5, #0
  4094ee:	4606      	mov	r6, r0
  4094f0:	4608      	mov	r0, r1
  4094f2:	4611      	mov	r1, r2
  4094f4:	461a      	mov	r2, r3
  4094f6:	6025      	str	r5, [r4, #0]
  4094f8:	f7f7 f834 	bl	400564 <_write>
  4094fc:	1c43      	adds	r3, r0, #1
  4094fe:	d000      	beq.n	409502 <_write_r+0x1a>
  409500:	bd70      	pop	{r4, r5, r6, pc}
  409502:	6823      	ldr	r3, [r4, #0]
  409504:	2b00      	cmp	r3, #0
  409506:	d0fb      	beq.n	409500 <_write_r+0x18>
  409508:	6033      	str	r3, [r6, #0]
  40950a:	bd70      	pop	{r4, r5, r6, pc}
  40950c:	204012fc 	.word	0x204012fc

00409510 <__register_exitproc>:
  409510:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  409514:	4c26      	ldr	r4, [pc, #152]	; (4095b0 <__register_exitproc+0xa0>)
  409516:	4606      	mov	r6, r0
  409518:	4688      	mov	r8, r1
  40951a:	4691      	mov	r9, r2
  40951c:	6825      	ldr	r5, [r4, #0]
  40951e:	469a      	mov	sl, r3
  409520:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  409524:	2c00      	cmp	r4, #0
  409526:	d03a      	beq.n	40959e <__register_exitproc+0x8e>
  409528:	6860      	ldr	r0, [r4, #4]
  40952a:	281f      	cmp	r0, #31
  40952c:	dc19      	bgt.n	409562 <__register_exitproc+0x52>
  40952e:	1c41      	adds	r1, r0, #1
  409530:	b186      	cbz	r6, 409554 <__register_exitproc+0x44>
  409532:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  409536:	2201      	movs	r2, #1
  409538:	2e02      	cmp	r6, #2
  40953a:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
  40953e:	fa02 f200 	lsl.w	r2, r2, r0
  409542:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
  409546:	ea43 0302 	orr.w	r3, r3, r2
  40954a:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
  40954e:	f8c5 a108 	str.w	sl, [r5, #264]	; 0x108
  409552:	d01e      	beq.n	409592 <__register_exitproc+0x82>
  409554:	1c83      	adds	r3, r0, #2
  409556:	6061      	str	r1, [r4, #4]
  409558:	2000      	movs	r0, #0
  40955a:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
  40955e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409562:	4b14      	ldr	r3, [pc, #80]	; (4095b4 <__register_exitproc+0xa4>)
  409564:	b303      	cbz	r3, 4095a8 <__register_exitproc+0x98>
  409566:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40956a:	f7fe fdbd 	bl	4080e8 <malloc>
  40956e:	4604      	mov	r4, r0
  409570:	b1d0      	cbz	r0, 4095a8 <__register_exitproc+0x98>
  409572:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  409576:	2700      	movs	r7, #0
  409578:	2101      	movs	r1, #1
  40957a:	6003      	str	r3, [r0, #0]
  40957c:	4638      	mov	r0, r7
  40957e:	6067      	str	r7, [r4, #4]
  409580:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  409584:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  409588:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40958c:	2e00      	cmp	r6, #0
  40958e:	d0e1      	beq.n	409554 <__register_exitproc+0x44>
  409590:	e7cf      	b.n	409532 <__register_exitproc+0x22>
  409592:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  409596:	431a      	orrs	r2, r3
  409598:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40959c:	e7da      	b.n	409554 <__register_exitproc+0x44>
  40959e:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4095a2:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4095a6:	e7bf      	b.n	409528 <__register_exitproc+0x18>
  4095a8:	f04f 30ff 	mov.w	r0, #4294967295
  4095ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4095b0:	0040a8a4 	.word	0x0040a8a4
  4095b4:	004080e9 	.word	0x004080e9

004095b8 <_calloc_r>:
  4095b8:	b510      	push	{r4, lr}
  4095ba:	fb02 f101 	mul.w	r1, r2, r1
  4095be:	f7fe fd9b 	bl	4080f8 <_malloc_r>
  4095c2:	4604      	mov	r4, r0
  4095c4:	b168      	cbz	r0, 4095e2 <_calloc_r+0x2a>
  4095c6:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4095ca:	f022 0203 	bic.w	r2, r2, #3
  4095ce:	3a04      	subs	r2, #4
  4095d0:	2a24      	cmp	r2, #36	; 0x24
  4095d2:	d814      	bhi.n	4095fe <_calloc_r+0x46>
  4095d4:	2a13      	cmp	r2, #19
  4095d6:	d806      	bhi.n	4095e6 <_calloc_r+0x2e>
  4095d8:	4603      	mov	r3, r0
  4095da:	2200      	movs	r2, #0
  4095dc:	601a      	str	r2, [r3, #0]
  4095de:	605a      	str	r2, [r3, #4]
  4095e0:	609a      	str	r2, [r3, #8]
  4095e2:	4620      	mov	r0, r4
  4095e4:	bd10      	pop	{r4, pc}
  4095e6:	2100      	movs	r1, #0
  4095e8:	2a1b      	cmp	r2, #27
  4095ea:	6001      	str	r1, [r0, #0]
  4095ec:	6041      	str	r1, [r0, #4]
  4095ee:	d90b      	bls.n	409608 <_calloc_r+0x50>
  4095f0:	2a24      	cmp	r2, #36	; 0x24
  4095f2:	6081      	str	r1, [r0, #8]
  4095f4:	60c1      	str	r1, [r0, #12]
  4095f6:	d00a      	beq.n	40960e <_calloc_r+0x56>
  4095f8:	f100 0310 	add.w	r3, r0, #16
  4095fc:	e7ed      	b.n	4095da <_calloc_r+0x22>
  4095fe:	2100      	movs	r1, #0
  409600:	f7fb fbf8 	bl	404df4 <memset>
  409604:	4620      	mov	r0, r4
  409606:	bd10      	pop	{r4, pc}
  409608:	f100 0308 	add.w	r3, r0, #8
  40960c:	e7e5      	b.n	4095da <_calloc_r+0x22>
  40960e:	6101      	str	r1, [r0, #16]
  409610:	f100 0318 	add.w	r3, r0, #24
  409614:	6141      	str	r1, [r0, #20]
  409616:	e7e0      	b.n	4095da <_calloc_r+0x22>

00409618 <_close_r>:
  409618:	b538      	push	{r3, r4, r5, lr}
  40961a:	2300      	movs	r3, #0
  40961c:	4c06      	ldr	r4, [pc, #24]	; (409638 <_close_r+0x20>)
  40961e:	4605      	mov	r5, r0
  409620:	4608      	mov	r0, r1
  409622:	6023      	str	r3, [r4, #0]
  409624:	f7f9 f80e 	bl	402644 <_close>
  409628:	1c43      	adds	r3, r0, #1
  40962a:	d000      	beq.n	40962e <_close_r+0x16>
  40962c:	bd38      	pop	{r3, r4, r5, pc}
  40962e:	6823      	ldr	r3, [r4, #0]
  409630:	2b00      	cmp	r3, #0
  409632:	d0fb      	beq.n	40962c <_close_r+0x14>
  409634:	602b      	str	r3, [r5, #0]
  409636:	bd38      	pop	{r3, r4, r5, pc}
  409638:	204012fc 	.word	0x204012fc

0040963c <_fclose_r>:
  40963c:	2900      	cmp	r1, #0
  40963e:	d03d      	beq.n	4096bc <_fclose_r+0x80>
  409640:	b570      	push	{r4, r5, r6, lr}
  409642:	4605      	mov	r5, r0
  409644:	460c      	mov	r4, r1
  409646:	b108      	cbz	r0, 40964c <_fclose_r+0x10>
  409648:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40964a:	b37b      	cbz	r3, 4096ac <_fclose_r+0x70>
  40964c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409650:	b90b      	cbnz	r3, 409656 <_fclose_r+0x1a>
  409652:	2000      	movs	r0, #0
  409654:	bd70      	pop	{r4, r5, r6, pc}
  409656:	4628      	mov	r0, r5
  409658:	4621      	mov	r1, r4
  40965a:	f7fe f891 	bl	407780 <__sflush_r>
  40965e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  409660:	4606      	mov	r6, r0
  409662:	b133      	cbz	r3, 409672 <_fclose_r+0x36>
  409664:	4628      	mov	r0, r5
  409666:	69e1      	ldr	r1, [r4, #28]
  409668:	4798      	blx	r3
  40966a:	2800      	cmp	r0, #0
  40966c:	bfb8      	it	lt
  40966e:	f04f 36ff 	movlt.w	r6, #4294967295
  409672:	89a3      	ldrh	r3, [r4, #12]
  409674:	061b      	lsls	r3, r3, #24
  409676:	d41c      	bmi.n	4096b2 <_fclose_r+0x76>
  409678:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40967a:	b141      	cbz	r1, 40968e <_fclose_r+0x52>
  40967c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  409680:	4299      	cmp	r1, r3
  409682:	d002      	beq.n	40968a <_fclose_r+0x4e>
  409684:	4628      	mov	r0, r5
  409686:	f7fe fa27 	bl	407ad8 <_free_r>
  40968a:	2300      	movs	r3, #0
  40968c:	6323      	str	r3, [r4, #48]	; 0x30
  40968e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  409690:	b121      	cbz	r1, 40969c <_fclose_r+0x60>
  409692:	4628      	mov	r0, r5
  409694:	f7fe fa20 	bl	407ad8 <_free_r>
  409698:	2300      	movs	r3, #0
  40969a:	6463      	str	r3, [r4, #68]	; 0x44
  40969c:	f7fe f9b4 	bl	407a08 <__sfp_lock_acquire>
  4096a0:	2300      	movs	r3, #0
  4096a2:	81a3      	strh	r3, [r4, #12]
  4096a4:	f7fe f9b2 	bl	407a0c <__sfp_lock_release>
  4096a8:	4630      	mov	r0, r6
  4096aa:	bd70      	pop	{r4, r5, r6, pc}
  4096ac:	f7fe f9a6 	bl	4079fc <__sinit>
  4096b0:	e7cc      	b.n	40964c <_fclose_r+0x10>
  4096b2:	4628      	mov	r0, r5
  4096b4:	6921      	ldr	r1, [r4, #16]
  4096b6:	f7fe fa0f 	bl	407ad8 <_free_r>
  4096ba:	e7dd      	b.n	409678 <_fclose_r+0x3c>
  4096bc:	2000      	movs	r0, #0
  4096be:	4770      	bx	lr

004096c0 <_fstat_r>:
  4096c0:	b538      	push	{r3, r4, r5, lr}
  4096c2:	2300      	movs	r3, #0
  4096c4:	4c07      	ldr	r4, [pc, #28]	; (4096e4 <_fstat_r+0x24>)
  4096c6:	4605      	mov	r5, r0
  4096c8:	4608      	mov	r0, r1
  4096ca:	4611      	mov	r1, r2
  4096cc:	6023      	str	r3, [r4, #0]
  4096ce:	f7f8 ffc5 	bl	40265c <_fstat>
  4096d2:	1c43      	adds	r3, r0, #1
  4096d4:	d000      	beq.n	4096d8 <_fstat_r+0x18>
  4096d6:	bd38      	pop	{r3, r4, r5, pc}
  4096d8:	6823      	ldr	r3, [r4, #0]
  4096da:	2b00      	cmp	r3, #0
  4096dc:	d0fb      	beq.n	4096d6 <_fstat_r+0x16>
  4096de:	602b      	str	r3, [r5, #0]
  4096e0:	bd38      	pop	{r3, r4, r5, pc}
  4096e2:	bf00      	nop
  4096e4:	204012fc 	.word	0x204012fc

004096e8 <_isatty_r>:
  4096e8:	b538      	push	{r3, r4, r5, lr}
  4096ea:	2300      	movs	r3, #0
  4096ec:	4c06      	ldr	r4, [pc, #24]	; (409708 <_isatty_r+0x20>)
  4096ee:	4605      	mov	r5, r0
  4096f0:	4608      	mov	r0, r1
  4096f2:	6023      	str	r3, [r4, #0]
  4096f4:	f7f8 ffc2 	bl	40267c <_isatty>
  4096f8:	1c43      	adds	r3, r0, #1
  4096fa:	d000      	beq.n	4096fe <_isatty_r+0x16>
  4096fc:	bd38      	pop	{r3, r4, r5, pc}
  4096fe:	6823      	ldr	r3, [r4, #0]
  409700:	2b00      	cmp	r3, #0
  409702:	d0fb      	beq.n	4096fc <_isatty_r+0x14>
  409704:	602b      	str	r3, [r5, #0]
  409706:	bd38      	pop	{r3, r4, r5, pc}
  409708:	204012fc 	.word	0x204012fc

0040970c <_lseek_r>:
  40970c:	b570      	push	{r4, r5, r6, lr}
  40970e:	4c08      	ldr	r4, [pc, #32]	; (409730 <_lseek_r+0x24>)
  409710:	2500      	movs	r5, #0
  409712:	4606      	mov	r6, r0
  409714:	4608      	mov	r0, r1
  409716:	4611      	mov	r1, r2
  409718:	461a      	mov	r2, r3
  40971a:	6025      	str	r5, [r4, #0]
  40971c:	f7f8 ffba 	bl	402694 <_lseek>
  409720:	1c43      	adds	r3, r0, #1
  409722:	d000      	beq.n	409726 <_lseek_r+0x1a>
  409724:	bd70      	pop	{r4, r5, r6, pc}
  409726:	6823      	ldr	r3, [r4, #0]
  409728:	2b00      	cmp	r3, #0
  40972a:	d0fb      	beq.n	409724 <_lseek_r+0x18>
  40972c:	6033      	str	r3, [r6, #0]
  40972e:	bd70      	pop	{r4, r5, r6, pc}
  409730:	204012fc 	.word	0x204012fc

00409734 <_read_r>:
  409734:	b570      	push	{r4, r5, r6, lr}
  409736:	4c08      	ldr	r4, [pc, #32]	; (409758 <_read_r+0x24>)
  409738:	2500      	movs	r5, #0
  40973a:	4606      	mov	r6, r0
  40973c:	4608      	mov	r0, r1
  40973e:	4611      	mov	r1, r2
  409740:	461a      	mov	r2, r3
  409742:	6025      	str	r5, [r4, #0]
  409744:	f7f6 fee2 	bl	40050c <_read>
  409748:	1c43      	adds	r3, r0, #1
  40974a:	d000      	beq.n	40974e <_read_r+0x1a>
  40974c:	bd70      	pop	{r4, r5, r6, pc}
  40974e:	6823      	ldr	r3, [r4, #0]
  409750:	2b00      	cmp	r3, #0
  409752:	d0fb      	beq.n	40974c <_read_r+0x18>
  409754:	6033      	str	r3, [r6, #0]
  409756:	bd70      	pop	{r4, r5, r6, pc}
  409758:	204012fc 	.word	0x204012fc

0040975c <__aeabi_drsub>:
  40975c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  409760:	e002      	b.n	409768 <__adddf3>
  409762:	bf00      	nop

00409764 <__aeabi_dsub>:
  409764:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00409768 <__adddf3>:
  409768:	b530      	push	{r4, r5, lr}
  40976a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40976e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  409772:	ea94 0f05 	teq	r4, r5
  409776:	bf08      	it	eq
  409778:	ea90 0f02 	teqeq	r0, r2
  40977c:	bf1f      	itttt	ne
  40977e:	ea54 0c00 	orrsne.w	ip, r4, r0
  409782:	ea55 0c02 	orrsne.w	ip, r5, r2
  409786:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40978a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40978e:	f000 80e2 	beq.w	409956 <__adddf3+0x1ee>
  409792:	ea4f 5454 	mov.w	r4, r4, lsr #21
  409796:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40979a:	bfb8      	it	lt
  40979c:	426d      	neglt	r5, r5
  40979e:	dd0c      	ble.n	4097ba <__adddf3+0x52>
  4097a0:	442c      	add	r4, r5
  4097a2:	ea80 0202 	eor.w	r2, r0, r2
  4097a6:	ea81 0303 	eor.w	r3, r1, r3
  4097aa:	ea82 0000 	eor.w	r0, r2, r0
  4097ae:	ea83 0101 	eor.w	r1, r3, r1
  4097b2:	ea80 0202 	eor.w	r2, r0, r2
  4097b6:	ea81 0303 	eor.w	r3, r1, r3
  4097ba:	2d36      	cmp	r5, #54	; 0x36
  4097bc:	bf88      	it	hi
  4097be:	bd30      	pophi	{r4, r5, pc}
  4097c0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4097c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4097c8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4097cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4097d0:	d002      	beq.n	4097d8 <__adddf3+0x70>
  4097d2:	4240      	negs	r0, r0
  4097d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4097d8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4097dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4097e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4097e4:	d002      	beq.n	4097ec <__adddf3+0x84>
  4097e6:	4252      	negs	r2, r2
  4097e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4097ec:	ea94 0f05 	teq	r4, r5
  4097f0:	f000 80a7 	beq.w	409942 <__adddf3+0x1da>
  4097f4:	f1a4 0401 	sub.w	r4, r4, #1
  4097f8:	f1d5 0e20 	rsbs	lr, r5, #32
  4097fc:	db0d      	blt.n	40981a <__adddf3+0xb2>
  4097fe:	fa02 fc0e 	lsl.w	ip, r2, lr
  409802:	fa22 f205 	lsr.w	r2, r2, r5
  409806:	1880      	adds	r0, r0, r2
  409808:	f141 0100 	adc.w	r1, r1, #0
  40980c:	fa03 f20e 	lsl.w	r2, r3, lr
  409810:	1880      	adds	r0, r0, r2
  409812:	fa43 f305 	asr.w	r3, r3, r5
  409816:	4159      	adcs	r1, r3
  409818:	e00e      	b.n	409838 <__adddf3+0xd0>
  40981a:	f1a5 0520 	sub.w	r5, r5, #32
  40981e:	f10e 0e20 	add.w	lr, lr, #32
  409822:	2a01      	cmp	r2, #1
  409824:	fa03 fc0e 	lsl.w	ip, r3, lr
  409828:	bf28      	it	cs
  40982a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40982e:	fa43 f305 	asr.w	r3, r3, r5
  409832:	18c0      	adds	r0, r0, r3
  409834:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  409838:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40983c:	d507      	bpl.n	40984e <__adddf3+0xe6>
  40983e:	f04f 0e00 	mov.w	lr, #0
  409842:	f1dc 0c00 	rsbs	ip, ip, #0
  409846:	eb7e 0000 	sbcs.w	r0, lr, r0
  40984a:	eb6e 0101 	sbc.w	r1, lr, r1
  40984e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  409852:	d31b      	bcc.n	40988c <__adddf3+0x124>
  409854:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  409858:	d30c      	bcc.n	409874 <__adddf3+0x10c>
  40985a:	0849      	lsrs	r1, r1, #1
  40985c:	ea5f 0030 	movs.w	r0, r0, rrx
  409860:	ea4f 0c3c 	mov.w	ip, ip, rrx
  409864:	f104 0401 	add.w	r4, r4, #1
  409868:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40986c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  409870:	f080 809a 	bcs.w	4099a8 <__adddf3+0x240>
  409874:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  409878:	bf08      	it	eq
  40987a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40987e:	f150 0000 	adcs.w	r0, r0, #0
  409882:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  409886:	ea41 0105 	orr.w	r1, r1, r5
  40988a:	bd30      	pop	{r4, r5, pc}
  40988c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  409890:	4140      	adcs	r0, r0
  409892:	eb41 0101 	adc.w	r1, r1, r1
  409896:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40989a:	f1a4 0401 	sub.w	r4, r4, #1
  40989e:	d1e9      	bne.n	409874 <__adddf3+0x10c>
  4098a0:	f091 0f00 	teq	r1, #0
  4098a4:	bf04      	itt	eq
  4098a6:	4601      	moveq	r1, r0
  4098a8:	2000      	moveq	r0, #0
  4098aa:	fab1 f381 	clz	r3, r1
  4098ae:	bf08      	it	eq
  4098b0:	3320      	addeq	r3, #32
  4098b2:	f1a3 030b 	sub.w	r3, r3, #11
  4098b6:	f1b3 0220 	subs.w	r2, r3, #32
  4098ba:	da0c      	bge.n	4098d6 <__adddf3+0x16e>
  4098bc:	320c      	adds	r2, #12
  4098be:	dd08      	ble.n	4098d2 <__adddf3+0x16a>
  4098c0:	f102 0c14 	add.w	ip, r2, #20
  4098c4:	f1c2 020c 	rsb	r2, r2, #12
  4098c8:	fa01 f00c 	lsl.w	r0, r1, ip
  4098cc:	fa21 f102 	lsr.w	r1, r1, r2
  4098d0:	e00c      	b.n	4098ec <__adddf3+0x184>
  4098d2:	f102 0214 	add.w	r2, r2, #20
  4098d6:	bfd8      	it	le
  4098d8:	f1c2 0c20 	rsble	ip, r2, #32
  4098dc:	fa01 f102 	lsl.w	r1, r1, r2
  4098e0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4098e4:	bfdc      	itt	le
  4098e6:	ea41 010c 	orrle.w	r1, r1, ip
  4098ea:	4090      	lslle	r0, r2
  4098ec:	1ae4      	subs	r4, r4, r3
  4098ee:	bfa2      	ittt	ge
  4098f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4098f4:	4329      	orrge	r1, r5
  4098f6:	bd30      	popge	{r4, r5, pc}
  4098f8:	ea6f 0404 	mvn.w	r4, r4
  4098fc:	3c1f      	subs	r4, #31
  4098fe:	da1c      	bge.n	40993a <__adddf3+0x1d2>
  409900:	340c      	adds	r4, #12
  409902:	dc0e      	bgt.n	409922 <__adddf3+0x1ba>
  409904:	f104 0414 	add.w	r4, r4, #20
  409908:	f1c4 0220 	rsb	r2, r4, #32
  40990c:	fa20 f004 	lsr.w	r0, r0, r4
  409910:	fa01 f302 	lsl.w	r3, r1, r2
  409914:	ea40 0003 	orr.w	r0, r0, r3
  409918:	fa21 f304 	lsr.w	r3, r1, r4
  40991c:	ea45 0103 	orr.w	r1, r5, r3
  409920:	bd30      	pop	{r4, r5, pc}
  409922:	f1c4 040c 	rsb	r4, r4, #12
  409926:	f1c4 0220 	rsb	r2, r4, #32
  40992a:	fa20 f002 	lsr.w	r0, r0, r2
  40992e:	fa01 f304 	lsl.w	r3, r1, r4
  409932:	ea40 0003 	orr.w	r0, r0, r3
  409936:	4629      	mov	r1, r5
  409938:	bd30      	pop	{r4, r5, pc}
  40993a:	fa21 f004 	lsr.w	r0, r1, r4
  40993e:	4629      	mov	r1, r5
  409940:	bd30      	pop	{r4, r5, pc}
  409942:	f094 0f00 	teq	r4, #0
  409946:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40994a:	bf06      	itte	eq
  40994c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  409950:	3401      	addeq	r4, #1
  409952:	3d01      	subne	r5, #1
  409954:	e74e      	b.n	4097f4 <__adddf3+0x8c>
  409956:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40995a:	bf18      	it	ne
  40995c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  409960:	d029      	beq.n	4099b6 <__adddf3+0x24e>
  409962:	ea94 0f05 	teq	r4, r5
  409966:	bf08      	it	eq
  409968:	ea90 0f02 	teqeq	r0, r2
  40996c:	d005      	beq.n	40997a <__adddf3+0x212>
  40996e:	ea54 0c00 	orrs.w	ip, r4, r0
  409972:	bf04      	itt	eq
  409974:	4619      	moveq	r1, r3
  409976:	4610      	moveq	r0, r2
  409978:	bd30      	pop	{r4, r5, pc}
  40997a:	ea91 0f03 	teq	r1, r3
  40997e:	bf1e      	ittt	ne
  409980:	2100      	movne	r1, #0
  409982:	2000      	movne	r0, #0
  409984:	bd30      	popne	{r4, r5, pc}
  409986:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40998a:	d105      	bne.n	409998 <__adddf3+0x230>
  40998c:	0040      	lsls	r0, r0, #1
  40998e:	4149      	adcs	r1, r1
  409990:	bf28      	it	cs
  409992:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  409996:	bd30      	pop	{r4, r5, pc}
  409998:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40999c:	bf3c      	itt	cc
  40999e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4099a2:	bd30      	popcc	{r4, r5, pc}
  4099a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4099a8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4099ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4099b0:	f04f 0000 	mov.w	r0, #0
  4099b4:	bd30      	pop	{r4, r5, pc}
  4099b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4099ba:	bf1a      	itte	ne
  4099bc:	4619      	movne	r1, r3
  4099be:	4610      	movne	r0, r2
  4099c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4099c4:	bf1c      	itt	ne
  4099c6:	460b      	movne	r3, r1
  4099c8:	4602      	movne	r2, r0
  4099ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4099ce:	bf06      	itte	eq
  4099d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4099d4:	ea91 0f03 	teqeq	r1, r3
  4099d8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4099dc:	bd30      	pop	{r4, r5, pc}
  4099de:	bf00      	nop

004099e0 <__aeabi_ui2d>:
  4099e0:	f090 0f00 	teq	r0, #0
  4099e4:	bf04      	itt	eq
  4099e6:	2100      	moveq	r1, #0
  4099e8:	4770      	bxeq	lr
  4099ea:	b530      	push	{r4, r5, lr}
  4099ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4099f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4099f4:	f04f 0500 	mov.w	r5, #0
  4099f8:	f04f 0100 	mov.w	r1, #0
  4099fc:	e750      	b.n	4098a0 <__adddf3+0x138>
  4099fe:	bf00      	nop

00409a00 <__aeabi_i2d>:
  409a00:	f090 0f00 	teq	r0, #0
  409a04:	bf04      	itt	eq
  409a06:	2100      	moveq	r1, #0
  409a08:	4770      	bxeq	lr
  409a0a:	b530      	push	{r4, r5, lr}
  409a0c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  409a10:	f104 0432 	add.w	r4, r4, #50	; 0x32
  409a14:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  409a18:	bf48      	it	mi
  409a1a:	4240      	negmi	r0, r0
  409a1c:	f04f 0100 	mov.w	r1, #0
  409a20:	e73e      	b.n	4098a0 <__adddf3+0x138>
  409a22:	bf00      	nop

00409a24 <__aeabi_f2d>:
  409a24:	0042      	lsls	r2, r0, #1
  409a26:	ea4f 01e2 	mov.w	r1, r2, asr #3
  409a2a:	ea4f 0131 	mov.w	r1, r1, rrx
  409a2e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  409a32:	bf1f      	itttt	ne
  409a34:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  409a38:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  409a3c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  409a40:	4770      	bxne	lr
  409a42:	f092 0f00 	teq	r2, #0
  409a46:	bf14      	ite	ne
  409a48:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  409a4c:	4770      	bxeq	lr
  409a4e:	b530      	push	{r4, r5, lr}
  409a50:	f44f 7460 	mov.w	r4, #896	; 0x380
  409a54:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  409a58:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  409a5c:	e720      	b.n	4098a0 <__adddf3+0x138>
  409a5e:	bf00      	nop

00409a60 <__aeabi_ul2d>:
  409a60:	ea50 0201 	orrs.w	r2, r0, r1
  409a64:	bf08      	it	eq
  409a66:	4770      	bxeq	lr
  409a68:	b530      	push	{r4, r5, lr}
  409a6a:	f04f 0500 	mov.w	r5, #0
  409a6e:	e00a      	b.n	409a86 <__aeabi_l2d+0x16>

00409a70 <__aeabi_l2d>:
  409a70:	ea50 0201 	orrs.w	r2, r0, r1
  409a74:	bf08      	it	eq
  409a76:	4770      	bxeq	lr
  409a78:	b530      	push	{r4, r5, lr}
  409a7a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  409a7e:	d502      	bpl.n	409a86 <__aeabi_l2d+0x16>
  409a80:	4240      	negs	r0, r0
  409a82:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  409a86:	f44f 6480 	mov.w	r4, #1024	; 0x400
  409a8a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  409a8e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  409a92:	f43f aedc 	beq.w	40984e <__adddf3+0xe6>
  409a96:	f04f 0203 	mov.w	r2, #3
  409a9a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  409a9e:	bf18      	it	ne
  409aa0:	3203      	addne	r2, #3
  409aa2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  409aa6:	bf18      	it	ne
  409aa8:	3203      	addne	r2, #3
  409aaa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  409aae:	f1c2 0320 	rsb	r3, r2, #32
  409ab2:	fa00 fc03 	lsl.w	ip, r0, r3
  409ab6:	fa20 f002 	lsr.w	r0, r0, r2
  409aba:	fa01 fe03 	lsl.w	lr, r1, r3
  409abe:	ea40 000e 	orr.w	r0, r0, lr
  409ac2:	fa21 f102 	lsr.w	r1, r1, r2
  409ac6:	4414      	add	r4, r2
  409ac8:	e6c1      	b.n	40984e <__adddf3+0xe6>
  409aca:	bf00      	nop

00409acc <__aeabi_dmul>:
  409acc:	b570      	push	{r4, r5, r6, lr}
  409ace:	f04f 0cff 	mov.w	ip, #255	; 0xff
  409ad2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  409ad6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  409ada:	bf1d      	ittte	ne
  409adc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  409ae0:	ea94 0f0c 	teqne	r4, ip
  409ae4:	ea95 0f0c 	teqne	r5, ip
  409ae8:	f000 f8de 	bleq	409ca8 <__aeabi_dmul+0x1dc>
  409aec:	442c      	add	r4, r5
  409aee:	ea81 0603 	eor.w	r6, r1, r3
  409af2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  409af6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  409afa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  409afe:	bf18      	it	ne
  409b00:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  409b04:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  409b08:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  409b0c:	d038      	beq.n	409b80 <__aeabi_dmul+0xb4>
  409b0e:	fba0 ce02 	umull	ip, lr, r0, r2
  409b12:	f04f 0500 	mov.w	r5, #0
  409b16:	fbe1 e502 	umlal	lr, r5, r1, r2
  409b1a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  409b1e:	fbe0 e503 	umlal	lr, r5, r0, r3
  409b22:	f04f 0600 	mov.w	r6, #0
  409b26:	fbe1 5603 	umlal	r5, r6, r1, r3
  409b2a:	f09c 0f00 	teq	ip, #0
  409b2e:	bf18      	it	ne
  409b30:	f04e 0e01 	orrne.w	lr, lr, #1
  409b34:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  409b38:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  409b3c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  409b40:	d204      	bcs.n	409b4c <__aeabi_dmul+0x80>
  409b42:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  409b46:	416d      	adcs	r5, r5
  409b48:	eb46 0606 	adc.w	r6, r6, r6
  409b4c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  409b50:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  409b54:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  409b58:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  409b5c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  409b60:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  409b64:	bf88      	it	hi
  409b66:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  409b6a:	d81e      	bhi.n	409baa <__aeabi_dmul+0xde>
  409b6c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  409b70:	bf08      	it	eq
  409b72:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  409b76:	f150 0000 	adcs.w	r0, r0, #0
  409b7a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  409b7e:	bd70      	pop	{r4, r5, r6, pc}
  409b80:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  409b84:	ea46 0101 	orr.w	r1, r6, r1
  409b88:	ea40 0002 	orr.w	r0, r0, r2
  409b8c:	ea81 0103 	eor.w	r1, r1, r3
  409b90:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  409b94:	bfc2      	ittt	gt
  409b96:	ebd4 050c 	rsbsgt	r5, r4, ip
  409b9a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  409b9e:	bd70      	popgt	{r4, r5, r6, pc}
  409ba0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  409ba4:	f04f 0e00 	mov.w	lr, #0
  409ba8:	3c01      	subs	r4, #1
  409baa:	f300 80ab 	bgt.w	409d04 <__aeabi_dmul+0x238>
  409bae:	f114 0f36 	cmn.w	r4, #54	; 0x36
  409bb2:	bfde      	ittt	le
  409bb4:	2000      	movle	r0, #0
  409bb6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  409bba:	bd70      	pople	{r4, r5, r6, pc}
  409bbc:	f1c4 0400 	rsb	r4, r4, #0
  409bc0:	3c20      	subs	r4, #32
  409bc2:	da35      	bge.n	409c30 <__aeabi_dmul+0x164>
  409bc4:	340c      	adds	r4, #12
  409bc6:	dc1b      	bgt.n	409c00 <__aeabi_dmul+0x134>
  409bc8:	f104 0414 	add.w	r4, r4, #20
  409bcc:	f1c4 0520 	rsb	r5, r4, #32
  409bd0:	fa00 f305 	lsl.w	r3, r0, r5
  409bd4:	fa20 f004 	lsr.w	r0, r0, r4
  409bd8:	fa01 f205 	lsl.w	r2, r1, r5
  409bdc:	ea40 0002 	orr.w	r0, r0, r2
  409be0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  409be4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  409be8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  409bec:	fa21 f604 	lsr.w	r6, r1, r4
  409bf0:	eb42 0106 	adc.w	r1, r2, r6
  409bf4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  409bf8:	bf08      	it	eq
  409bfa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  409bfe:	bd70      	pop	{r4, r5, r6, pc}
  409c00:	f1c4 040c 	rsb	r4, r4, #12
  409c04:	f1c4 0520 	rsb	r5, r4, #32
  409c08:	fa00 f304 	lsl.w	r3, r0, r4
  409c0c:	fa20 f005 	lsr.w	r0, r0, r5
  409c10:	fa01 f204 	lsl.w	r2, r1, r4
  409c14:	ea40 0002 	orr.w	r0, r0, r2
  409c18:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  409c1c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  409c20:	f141 0100 	adc.w	r1, r1, #0
  409c24:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  409c28:	bf08      	it	eq
  409c2a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  409c2e:	bd70      	pop	{r4, r5, r6, pc}
  409c30:	f1c4 0520 	rsb	r5, r4, #32
  409c34:	fa00 f205 	lsl.w	r2, r0, r5
  409c38:	ea4e 0e02 	orr.w	lr, lr, r2
  409c3c:	fa20 f304 	lsr.w	r3, r0, r4
  409c40:	fa01 f205 	lsl.w	r2, r1, r5
  409c44:	ea43 0302 	orr.w	r3, r3, r2
  409c48:	fa21 f004 	lsr.w	r0, r1, r4
  409c4c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  409c50:	fa21 f204 	lsr.w	r2, r1, r4
  409c54:	ea20 0002 	bic.w	r0, r0, r2
  409c58:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  409c5c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  409c60:	bf08      	it	eq
  409c62:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  409c66:	bd70      	pop	{r4, r5, r6, pc}
  409c68:	f094 0f00 	teq	r4, #0
  409c6c:	d10f      	bne.n	409c8e <__aeabi_dmul+0x1c2>
  409c6e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  409c72:	0040      	lsls	r0, r0, #1
  409c74:	eb41 0101 	adc.w	r1, r1, r1
  409c78:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  409c7c:	bf08      	it	eq
  409c7e:	3c01      	subeq	r4, #1
  409c80:	d0f7      	beq.n	409c72 <__aeabi_dmul+0x1a6>
  409c82:	ea41 0106 	orr.w	r1, r1, r6
  409c86:	f095 0f00 	teq	r5, #0
  409c8a:	bf18      	it	ne
  409c8c:	4770      	bxne	lr
  409c8e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  409c92:	0052      	lsls	r2, r2, #1
  409c94:	eb43 0303 	adc.w	r3, r3, r3
  409c98:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  409c9c:	bf08      	it	eq
  409c9e:	3d01      	subeq	r5, #1
  409ca0:	d0f7      	beq.n	409c92 <__aeabi_dmul+0x1c6>
  409ca2:	ea43 0306 	orr.w	r3, r3, r6
  409ca6:	4770      	bx	lr
  409ca8:	ea94 0f0c 	teq	r4, ip
  409cac:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  409cb0:	bf18      	it	ne
  409cb2:	ea95 0f0c 	teqne	r5, ip
  409cb6:	d00c      	beq.n	409cd2 <__aeabi_dmul+0x206>
  409cb8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  409cbc:	bf18      	it	ne
  409cbe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  409cc2:	d1d1      	bne.n	409c68 <__aeabi_dmul+0x19c>
  409cc4:	ea81 0103 	eor.w	r1, r1, r3
  409cc8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  409ccc:	f04f 0000 	mov.w	r0, #0
  409cd0:	bd70      	pop	{r4, r5, r6, pc}
  409cd2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  409cd6:	bf06      	itte	eq
  409cd8:	4610      	moveq	r0, r2
  409cda:	4619      	moveq	r1, r3
  409cdc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  409ce0:	d019      	beq.n	409d16 <__aeabi_dmul+0x24a>
  409ce2:	ea94 0f0c 	teq	r4, ip
  409ce6:	d102      	bne.n	409cee <__aeabi_dmul+0x222>
  409ce8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  409cec:	d113      	bne.n	409d16 <__aeabi_dmul+0x24a>
  409cee:	ea95 0f0c 	teq	r5, ip
  409cf2:	d105      	bne.n	409d00 <__aeabi_dmul+0x234>
  409cf4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  409cf8:	bf1c      	itt	ne
  409cfa:	4610      	movne	r0, r2
  409cfc:	4619      	movne	r1, r3
  409cfe:	d10a      	bne.n	409d16 <__aeabi_dmul+0x24a>
  409d00:	ea81 0103 	eor.w	r1, r1, r3
  409d04:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  409d08:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  409d0c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  409d10:	f04f 0000 	mov.w	r0, #0
  409d14:	bd70      	pop	{r4, r5, r6, pc}
  409d16:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  409d1a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  409d1e:	bd70      	pop	{r4, r5, r6, pc}

00409d20 <__aeabi_ddiv>:
  409d20:	b570      	push	{r4, r5, r6, lr}
  409d22:	f04f 0cff 	mov.w	ip, #255	; 0xff
  409d26:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  409d2a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  409d2e:	bf1d      	ittte	ne
  409d30:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  409d34:	ea94 0f0c 	teqne	r4, ip
  409d38:	ea95 0f0c 	teqne	r5, ip
  409d3c:	f000 f8a7 	bleq	409e8e <__aeabi_ddiv+0x16e>
  409d40:	eba4 0405 	sub.w	r4, r4, r5
  409d44:	ea81 0e03 	eor.w	lr, r1, r3
  409d48:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  409d4c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  409d50:	f000 8088 	beq.w	409e64 <__aeabi_ddiv+0x144>
  409d54:	ea4f 3303 	mov.w	r3, r3, lsl #12
  409d58:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  409d5c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  409d60:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  409d64:	ea4f 2202 	mov.w	r2, r2, lsl #8
  409d68:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  409d6c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  409d70:	ea4f 2600 	mov.w	r6, r0, lsl #8
  409d74:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  409d78:	429d      	cmp	r5, r3
  409d7a:	bf08      	it	eq
  409d7c:	4296      	cmpeq	r6, r2
  409d7e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  409d82:	f504 7440 	add.w	r4, r4, #768	; 0x300
  409d86:	d202      	bcs.n	409d8e <__aeabi_ddiv+0x6e>
  409d88:	085b      	lsrs	r3, r3, #1
  409d8a:	ea4f 0232 	mov.w	r2, r2, rrx
  409d8e:	1ab6      	subs	r6, r6, r2
  409d90:	eb65 0503 	sbc.w	r5, r5, r3
  409d94:	085b      	lsrs	r3, r3, #1
  409d96:	ea4f 0232 	mov.w	r2, r2, rrx
  409d9a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  409d9e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  409da2:	ebb6 0e02 	subs.w	lr, r6, r2
  409da6:	eb75 0e03 	sbcs.w	lr, r5, r3
  409daa:	bf22      	ittt	cs
  409dac:	1ab6      	subcs	r6, r6, r2
  409dae:	4675      	movcs	r5, lr
  409db0:	ea40 000c 	orrcs.w	r0, r0, ip
  409db4:	085b      	lsrs	r3, r3, #1
  409db6:	ea4f 0232 	mov.w	r2, r2, rrx
  409dba:	ebb6 0e02 	subs.w	lr, r6, r2
  409dbe:	eb75 0e03 	sbcs.w	lr, r5, r3
  409dc2:	bf22      	ittt	cs
  409dc4:	1ab6      	subcs	r6, r6, r2
  409dc6:	4675      	movcs	r5, lr
  409dc8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  409dcc:	085b      	lsrs	r3, r3, #1
  409dce:	ea4f 0232 	mov.w	r2, r2, rrx
  409dd2:	ebb6 0e02 	subs.w	lr, r6, r2
  409dd6:	eb75 0e03 	sbcs.w	lr, r5, r3
  409dda:	bf22      	ittt	cs
  409ddc:	1ab6      	subcs	r6, r6, r2
  409dde:	4675      	movcs	r5, lr
  409de0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  409de4:	085b      	lsrs	r3, r3, #1
  409de6:	ea4f 0232 	mov.w	r2, r2, rrx
  409dea:	ebb6 0e02 	subs.w	lr, r6, r2
  409dee:	eb75 0e03 	sbcs.w	lr, r5, r3
  409df2:	bf22      	ittt	cs
  409df4:	1ab6      	subcs	r6, r6, r2
  409df6:	4675      	movcs	r5, lr
  409df8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  409dfc:	ea55 0e06 	orrs.w	lr, r5, r6
  409e00:	d018      	beq.n	409e34 <__aeabi_ddiv+0x114>
  409e02:	ea4f 1505 	mov.w	r5, r5, lsl #4
  409e06:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  409e0a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  409e0e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  409e12:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  409e16:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  409e1a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  409e1e:	d1c0      	bne.n	409da2 <__aeabi_ddiv+0x82>
  409e20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  409e24:	d10b      	bne.n	409e3e <__aeabi_ddiv+0x11e>
  409e26:	ea41 0100 	orr.w	r1, r1, r0
  409e2a:	f04f 0000 	mov.w	r0, #0
  409e2e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  409e32:	e7b6      	b.n	409da2 <__aeabi_ddiv+0x82>
  409e34:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  409e38:	bf04      	itt	eq
  409e3a:	4301      	orreq	r1, r0
  409e3c:	2000      	moveq	r0, #0
  409e3e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  409e42:	bf88      	it	hi
  409e44:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  409e48:	f63f aeaf 	bhi.w	409baa <__aeabi_dmul+0xde>
  409e4c:	ebb5 0c03 	subs.w	ip, r5, r3
  409e50:	bf04      	itt	eq
  409e52:	ebb6 0c02 	subseq.w	ip, r6, r2
  409e56:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  409e5a:	f150 0000 	adcs.w	r0, r0, #0
  409e5e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  409e62:	bd70      	pop	{r4, r5, r6, pc}
  409e64:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  409e68:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  409e6c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  409e70:	bfc2      	ittt	gt
  409e72:	ebd4 050c 	rsbsgt	r5, r4, ip
  409e76:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  409e7a:	bd70      	popgt	{r4, r5, r6, pc}
  409e7c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  409e80:	f04f 0e00 	mov.w	lr, #0
  409e84:	3c01      	subs	r4, #1
  409e86:	e690      	b.n	409baa <__aeabi_dmul+0xde>
  409e88:	ea45 0e06 	orr.w	lr, r5, r6
  409e8c:	e68d      	b.n	409baa <__aeabi_dmul+0xde>
  409e8e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  409e92:	ea94 0f0c 	teq	r4, ip
  409e96:	bf08      	it	eq
  409e98:	ea95 0f0c 	teqeq	r5, ip
  409e9c:	f43f af3b 	beq.w	409d16 <__aeabi_dmul+0x24a>
  409ea0:	ea94 0f0c 	teq	r4, ip
  409ea4:	d10a      	bne.n	409ebc <__aeabi_ddiv+0x19c>
  409ea6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  409eaa:	f47f af34 	bne.w	409d16 <__aeabi_dmul+0x24a>
  409eae:	ea95 0f0c 	teq	r5, ip
  409eb2:	f47f af25 	bne.w	409d00 <__aeabi_dmul+0x234>
  409eb6:	4610      	mov	r0, r2
  409eb8:	4619      	mov	r1, r3
  409eba:	e72c      	b.n	409d16 <__aeabi_dmul+0x24a>
  409ebc:	ea95 0f0c 	teq	r5, ip
  409ec0:	d106      	bne.n	409ed0 <__aeabi_ddiv+0x1b0>
  409ec2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  409ec6:	f43f aefd 	beq.w	409cc4 <__aeabi_dmul+0x1f8>
  409eca:	4610      	mov	r0, r2
  409ecc:	4619      	mov	r1, r3
  409ece:	e722      	b.n	409d16 <__aeabi_dmul+0x24a>
  409ed0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  409ed4:	bf18      	it	ne
  409ed6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  409eda:	f47f aec5 	bne.w	409c68 <__aeabi_dmul+0x19c>
  409ede:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  409ee2:	f47f af0d 	bne.w	409d00 <__aeabi_dmul+0x234>
  409ee6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  409eea:	f47f aeeb 	bne.w	409cc4 <__aeabi_dmul+0x1f8>
  409eee:	e712      	b.n	409d16 <__aeabi_dmul+0x24a>

00409ef0 <__gedf2>:
  409ef0:	f04f 3cff 	mov.w	ip, #4294967295
  409ef4:	e006      	b.n	409f04 <__cmpdf2+0x4>
  409ef6:	bf00      	nop

00409ef8 <__ledf2>:
  409ef8:	f04f 0c01 	mov.w	ip, #1
  409efc:	e002      	b.n	409f04 <__cmpdf2+0x4>
  409efe:	bf00      	nop

00409f00 <__cmpdf2>:
  409f00:	f04f 0c01 	mov.w	ip, #1
  409f04:	f84d cd04 	str.w	ip, [sp, #-4]!
  409f08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  409f0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409f10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  409f14:	bf18      	it	ne
  409f16:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  409f1a:	d01b      	beq.n	409f54 <__cmpdf2+0x54>
  409f1c:	b001      	add	sp, #4
  409f1e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  409f22:	bf0c      	ite	eq
  409f24:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  409f28:	ea91 0f03 	teqne	r1, r3
  409f2c:	bf02      	ittt	eq
  409f2e:	ea90 0f02 	teqeq	r0, r2
  409f32:	2000      	moveq	r0, #0
  409f34:	4770      	bxeq	lr
  409f36:	f110 0f00 	cmn.w	r0, #0
  409f3a:	ea91 0f03 	teq	r1, r3
  409f3e:	bf58      	it	pl
  409f40:	4299      	cmppl	r1, r3
  409f42:	bf08      	it	eq
  409f44:	4290      	cmpeq	r0, r2
  409f46:	bf2c      	ite	cs
  409f48:	17d8      	asrcs	r0, r3, #31
  409f4a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  409f4e:	f040 0001 	orr.w	r0, r0, #1
  409f52:	4770      	bx	lr
  409f54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  409f58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409f5c:	d102      	bne.n	409f64 <__cmpdf2+0x64>
  409f5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  409f62:	d107      	bne.n	409f74 <__cmpdf2+0x74>
  409f64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  409f68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409f6c:	d1d6      	bne.n	409f1c <__cmpdf2+0x1c>
  409f6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  409f72:	d0d3      	beq.n	409f1c <__cmpdf2+0x1c>
  409f74:	f85d 0b04 	ldr.w	r0, [sp], #4
  409f78:	4770      	bx	lr
  409f7a:	bf00      	nop

00409f7c <__aeabi_cdrcmple>:
  409f7c:	4684      	mov	ip, r0
  409f7e:	4610      	mov	r0, r2
  409f80:	4662      	mov	r2, ip
  409f82:	468c      	mov	ip, r1
  409f84:	4619      	mov	r1, r3
  409f86:	4663      	mov	r3, ip
  409f88:	e000      	b.n	409f8c <__aeabi_cdcmpeq>
  409f8a:	bf00      	nop

00409f8c <__aeabi_cdcmpeq>:
  409f8c:	b501      	push	{r0, lr}
  409f8e:	f7ff ffb7 	bl	409f00 <__cmpdf2>
  409f92:	2800      	cmp	r0, #0
  409f94:	bf48      	it	mi
  409f96:	f110 0f00 	cmnmi.w	r0, #0
  409f9a:	bd01      	pop	{r0, pc}

00409f9c <__aeabi_dcmpeq>:
  409f9c:	f84d ed08 	str.w	lr, [sp, #-8]!
  409fa0:	f7ff fff4 	bl	409f8c <__aeabi_cdcmpeq>
  409fa4:	bf0c      	ite	eq
  409fa6:	2001      	moveq	r0, #1
  409fa8:	2000      	movne	r0, #0
  409faa:	f85d fb08 	ldr.w	pc, [sp], #8
  409fae:	bf00      	nop

00409fb0 <__aeabi_dcmplt>:
  409fb0:	f84d ed08 	str.w	lr, [sp, #-8]!
  409fb4:	f7ff ffea 	bl	409f8c <__aeabi_cdcmpeq>
  409fb8:	bf34      	ite	cc
  409fba:	2001      	movcc	r0, #1
  409fbc:	2000      	movcs	r0, #0
  409fbe:	f85d fb08 	ldr.w	pc, [sp], #8
  409fc2:	bf00      	nop

00409fc4 <__aeabi_dcmple>:
  409fc4:	f84d ed08 	str.w	lr, [sp, #-8]!
  409fc8:	f7ff ffe0 	bl	409f8c <__aeabi_cdcmpeq>
  409fcc:	bf94      	ite	ls
  409fce:	2001      	movls	r0, #1
  409fd0:	2000      	movhi	r0, #0
  409fd2:	f85d fb08 	ldr.w	pc, [sp], #8
  409fd6:	bf00      	nop

00409fd8 <__aeabi_dcmpge>:
  409fd8:	f84d ed08 	str.w	lr, [sp, #-8]!
  409fdc:	f7ff ffce 	bl	409f7c <__aeabi_cdrcmple>
  409fe0:	bf94      	ite	ls
  409fe2:	2001      	movls	r0, #1
  409fe4:	2000      	movhi	r0, #0
  409fe6:	f85d fb08 	ldr.w	pc, [sp], #8
  409fea:	bf00      	nop

00409fec <__aeabi_dcmpgt>:
  409fec:	f84d ed08 	str.w	lr, [sp, #-8]!
  409ff0:	f7ff ffc4 	bl	409f7c <__aeabi_cdrcmple>
  409ff4:	bf34      	ite	cc
  409ff6:	2001      	movcc	r0, #1
  409ff8:	2000      	movcs	r0, #0
  409ffa:	f85d fb08 	ldr.w	pc, [sp], #8
  409ffe:	bf00      	nop

0040a000 <__aeabi_d2iz>:
  40a000:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40a004:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40a008:	d215      	bcs.n	40a036 <__aeabi_d2iz+0x36>
  40a00a:	d511      	bpl.n	40a030 <__aeabi_d2iz+0x30>
  40a00c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40a010:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40a014:	d912      	bls.n	40a03c <__aeabi_d2iz+0x3c>
  40a016:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40a01a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40a01e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40a022:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40a026:	fa23 f002 	lsr.w	r0, r3, r2
  40a02a:	bf18      	it	ne
  40a02c:	4240      	negne	r0, r0
  40a02e:	4770      	bx	lr
  40a030:	f04f 0000 	mov.w	r0, #0
  40a034:	4770      	bx	lr
  40a036:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40a03a:	d105      	bne.n	40a048 <__aeabi_d2iz+0x48>
  40a03c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40a040:	bf08      	it	eq
  40a042:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40a046:	4770      	bx	lr
  40a048:	f04f 0000 	mov.w	r0, #0
  40a04c:	4770      	bx	lr
  40a04e:	bf00      	nop

0040a050 <__aeabi_uldivmod>:
  40a050:	b953      	cbnz	r3, 40a068 <__aeabi_uldivmod+0x18>
  40a052:	b94a      	cbnz	r2, 40a068 <__aeabi_uldivmod+0x18>
  40a054:	2900      	cmp	r1, #0
  40a056:	bf08      	it	eq
  40a058:	2800      	cmpeq	r0, #0
  40a05a:	bf1c      	itt	ne
  40a05c:	f04f 31ff 	movne.w	r1, #4294967295
  40a060:	f04f 30ff 	movne.w	r0, #4294967295
  40a064:	f000 b83c 	b.w	40a0e0 <__aeabi_idiv0>
  40a068:	b082      	sub	sp, #8
  40a06a:	46ec      	mov	ip, sp
  40a06c:	e92d 5000 	stmdb	sp!, {ip, lr}
  40a070:	f000 f81e 	bl	40a0b0 <__gnu_uldivmod_helper>
  40a074:	f8dd e004 	ldr.w	lr, [sp, #4]
  40a078:	b002      	add	sp, #8
  40a07a:	bc0c      	pop	{r2, r3}
  40a07c:	4770      	bx	lr
  40a07e:	bf00      	nop

0040a080 <__gnu_ldivmod_helper>:
  40a080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a084:	4690      	mov	r8, r2
  40a086:	4606      	mov	r6, r0
  40a088:	460f      	mov	r7, r1
  40a08a:	461d      	mov	r5, r3
  40a08c:	9c06      	ldr	r4, [sp, #24]
  40a08e:	f000 f829 	bl	40a0e4 <__divdi3>
  40a092:	fb08 fc01 	mul.w	ip, r8, r1
  40a096:	4686      	mov	lr, r0
  40a098:	fba8 2300 	umull	r2, r3, r8, r0
  40a09c:	fb00 c505 	mla	r5, r0, r5, ip
  40a0a0:	1ab2      	subs	r2, r6, r2
  40a0a2:	442b      	add	r3, r5
  40a0a4:	eb67 0303 	sbc.w	r3, r7, r3
  40a0a8:	e9c4 2300 	strd	r2, r3, [r4]
  40a0ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040a0b0 <__gnu_uldivmod_helper>:
  40a0b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40a0b4:	461d      	mov	r5, r3
  40a0b6:	4617      	mov	r7, r2
  40a0b8:	4680      	mov	r8, r0
  40a0ba:	4689      	mov	r9, r1
  40a0bc:	9e08      	ldr	r6, [sp, #32]
  40a0be:	f000 f953 	bl	40a368 <__udivdi3>
  40a0c2:	fb00 f305 	mul.w	r3, r0, r5
  40a0c6:	fba0 4507 	umull	r4, r5, r0, r7
  40a0ca:	fb07 3701 	mla	r7, r7, r1, r3
  40a0ce:	ebb8 0404 	subs.w	r4, r8, r4
  40a0d2:	443d      	add	r5, r7
  40a0d4:	eb69 0505 	sbc.w	r5, r9, r5
  40a0d8:	e9c6 4500 	strd	r4, r5, [r6]
  40a0dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0040a0e0 <__aeabi_idiv0>:
  40a0e0:	4770      	bx	lr
  40a0e2:	bf00      	nop

0040a0e4 <__divdi3>:
  40a0e4:	2900      	cmp	r1, #0
  40a0e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40a0ea:	f2c0 80a2 	blt.w	40a232 <__divdi3+0x14e>
  40a0ee:	2600      	movs	r6, #0
  40a0f0:	2b00      	cmp	r3, #0
  40a0f2:	f2c0 8098 	blt.w	40a226 <__divdi3+0x142>
  40a0f6:	468c      	mov	ip, r1
  40a0f8:	4690      	mov	r8, r2
  40a0fa:	469e      	mov	lr, r3
  40a0fc:	4615      	mov	r5, r2
  40a0fe:	4604      	mov	r4, r0
  40a100:	460f      	mov	r7, r1
  40a102:	bbcb      	cbnz	r3, 40a178 <__divdi3+0x94>
  40a104:	428a      	cmp	r2, r1
  40a106:	d956      	bls.n	40a1b6 <__divdi3+0xd2>
  40a108:	fab2 f382 	clz	r3, r2
  40a10c:	b13b      	cbz	r3, 40a11e <__divdi3+0x3a>
  40a10e:	f1c3 0220 	rsb	r2, r3, #32
  40a112:	409f      	lsls	r7, r3
  40a114:	409d      	lsls	r5, r3
  40a116:	409c      	lsls	r4, r3
  40a118:	fa20 f202 	lsr.w	r2, r0, r2
  40a11c:	4317      	orrs	r7, r2
  40a11e:	0c28      	lsrs	r0, r5, #16
  40a120:	0c22      	lsrs	r2, r4, #16
  40a122:	fa1f fe85 	uxth.w	lr, r5
  40a126:	fbb7 f1f0 	udiv	r1, r7, r0
  40a12a:	fb00 7711 	mls	r7, r0, r1, r7
  40a12e:	fb0e f301 	mul.w	r3, lr, r1
  40a132:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  40a136:	42bb      	cmp	r3, r7
  40a138:	d907      	bls.n	40a14a <__divdi3+0x66>
  40a13a:	197f      	adds	r7, r7, r5
  40a13c:	f080 8101 	bcs.w	40a342 <__divdi3+0x25e>
  40a140:	42bb      	cmp	r3, r7
  40a142:	f240 80fe 	bls.w	40a342 <__divdi3+0x25e>
  40a146:	3902      	subs	r1, #2
  40a148:	442f      	add	r7, r5
  40a14a:	1aff      	subs	r7, r7, r3
  40a14c:	b2a4      	uxth	r4, r4
  40a14e:	fbb7 f3f0 	udiv	r3, r7, r0
  40a152:	fb00 7713 	mls	r7, r0, r3, r7
  40a156:	fb0e fe03 	mul.w	lr, lr, r3
  40a15a:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  40a15e:	45be      	cmp	lr, r7
  40a160:	d906      	bls.n	40a170 <__divdi3+0x8c>
  40a162:	197f      	adds	r7, r7, r5
  40a164:	f080 80eb 	bcs.w	40a33e <__divdi3+0x25a>
  40a168:	45be      	cmp	lr, r7
  40a16a:	f240 80e8 	bls.w	40a33e <__divdi3+0x25a>
  40a16e:	3b02      	subs	r3, #2
  40a170:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40a174:	2200      	movs	r2, #0
  40a176:	e003      	b.n	40a180 <__divdi3+0x9c>
  40a178:	428b      	cmp	r3, r1
  40a17a:	d90f      	bls.n	40a19c <__divdi3+0xb8>
  40a17c:	2200      	movs	r2, #0
  40a17e:	4613      	mov	r3, r2
  40a180:	1c34      	adds	r4, r6, #0
  40a182:	f04f 0500 	mov.w	r5, #0
  40a186:	bf18      	it	ne
  40a188:	2401      	movne	r4, #1
  40a18a:	4260      	negs	r0, r4
  40a18c:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  40a190:	4058      	eors	r0, r3
  40a192:	4051      	eors	r1, r2
  40a194:	1900      	adds	r0, r0, r4
  40a196:	4169      	adcs	r1, r5
  40a198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a19c:	fab3 f283 	clz	r2, r3
  40a1a0:	2a00      	cmp	r2, #0
  40a1a2:	f040 8083 	bne.w	40a2ac <__divdi3+0x1c8>
  40a1a6:	4580      	cmp	r8, r0
  40a1a8:	f240 80cd 	bls.w	40a346 <__divdi3+0x262>
  40a1ac:	428b      	cmp	r3, r1
  40a1ae:	f0c0 80ca 	bcc.w	40a346 <__divdi3+0x262>
  40a1b2:	4613      	mov	r3, r2
  40a1b4:	e7e4      	b.n	40a180 <__divdi3+0x9c>
  40a1b6:	b912      	cbnz	r2, 40a1be <__divdi3+0xda>
  40a1b8:	2301      	movs	r3, #1
  40a1ba:	fbb3 f5f2 	udiv	r5, r3, r2
  40a1be:	fab5 f285 	clz	r2, r5
  40a1c2:	2a00      	cmp	r2, #0
  40a1c4:	d13b      	bne.n	40a23e <__divdi3+0x15a>
  40a1c6:	1b78      	subs	r0, r7, r5
  40a1c8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40a1cc:	fa1f fc85 	uxth.w	ip, r5
  40a1d0:	2201      	movs	r2, #1
  40a1d2:	0c21      	lsrs	r1, r4, #16
  40a1d4:	fbb0 f8fe 	udiv	r8, r0, lr
  40a1d8:	fb0e 0018 	mls	r0, lr, r8, r0
  40a1dc:	fb0c f308 	mul.w	r3, ip, r8
  40a1e0:	ea41 4700 	orr.w	r7, r1, r0, lsl #16
  40a1e4:	42bb      	cmp	r3, r7
  40a1e6:	d908      	bls.n	40a1fa <__divdi3+0x116>
  40a1e8:	197f      	adds	r7, r7, r5
  40a1ea:	f080 80b0 	bcs.w	40a34e <__divdi3+0x26a>
  40a1ee:	42bb      	cmp	r3, r7
  40a1f0:	f240 80ad 	bls.w	40a34e <__divdi3+0x26a>
  40a1f4:	f1a8 0802 	sub.w	r8, r8, #2
  40a1f8:	442f      	add	r7, r5
  40a1fa:	1aff      	subs	r7, r7, r3
  40a1fc:	b2a4      	uxth	r4, r4
  40a1fe:	fbb7 f3fe 	udiv	r3, r7, lr
  40a202:	fb0e 7713 	mls	r7, lr, r3, r7
  40a206:	fb0c fc03 	mul.w	ip, ip, r3
  40a20a:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  40a20e:	45bc      	cmp	ip, r7
  40a210:	d906      	bls.n	40a220 <__divdi3+0x13c>
  40a212:	197f      	adds	r7, r7, r5
  40a214:	f080 8099 	bcs.w	40a34a <__divdi3+0x266>
  40a218:	45bc      	cmp	ip, r7
  40a21a:	f240 8096 	bls.w	40a34a <__divdi3+0x266>
  40a21e:	3b02      	subs	r3, #2
  40a220:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40a224:	e7ac      	b.n	40a180 <__divdi3+0x9c>
  40a226:	4252      	negs	r2, r2
  40a228:	ea6f 0606 	mvn.w	r6, r6
  40a22c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40a230:	e761      	b.n	40a0f6 <__divdi3+0x12>
  40a232:	4240      	negs	r0, r0
  40a234:	f04f 36ff 	mov.w	r6, #4294967295
  40a238:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a23c:	e758      	b.n	40a0f0 <__divdi3+0xc>
  40a23e:	4095      	lsls	r5, r2
  40a240:	f1c2 0120 	rsb	r1, r2, #32
  40a244:	fa07 f302 	lsl.w	r3, r7, r2
  40a248:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40a24c:	40cf      	lsrs	r7, r1
  40a24e:	fa24 f101 	lsr.w	r1, r4, r1
  40a252:	4094      	lsls	r4, r2
  40a254:	fa1f fc85 	uxth.w	ip, r5
  40a258:	4319      	orrs	r1, r3
  40a25a:	fbb7 f2fe 	udiv	r2, r7, lr
  40a25e:	ea4f 4811 	mov.w	r8, r1, lsr #16
  40a262:	fb0e 7712 	mls	r7, lr, r2, r7
  40a266:	fb0c f302 	mul.w	r3, ip, r2
  40a26a:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  40a26e:	42bb      	cmp	r3, r7
  40a270:	d905      	bls.n	40a27e <__divdi3+0x19a>
  40a272:	197f      	adds	r7, r7, r5
  40a274:	d271      	bcs.n	40a35a <__divdi3+0x276>
  40a276:	42bb      	cmp	r3, r7
  40a278:	d96f      	bls.n	40a35a <__divdi3+0x276>
  40a27a:	3a02      	subs	r2, #2
  40a27c:	442f      	add	r7, r5
  40a27e:	1aff      	subs	r7, r7, r3
  40a280:	b289      	uxth	r1, r1
  40a282:	fbb7 f8fe 	udiv	r8, r7, lr
  40a286:	fb0e 7718 	mls	r7, lr, r8, r7
  40a28a:	fb0c f008 	mul.w	r0, ip, r8
  40a28e:	ea41 4307 	orr.w	r3, r1, r7, lsl #16
  40a292:	4298      	cmp	r0, r3
  40a294:	d906      	bls.n	40a2a4 <__divdi3+0x1c0>
  40a296:	195b      	adds	r3, r3, r5
  40a298:	d261      	bcs.n	40a35e <__divdi3+0x27a>
  40a29a:	4298      	cmp	r0, r3
  40a29c:	d95f      	bls.n	40a35e <__divdi3+0x27a>
  40a29e:	f1a8 0802 	sub.w	r8, r8, #2
  40a2a2:	442b      	add	r3, r5
  40a2a4:	1a18      	subs	r0, r3, r0
  40a2a6:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  40a2aa:	e792      	b.n	40a1d2 <__divdi3+0xee>
  40a2ac:	f1c2 0720 	rsb	r7, r2, #32
  40a2b0:	fa03 fe02 	lsl.w	lr, r3, r2
  40a2b4:	fa08 f502 	lsl.w	r5, r8, r2
  40a2b8:	4091      	lsls	r1, r2
  40a2ba:	fa28 f307 	lsr.w	r3, r8, r7
  40a2be:	fa2c fc07 	lsr.w	ip, ip, r7
  40a2c2:	40f8      	lsrs	r0, r7
  40a2c4:	ea43 0e0e 	orr.w	lr, r3, lr
  40a2c8:	4308      	orrs	r0, r1
  40a2ca:	ea4f 481e 	mov.w	r8, lr, lsr #16
  40a2ce:	0c07      	lsrs	r7, r0, #16
  40a2d0:	fa1f fa8e 	uxth.w	sl, lr
  40a2d4:	fbbc f9f8 	udiv	r9, ip, r8
  40a2d8:	fb08 cc19 	mls	ip, r8, r9, ip
  40a2dc:	fb0a f109 	mul.w	r1, sl, r9
  40a2e0:	ea47 4c0c 	orr.w	ip, r7, ip, lsl #16
  40a2e4:	4561      	cmp	r1, ip
  40a2e6:	d907      	bls.n	40a2f8 <__divdi3+0x214>
  40a2e8:	eb1c 0c0e 	adds.w	ip, ip, lr
  40a2ec:	d232      	bcs.n	40a354 <__divdi3+0x270>
  40a2ee:	4561      	cmp	r1, ip
  40a2f0:	d930      	bls.n	40a354 <__divdi3+0x270>
  40a2f2:	f1a9 0902 	sub.w	r9, r9, #2
  40a2f6:	44f4      	add	ip, lr
  40a2f8:	ebc1 0c0c 	rsb	ip, r1, ip
  40a2fc:	b280      	uxth	r0, r0
  40a2fe:	fbbc f3f8 	udiv	r3, ip, r8
  40a302:	fb08 cc13 	mls	ip, r8, r3, ip
  40a306:	fb0a fa03 	mul.w	sl, sl, r3
  40a30a:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
  40a30e:	458a      	cmp	sl, r1
  40a310:	d906      	bls.n	40a320 <__divdi3+0x23c>
  40a312:	eb11 010e 	adds.w	r1, r1, lr
  40a316:	d225      	bcs.n	40a364 <__divdi3+0x280>
  40a318:	458a      	cmp	sl, r1
  40a31a:	d923      	bls.n	40a364 <__divdi3+0x280>
  40a31c:	3b02      	subs	r3, #2
  40a31e:	4471      	add	r1, lr
  40a320:	ea43 4309 	orr.w	r3, r3, r9, lsl #16
  40a324:	ebca 0101 	rsb	r1, sl, r1
  40a328:	fba3 8905 	umull	r8, r9, r3, r5
  40a32c:	4549      	cmp	r1, r9
  40a32e:	d303      	bcc.n	40a338 <__divdi3+0x254>
  40a330:	d103      	bne.n	40a33a <__divdi3+0x256>
  40a332:	4094      	lsls	r4, r2
  40a334:	4544      	cmp	r4, r8
  40a336:	d200      	bcs.n	40a33a <__divdi3+0x256>
  40a338:	3b01      	subs	r3, #1
  40a33a:	2200      	movs	r2, #0
  40a33c:	e720      	b.n	40a180 <__divdi3+0x9c>
  40a33e:	3b01      	subs	r3, #1
  40a340:	e716      	b.n	40a170 <__divdi3+0x8c>
  40a342:	3901      	subs	r1, #1
  40a344:	e701      	b.n	40a14a <__divdi3+0x66>
  40a346:	2301      	movs	r3, #1
  40a348:	e71a      	b.n	40a180 <__divdi3+0x9c>
  40a34a:	3b01      	subs	r3, #1
  40a34c:	e768      	b.n	40a220 <__divdi3+0x13c>
  40a34e:	f108 38ff 	add.w	r8, r8, #4294967295
  40a352:	e752      	b.n	40a1fa <__divdi3+0x116>
  40a354:	f109 39ff 	add.w	r9, r9, #4294967295
  40a358:	e7ce      	b.n	40a2f8 <__divdi3+0x214>
  40a35a:	3a01      	subs	r2, #1
  40a35c:	e78f      	b.n	40a27e <__divdi3+0x19a>
  40a35e:	f108 38ff 	add.w	r8, r8, #4294967295
  40a362:	e79f      	b.n	40a2a4 <__divdi3+0x1c0>
  40a364:	3b01      	subs	r3, #1
  40a366:	e7db      	b.n	40a320 <__divdi3+0x23c>

0040a368 <__udivdi3>:
  40a368:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40a36c:	2b00      	cmp	r3, #0
  40a36e:	d140      	bne.n	40a3f2 <__udivdi3+0x8a>
  40a370:	428a      	cmp	r2, r1
  40a372:	4604      	mov	r4, r0
  40a374:	4615      	mov	r5, r2
  40a376:	d94a      	bls.n	40a40e <__udivdi3+0xa6>
  40a378:	fab2 f382 	clz	r3, r2
  40a37c:	460f      	mov	r7, r1
  40a37e:	b14b      	cbz	r3, 40a394 <__udivdi3+0x2c>
  40a380:	f1c3 0620 	rsb	r6, r3, #32
  40a384:	4099      	lsls	r1, r3
  40a386:	fa00 f403 	lsl.w	r4, r0, r3
  40a38a:	fa02 f503 	lsl.w	r5, r2, r3
  40a38e:	40f0      	lsrs	r0, r6
  40a390:	ea40 0701 	orr.w	r7, r0, r1
  40a394:	0c29      	lsrs	r1, r5, #16
  40a396:	0c26      	lsrs	r6, r4, #16
  40a398:	fa1f fe85 	uxth.w	lr, r5
  40a39c:	fbb7 f0f1 	udiv	r0, r7, r1
  40a3a0:	fb01 7710 	mls	r7, r1, r0, r7
  40a3a4:	fb0e f200 	mul.w	r2, lr, r0
  40a3a8:	ea46 4307 	orr.w	r3, r6, r7, lsl #16
  40a3ac:	429a      	cmp	r2, r3
  40a3ae:	d907      	bls.n	40a3c0 <__udivdi3+0x58>
  40a3b0:	195b      	adds	r3, r3, r5
  40a3b2:	f080 80ea 	bcs.w	40a58a <__udivdi3+0x222>
  40a3b6:	429a      	cmp	r2, r3
  40a3b8:	f240 80e7 	bls.w	40a58a <__udivdi3+0x222>
  40a3bc:	3802      	subs	r0, #2
  40a3be:	442b      	add	r3, r5
  40a3c0:	1a9a      	subs	r2, r3, r2
  40a3c2:	b2a4      	uxth	r4, r4
  40a3c4:	fbb2 f3f1 	udiv	r3, r2, r1
  40a3c8:	fb01 2213 	mls	r2, r1, r3, r2
  40a3cc:	fb0e fe03 	mul.w	lr, lr, r3
  40a3d0:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  40a3d4:	4596      	cmp	lr, r2
  40a3d6:	d906      	bls.n	40a3e6 <__udivdi3+0x7e>
  40a3d8:	1952      	adds	r2, r2, r5
  40a3da:	f080 80da 	bcs.w	40a592 <__udivdi3+0x22a>
  40a3de:	4596      	cmp	lr, r2
  40a3e0:	f240 80d7 	bls.w	40a592 <__udivdi3+0x22a>
  40a3e4:	3b02      	subs	r3, #2
  40a3e6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40a3ea:	2600      	movs	r6, #0
  40a3ec:	4631      	mov	r1, r6
  40a3ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40a3f2:	428b      	cmp	r3, r1
  40a3f4:	d844      	bhi.n	40a480 <__udivdi3+0x118>
  40a3f6:	fab3 f683 	clz	r6, r3
  40a3fa:	2e00      	cmp	r6, #0
  40a3fc:	d145      	bne.n	40a48a <__udivdi3+0x122>
  40a3fe:	4282      	cmp	r2, r0
  40a400:	f240 80bf 	bls.w	40a582 <__udivdi3+0x21a>
  40a404:	428b      	cmp	r3, r1
  40a406:	f0c0 80bc 	bcc.w	40a582 <__udivdi3+0x21a>
  40a40a:	4630      	mov	r0, r6
  40a40c:	e7ee      	b.n	40a3ec <__udivdi3+0x84>
  40a40e:	b912      	cbnz	r2, 40a416 <__udivdi3+0xae>
  40a410:	2501      	movs	r5, #1
  40a412:	fbb5 f5f2 	udiv	r5, r5, r2
  40a416:	fab5 f285 	clz	r2, r5
  40a41a:	2a00      	cmp	r2, #0
  40a41c:	d17b      	bne.n	40a516 <__udivdi3+0x1ae>
  40a41e:	1b4a      	subs	r2, r1, r5
  40a420:	0c2f      	lsrs	r7, r5, #16
  40a422:	fa1f fe85 	uxth.w	lr, r5
  40a426:	2601      	movs	r6, #1
  40a428:	0c23      	lsrs	r3, r4, #16
  40a42a:	fbb2 f0f7 	udiv	r0, r2, r7
  40a42e:	fb07 2210 	mls	r2, r7, r0, r2
  40a432:	fb0e fc00 	mul.w	ip, lr, r0
  40a436:	ea43 4102 	orr.w	r1, r3, r2, lsl #16
  40a43a:	458c      	cmp	ip, r1
  40a43c:	d907      	bls.n	40a44e <__udivdi3+0xe6>
  40a43e:	1949      	adds	r1, r1, r5
  40a440:	f080 80a1 	bcs.w	40a586 <__udivdi3+0x21e>
  40a444:	458c      	cmp	ip, r1
  40a446:	f240 809e 	bls.w	40a586 <__udivdi3+0x21e>
  40a44a:	3802      	subs	r0, #2
  40a44c:	4429      	add	r1, r5
  40a44e:	ebcc 0101 	rsb	r1, ip, r1
  40a452:	b2a4      	uxth	r4, r4
  40a454:	fbb1 f3f7 	udiv	r3, r1, r7
  40a458:	fb07 1113 	mls	r1, r7, r3, r1
  40a45c:	fb0e fe03 	mul.w	lr, lr, r3
  40a460:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  40a464:	45a6      	cmp	lr, r4
  40a466:	d906      	bls.n	40a476 <__udivdi3+0x10e>
  40a468:	1964      	adds	r4, r4, r5
  40a46a:	f080 8090 	bcs.w	40a58e <__udivdi3+0x226>
  40a46e:	45a6      	cmp	lr, r4
  40a470:	f240 808d 	bls.w	40a58e <__udivdi3+0x226>
  40a474:	3b02      	subs	r3, #2
  40a476:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40a47a:	4631      	mov	r1, r6
  40a47c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40a480:	2600      	movs	r6, #0
  40a482:	4630      	mov	r0, r6
  40a484:	4631      	mov	r1, r6
  40a486:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40a48a:	f1c6 0520 	rsb	r5, r6, #32
  40a48e:	40b3      	lsls	r3, r6
  40a490:	fa02 f706 	lsl.w	r7, r2, r6
  40a494:	fa01 f406 	lsl.w	r4, r1, r6
  40a498:	40ea      	lsrs	r2, r5
  40a49a:	40e9      	lsrs	r1, r5
  40a49c:	fa20 f505 	lsr.w	r5, r0, r5
  40a4a0:	431a      	orrs	r2, r3
  40a4a2:	4325      	orrs	r5, r4
  40a4a4:	ea4f 4c12 	mov.w	ip, r2, lsr #16
  40a4a8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40a4ac:	b293      	uxth	r3, r2
  40a4ae:	fbb1 f8fc 	udiv	r8, r1, ip
  40a4b2:	fb0c 1118 	mls	r1, ip, r8, r1
  40a4b6:	fb03 f408 	mul.w	r4, r3, r8
  40a4ba:	ea4e 4101 	orr.w	r1, lr, r1, lsl #16
  40a4be:	428c      	cmp	r4, r1
  40a4c0:	d906      	bls.n	40a4d0 <__udivdi3+0x168>
  40a4c2:	1889      	adds	r1, r1, r2
  40a4c4:	d269      	bcs.n	40a59a <__udivdi3+0x232>
  40a4c6:	428c      	cmp	r4, r1
  40a4c8:	d967      	bls.n	40a59a <__udivdi3+0x232>
  40a4ca:	f1a8 0802 	sub.w	r8, r8, #2
  40a4ce:	4411      	add	r1, r2
  40a4d0:	1b09      	subs	r1, r1, r4
  40a4d2:	b2ad      	uxth	r5, r5
  40a4d4:	fbb1 f4fc 	udiv	r4, r1, ip
  40a4d8:	fb0c 1114 	mls	r1, ip, r4, r1
  40a4dc:	fb03 fe04 	mul.w	lr, r3, r4
  40a4e0:	ea45 4301 	orr.w	r3, r5, r1, lsl #16
  40a4e4:	459e      	cmp	lr, r3
  40a4e6:	d905      	bls.n	40a4f4 <__udivdi3+0x18c>
  40a4e8:	189b      	adds	r3, r3, r2
  40a4ea:	d254      	bcs.n	40a596 <__udivdi3+0x22e>
  40a4ec:	459e      	cmp	lr, r3
  40a4ee:	d952      	bls.n	40a596 <__udivdi3+0x22e>
  40a4f0:	3c02      	subs	r4, #2
  40a4f2:	4413      	add	r3, r2
  40a4f4:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  40a4f8:	ebce 0303 	rsb	r3, lr, r3
  40a4fc:	fba4 8907 	umull	r8, r9, r4, r7
  40a500:	454b      	cmp	r3, r9
  40a502:	d303      	bcc.n	40a50c <__udivdi3+0x1a4>
  40a504:	d151      	bne.n	40a5aa <__udivdi3+0x242>
  40a506:	40b0      	lsls	r0, r6
  40a508:	4540      	cmp	r0, r8
  40a50a:	d24e      	bcs.n	40a5aa <__udivdi3+0x242>
  40a50c:	2600      	movs	r6, #0
  40a50e:	1e60      	subs	r0, r4, #1
  40a510:	4631      	mov	r1, r6
  40a512:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40a516:	f1c2 0620 	rsb	r6, r2, #32
  40a51a:	4095      	lsls	r5, r2
  40a51c:	fa01 f302 	lsl.w	r3, r1, r2
  40a520:	fa00 f402 	lsl.w	r4, r0, r2
  40a524:	0c2f      	lsrs	r7, r5, #16
  40a526:	40f1      	lsrs	r1, r6
  40a528:	40f0      	lsrs	r0, r6
  40a52a:	fa1f fe85 	uxth.w	lr, r5
  40a52e:	fbb1 f6f7 	udiv	r6, r1, r7
  40a532:	4318      	orrs	r0, r3
  40a534:	fb07 1116 	mls	r1, r7, r6, r1
  40a538:	fb0e f206 	mul.w	r2, lr, r6
  40a53c:	ea4f 4c10 	mov.w	ip, r0, lsr #16
  40a540:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
  40a544:	429a      	cmp	r2, r3
  40a546:	d905      	bls.n	40a554 <__udivdi3+0x1ec>
  40a548:	195b      	adds	r3, r3, r5
  40a54a:	d229      	bcs.n	40a5a0 <__udivdi3+0x238>
  40a54c:	429a      	cmp	r2, r3
  40a54e:	d927      	bls.n	40a5a0 <__udivdi3+0x238>
  40a550:	3e02      	subs	r6, #2
  40a552:	442b      	add	r3, r5
  40a554:	1a9b      	subs	r3, r3, r2
  40a556:	b280      	uxth	r0, r0
  40a558:	fbb3 fcf7 	udiv	ip, r3, r7
  40a55c:	fb07 331c 	mls	r3, r7, ip, r3
  40a560:	fb0e f10c 	mul.w	r1, lr, ip
  40a564:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
  40a568:	4299      	cmp	r1, r3
  40a56a:	d906      	bls.n	40a57a <__udivdi3+0x212>
  40a56c:	195b      	adds	r3, r3, r5
  40a56e:	d219      	bcs.n	40a5a4 <__udivdi3+0x23c>
  40a570:	4299      	cmp	r1, r3
  40a572:	d917      	bls.n	40a5a4 <__udivdi3+0x23c>
  40a574:	f1ac 0c02 	sub.w	ip, ip, #2
  40a578:	442b      	add	r3, r5
  40a57a:	1a5a      	subs	r2, r3, r1
  40a57c:	ea4c 4606 	orr.w	r6, ip, r6, lsl #16
  40a580:	e752      	b.n	40a428 <__udivdi3+0xc0>
  40a582:	2001      	movs	r0, #1
  40a584:	e732      	b.n	40a3ec <__udivdi3+0x84>
  40a586:	3801      	subs	r0, #1
  40a588:	e761      	b.n	40a44e <__udivdi3+0xe6>
  40a58a:	3801      	subs	r0, #1
  40a58c:	e718      	b.n	40a3c0 <__udivdi3+0x58>
  40a58e:	3b01      	subs	r3, #1
  40a590:	e771      	b.n	40a476 <__udivdi3+0x10e>
  40a592:	3b01      	subs	r3, #1
  40a594:	e727      	b.n	40a3e6 <__udivdi3+0x7e>
  40a596:	3c01      	subs	r4, #1
  40a598:	e7ac      	b.n	40a4f4 <__udivdi3+0x18c>
  40a59a:	f108 38ff 	add.w	r8, r8, #4294967295
  40a59e:	e797      	b.n	40a4d0 <__udivdi3+0x168>
  40a5a0:	3e01      	subs	r6, #1
  40a5a2:	e7d7      	b.n	40a554 <__udivdi3+0x1ec>
  40a5a4:	f10c 3cff 	add.w	ip, ip, #4294967295
  40a5a8:	e7e7      	b.n	40a57a <__udivdi3+0x212>
  40a5aa:	4620      	mov	r0, r4
  40a5ac:	2600      	movs	r6, #0
  40a5ae:	e71d      	b.n	40a3ec <__udivdi3+0x84>
  40a5b0:	00000001 	.word	0x00000001
  40a5b4:	00000002 	.word	0x00000002
  40a5b8:	00000004 	.word	0x00000004
  40a5bc:	00000008 	.word	0x00000008
  40a5c0:	00000010 	.word	0x00000010
  40a5c4:	00000020 	.word	0x00000020
  40a5c8:	00000040 	.word	0x00000040
  40a5cc:	00000080 	.word	0x00000080
  40a5d0:	00000100 	.word	0x00000100
  40a5d4:	00000200 	.word	0x00000200
  40a5d8:	00000400 	.word	0x00000400
  40a5dc:	39414350 	.word	0x39414350
  40a5e0:	3a323539 	.word	0x3a323539
  40a5e4:	706d7420 	.word	0x706d7420
  40a5e8:	25203a31 	.word	0x25203a31
  40a5ec:	6d742078 	.word	0x6d742078
  40a5f0:	203a3270 	.word	0x203a3270
  40a5f4:	74207825 	.word	0x74207825
  40a5f8:	3a33706d 	.word	0x3a33706d
  40a5fc:	20782520 	.word	0x20782520
  40a600:	34706d74 	.word	0x34706d74
  40a604:	7825203a 	.word	0x7825203a
  40a608:	00000a0d 	.word	0x00000a0d
  40a60c:	0001c200 	.word	0x0001c200
  40a610:	000000c0 	.word	0x000000c0
  40a614:	00000800 	.word	0x00000800
	...
  40a624:	202d462d 	.word	0x202d462d
  40a628:	74737953 	.word	0x74737953
  40a62c:	206b6369 	.word	0x206b6369
  40a630:	666e6f63 	.word	0x666e6f63
  40a634:	72756769 	.word	0x72756769
  40a638:	6f697461 	.word	0x6f697461
  40a63c:	7265206e 	.word	0x7265206e
  40a640:	0d726f72 	.word	0x0d726f72
  40a644:	00000000 	.word	0x00000000
  40a648:	00000960 	.word	0x00000960
  40a64c:	000000c0 	.word	0x000000c0
  40a650:	00000800 	.word	0x00000800
  40a654:	00000000 	.word	0x00000000
  40a658:	00006325 	.word	0x00006325
  40a65c:	61766e49 	.word	0x61766e49
  40a660:	2064696c 	.word	0x2064696c
  40a664:	69726573 	.word	0x69726573
  40a668:	49206c61 	.word	0x49206c61
  40a66c:	68632044 	.word	0x68632044
  40a670:	736b6365 	.word	0x736b6365
  40a674:	0d2e6d75 	.word	0x0d2e6d75
  40a678:	0000000a 	.word	0x0000000a
  40a67c:	2044454c 	.word	0x2044454c
  40a680:	72616f62 	.word	0x72616f62
  40a684:	64252064 	.word	0x64252064
  40a688:	72657320 	.word	0x72657320
  40a68c:	206c6169 	.word	0x206c6169
  40a690:	203a4449 	.word	0x203a4449
  40a694:	78257825 	.word	0x78257825
  40a698:	78257825 	.word	0x78257825
  40a69c:	78257825 	.word	0x78257825
  40a6a0:	00000a0d 	.word	0x00000a0d
  40a6a4:	62206f6e 	.word	0x62206f6e
  40a6a8:	6472616f 	.word	0x6472616f
  40a6ac:	69687420 	.word	0x69687420
  40a6b0:	6c732073 	.word	0x6c732073
  40a6b4:	0a0d746f 	.word	0x0a0d746f
  40a6b8:	00000000 	.word	0x00000000
  40a6bc:	726f6f64 	.word	0x726f6f64
  40a6c0:	3a317773 	.word	0x3a317773
  40a6c4:	20642520 	.word	0x20642520
  40a6c8:	726f6f64 	.word	0x726f6f64
  40a6cc:	3a327773 	.word	0x3a327773
  40a6d0:	0d642520 	.word	0x0d642520
  40a6d4:	0000000a 	.word	0x0000000a
  40a6d8:	33574f52 	.word	0x33574f52
  40a6dc:	203a3132 	.word	0x203a3132
  40a6e0:	64256425 	.word	0x64256425
  40a6e4:	43206425 	.word	0x43206425
  40a6e8:	32334c4f 	.word	0x32334c4f
  40a6ec:	64252031 	.word	0x64252031
  40a6f0:	64256425 	.word	0x64256425
  40a6f4:	00000020 	.word	0x00000020
  40a6f8:	7079654b 	.word	0x7079654b
  40a6fc:	53206461 	.word	0x53206461
  40a700:	00003157 	.word	0x00003157
  40a704:	7079654b 	.word	0x7079654b
  40a708:	53206461 	.word	0x53206461
  40a70c:	00003257 	.word	0x00003257
  40a710:	7079654b 	.word	0x7079654b
  40a714:	53206461 	.word	0x53206461
  40a718:	00003357 	.word	0x00003357
  40a71c:	7079654b 	.word	0x7079654b
  40a720:	53206461 	.word	0x53206461
  40a724:	00003457 	.word	0x00003457
  40a728:	7079654b 	.word	0x7079654b
  40a72c:	53206461 	.word	0x53206461
  40a730:	00003557 	.word	0x00003557
  40a734:	7079654b 	.word	0x7079654b
  40a738:	53206461 	.word	0x53206461
  40a73c:	00003657 	.word	0x00003657
  40a740:	00000a0d 	.word	0x00000a0d
  40a744:	50555350 	.word	0x50555350
  40a748:	5f594c50 	.word	0x5f594c50
  40a74c:	3a6e4e4f 	.word	0x3a6e4e4f
  40a750:	0d642520 	.word	0x0d642520
  40a754:	0000000a 	.word	0x0000000a
  40a758:	4f44454c 	.word	0x4f44454c
  40a75c:	203a6e45 	.word	0x203a6e45
  40a760:	0a0d6425 	.word	0x0a0d6425
  40a764:	00000000 	.word	0x00000000
  40a768:	3a50464d 	.word	0x3a50464d
  40a76c:	0d642520 	.word	0x0d642520
  40a770:	0000000a 	.word	0x0000000a
  40a774:	7a7a7542 	.word	0x7a7a7542
  40a778:	203a7265 	.word	0x203a7265
  40a77c:	0a0d6425 	.word	0x0a0d6425
  40a780:	00000000 	.word	0x00000000
  40a784:	656c6f53 	.word	0x656c6f53
  40a788:	64696f6e 	.word	0x64696f6e
  40a78c:	6425203a 	.word	0x6425203a
  40a790:	00000a0d 	.word	0x00000a0d
  40a794:	504c4548 	.word	0x504c4548
  40a798:	4e454d20 	.word	0x4e454d20
  40a79c:	000a0d55 	.word	0x000a0d55
  40a7a0:	202d2050 	.word	0x202d2050
  40a7a4:	67676f54 	.word	0x67676f54
  40a7a8:	5020656c 	.word	0x5020656c
  40a7ac:	50505553 	.word	0x50505553
  40a7b0:	4f5f594c 	.word	0x4f5f594c
  40a7b4:	0a0d6e4e 	.word	0x0a0d6e4e
  40a7b8:	00000000 	.word	0x00000000
  40a7bc:	202d204c 	.word	0x202d204c
  40a7c0:	67676f54 	.word	0x67676f54
  40a7c4:	4c20656c 	.word	0x4c20656c
  40a7c8:	454f4445 	.word	0x454f4445
  40a7cc:	000a0d6e 	.word	0x000a0d6e
  40a7d0:	202d204d 	.word	0x202d204d
  40a7d4:	67676f54 	.word	0x67676f54
  40a7d8:	4d20656c 	.word	0x4d20656c
  40a7dc:	0a0d5046 	.word	0x0a0d5046
  40a7e0:	00000000 	.word	0x00000000
  40a7e4:	202d2042 	.word	0x202d2042
  40a7e8:	67676f54 	.word	0x67676f54
  40a7ec:	6220656c 	.word	0x6220656c
  40a7f0:	657a7a75 	.word	0x657a7a75
  40a7f4:	000a0d72 	.word	0x000a0d72
  40a7f8:	202d2053 	.word	0x202d2053
  40a7fc:	67676f54 	.word	0x67676f54
  40a800:	7320656c 	.word	0x7320656c
  40a804:	6e656c6f 	.word	0x6e656c6f
  40a808:	0d64696f 	.word	0x0d64696f
  40a80c:	0000000a 	.word	0x0000000a
  40a810:	202d2048 	.word	0x202d2048
  40a814:	73696854 	.word	0x73696854
  40a818:	6e656d20 	.word	0x6e656d20
  40a81c:	000a0d75 	.word	0x000a0d75
  40a820:	64616552 	.word	0x64616552
  40a824:	000a0d79 	.word	0x000a0d79
  40a828:	61656c43 	.word	0x61656c43
  40a82c:	000a0d6e 	.word	0x000a0d6e
  40a830:	74726944 	.word	0x74726944
  40a834:	000a0d79 	.word	0x000a0d79
  40a838:	6f727245 	.word	0x6f727245
  40a83c:	000a0d72 	.word	0x000a0d72
  40a840:	6c656853 	.word	0x6c656853
  40a844:	0a0d3166 	.word	0x0a0d3166
  40a848:	00000000 	.word	0x00000000
  40a84c:	6c656853 	.word	0x6c656853
  40a850:	0a0d3266 	.word	0x0a0d3266
  40a854:	00000000 	.word	0x00000000
  40a858:	6c656853 	.word	0x6c656853
  40a85c:	0a0d3366 	.word	0x0a0d3366
  40a860:	00000000 	.word	0x00000000
  40a864:	6c656853 	.word	0x6c656853
  40a868:	0a0d3466 	.word	0x0a0d3466
  40a86c:	00000000 	.word	0x00000000
  40a870:	3a306863 	.word	0x3a306863
  40a874:	20782520 	.word	0x20782520
  40a878:	3a316863 	.word	0x3a316863
  40a87c:	20782520 	.word	0x20782520
  40a880:	3a326863 	.word	0x3a326863
  40a884:	20782520 	.word	0x20782520
  40a888:	3a336863 	.word	0x3a336863
  40a88c:	0d782520 	.word	0x0d782520
  40a890:	0000000a 	.word	0x0000000a
  40a894:	61656c43 	.word	0x61656c43
  40a898:	676e696e 	.word	0x676e696e
  40a89c:	00000a0d 	.word	0x00000a0d
  40a8a0:	00000043 	.word	0x00000043

0040a8a4 <_global_impure_ptr>:
  40a8a4:	20400090 0000000a                       ..@ ....

0040a8ac <zeroes.6911>:
  40a8ac:	30303030 30303030 30303030 30303030     0000000000000000

0040a8bc <blanks.6910>:
  40a8bc:	20202020 20202020 20202020 20202020                     
  40a8cc:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  40a8dc:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  40a8ec:	00000000 33323130 37363534 62613938     ....0123456789ab
  40a8fc:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  40a90c:	00000030 69666e49 7974696e 00000000     0...Infinity....
  40a91c:	004e614e 49534f50 00000058 0000002e     NaN.POSIX.......
  40a92c:	00000000                                ....

0040a930 <__mprec_tens>:
  40a930:	00000000 3ff00000 00000000 40240000     .......?......$@
  40a940:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40a950:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40a960:	00000000 412e8480 00000000 416312d0     .......A......cA
  40a970:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40a980:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40a990:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40a9a0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40a9b0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40a9c0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40a9d0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40a9e0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40a9f0:	79d99db4 44ea7843                       ...yCx.D

0040a9f8 <p05.5302>:
  40a9f8:	00000005 00000019 0000007d 00000000     ........}.......

0040aa08 <__mprec_bigtens>:
  40aa08:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40aa18:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40aa28:	7f73bf3c 75154fdd                       <.s..O.u

0040aa30 <_init>:
  40aa30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40aa32:	bf00      	nop
  40aa34:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40aa36:	bc08      	pop	{r3}
  40aa38:	469e      	mov	lr, r3
  40aa3a:	4770      	bx	lr

0040aa3c <__init_array_start>:
  40aa3c:	00406735 	.word	0x00406735

0040aa40 <__frame_dummy_init_array_entry>:
  40aa40:	00400165                                e.@.

0040aa44 <_fini>:
  40aa44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40aa46:	bf00      	nop
  40aa48:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40aa4a:	bc08      	pop	{r3}
  40aa4c:	469e      	mov	lr, r3
  40aa4e:	4770      	bx	lr

0040aa50 <__fini_array_start>:
  40aa50:	00400141 	.word	0x00400141
