static T_1 F_1 ( int V_1 , void * V_2 )\r\n{\r\nstruct V_3 * V_3 ;\r\nstruct V_4 * V_4 = NULL ;\r\nint V_5 , V_6 , V_7 ;\r\nV_3 = F_2 ( V_8 ) ;\r\nif ( V_3 )\r\nV_4 = V_3 -> V_9 . V_10 ;\r\nfor ( V_5 = V_11 ;\r\nV_5 <= V_12 ; V_5 ++ ) {\r\nV_6 = F_3 ( V_5 ) ;\r\nV_7 = V_13 [ V_14 + V_5 ] ;\r\nwhile ( V_15 [ V_5 ] < V_7 ) {\r\nif ( V_5 != V_11 ) {\r\nstruct V_9 * V_16 = F_4 ( V_6 ) ;\r\nif ( V_4 && V_4 -> V_17 )\r\nV_4 -> V_17 ( V_16 ) ;\r\n}\r\nF_5 ( V_6 ) ;\r\nV_15 [ V_5 ] ++ ;\r\n}\r\n}\r\nreturn V_18 ;\r\n}\r\nvoid T_2 F_6 ( void )\r\n{\r\nvoid * V_19 ;\r\nunsigned int V_20 ;\r\nstruct V_21 V_22 ;\r\nunsigned long V_23 , V_24 ;\r\nint V_25 , V_26 ;\r\nV_19 = & V_27 ;\r\nV_20 = & V_28 - & V_27 ;\r\nF_7 ( L_1 ,\r\nV_19 , V_20 ) ;\r\nV_26 = F_8 ( & V_29 ) ;\r\nif ( V_26 ) {\r\nF_9 ( L_2 ,\r\nV_26 ) ;\r\nreturn;\r\n}\r\nV_26 = F_10 ( V_30 , F_1 ,\r\nV_31 , L_3 , 0 ) ;\r\nif ( V_26 < 0 ) {\r\nF_9 ( L_4 , V_26 ) ;\r\nF_11 ( & V_29 ) ;\r\nreturn;\r\n}\r\nV_24 = V_32 + V_30 * 0x4 ;\r\nV_23 = F_12 ( V_33 + V_24 ) & ~ ( 1 << 1 ) ;\r\nF_13 ( V_23 , V_33 + V_24 ) ;\r\nF_14 ( V_19 , V_20 ) ;\r\nV_13 [ V_34 ] = 0 ;\r\nV_13 [ V_35 ] = 0 ;\r\nV_13 [ V_36 ] = 0 ;\r\nV_13 [ V_37 ] = 0 ;\r\nV_13 [ V_38 ] = 0 ;\r\nV_13 [ V_39 ] = 0 ;\r\nV_13 [ V_40 ] = 0 ;\r\nV_13 [ V_41 ] = 0 ;\r\nV_13 [ V_42 ] = 256 ;\r\nV_13 [ V_43 ] = 0 ;\r\nV_13 [ V_44 ] =\r\n( unsigned int ) & V_13 [ V_45 ] ;\r\nfor ( V_25 = V_14 ; V_25 <= V_46 ; V_25 ++ )\r\nV_13 [ V_25 ] = 0 ;\r\nV_22 . V_47 = ( unsigned int ) V_13 ;\r\nF_15 ( & V_22 ) ;\r\nF_7 ( L_5 , V_13 ) ;\r\nV_24 = V_32 + V_48 * 0x4 ;\r\nV_23 = F_12 ( V_49 + V_24 ) | 1 ;\r\nF_13 ( V_23 , V_49 + V_24 ) ;\r\n}
