
*** Running vivado
    with args -log design_1_and_gate_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_and_gate_0_0.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_and_gate_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/zynq-user/xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top design_1_and_gate_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 109969
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2592.000 ; gain = 0.000 ; free physical = 841 ; free virtual = 16670
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_and_gate_0_0' [/home/zynq-user/Industri-University_Course/PL_PS_nand/PL_PS_nand.gen/sources_1/bd/design_1/ip/design_1_and_gate_0_0/synth/design_1_and_gate_0_0.vhd:64]
INFO: [Synth 8-3491] module 'and_gate' declared at '/home/zynq-user/Industri-University_Course/PL_PS_nand/PL_PS_nand.srcs/sources_1/new/and_gate.vhd:34' bound to instance 'U0' of component 'and_gate' [/home/zynq-user/Industri-University_Course/PL_PS_nand/PL_PS_nand.gen/sources_1/bd/design_1/ip/design_1_and_gate_0_0/synth/design_1_and_gate_0_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'and_gate' [/home/zynq-user/Industri-University_Course/PL_PS_nand/PL_PS_nand.srcs/sources_1/new/and_gate.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'and_gate' (1#1) [/home/zynq-user/Industri-University_Course/PL_PS_nand/PL_PS_nand.srcs/sources_1/new/and_gate.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'design_1_and_gate_0_0' (2#1) [/home/zynq-user/Industri-University_Course/PL_PS_nand/PL_PS_nand.gen/sources_1/bd/design_1/ip/design_1_and_gate_0_0/synth/design_1_and_gate_0_0.vhd:64]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2592.000 ; gain = 0.000 ; free physical = 111 ; free virtual = 15807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2592.000 ; gain = 0.000 ; free physical = 123 ; free virtual = 15059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2592.000 ; gain = 0.000 ; free physical = 123 ; free virtual = 15058
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2592.000 ; gain = 0.000 ; free physical = 105 ; free virtual = 14905
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.941 ; gain = 0.000 ; free physical = 2326 ; free virtual = 16875
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2623.941 ; gain = 0.000 ; free physical = 2308 ; free virtual = 16860
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2623.941 ; gain = 31.941 ; free physical = 2376 ; free virtual = 16976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2623.941 ; gain = 31.941 ; free physical = 2374 ; free virtual = 16976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2623.941 ; gain = 31.941 ; free physical = 2372 ; free virtual = 16977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2623.941 ; gain = 31.941 ; free physical = 2357 ; free virtual = 16964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2623.941 ; gain = 31.941 ; free physical = 2299 ; free virtual = 16915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2623.941 ; gain = 31.941 ; free physical = 2018 ; free virtual = 16662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2623.941 ; gain = 31.941 ; free physical = 2011 ; free virtual = 16655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2623.941 ; gain = 31.941 ; free physical = 2016 ; free virtual = 16660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2623.941 ; gain = 31.941 ; free physical = 1855 ; free virtual = 16535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2623.941 ; gain = 31.941 ; free physical = 1854 ; free virtual = 16535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2623.941 ; gain = 31.941 ; free physical = 1854 ; free virtual = 16535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2623.941 ; gain = 31.941 ; free physical = 1854 ; free virtual = 16535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2623.941 ; gain = 31.941 ; free physical = 1854 ; free virtual = 16535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2623.941 ; gain = 31.941 ; free physical = 1854 ; free virtual = 16535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2623.941 ; gain = 31.941 ; free physical = 1854 ; free virtual = 16535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2623.941 ; gain = 0.000 ; free physical = 1893 ; free virtual = 16586
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2623.949 ; gain = 31.941 ; free physical = 1893 ; free virtual = 16586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.949 ; gain = 0.000 ; free physical = 1899 ; free virtual = 16599
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.949 ; gain = 0.000 ; free physical = 1896 ; free virtual = 16616
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f5459747
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2623.949 ; gain = 32.023 ; free physical = 2034 ; free virtual = 16755
INFO: [Common 17-1381] The checkpoint '/home/zynq-user/Industri-University_Course/PL_PS_nand/PL_PS_nand.runs/design_1_and_gate_0_0_synth_1/design_1_and_gate_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_and_gate_0_0, cache-ID = 13369075b53975b0
INFO: [Common 17-1381] The checkpoint '/home/zynq-user/Industri-University_Course/PL_PS_nand/PL_PS_nand.runs/design_1_and_gate_0_0_synth_1/design_1_and_gate_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_and_gate_0_0_utilization_synth.rpt -pb design_1_and_gate_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 17 19:43:52 2021...
