git clone --depth 1 --no-tags https://github.com/ChenGithub1417/YaoYaoLe5002.git f:/verilog_sva_gh_scraper/data/full_repos/284211603
git clone --depth 1 --no-tags https://github.com/tzsun-coder/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/284424242
git clone --depth 1 --no-tags https://github.com/mayank-kabra2001/processor-design.git f:/verilog_sva_gh_scraper/data/full_repos/284441373
git clone --depth 1 --no-tags https://github.com/mun19508/Laboratorio-3.git f:/verilog_sva_gh_scraper/data/full_repos/284567463
git clone --depth 1 --no-tags https://github.com/grc5/Verilog_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/284160878
git clone --depth 1 --no-tags https://github.com/kondounagi/ai-edge-contest-4th.git f:/verilog_sva_gh_scraper/data/full_repos/288193762
git clone --depth 1 --no-tags https://github.com/XinXinShiDai/Resize.git f:/verilog_sva_gh_scraper/data/full_repos/287436483
git clone --depth 1 --no-tags https://github.com/zzdts/icesugar_hd.git f:/verilog_sva_gh_scraper/data/full_repos/287439596
git clone --depth 1 --no-tags https://github.com/gar19421/digital1_lab05.git f:/verilog_sva_gh_scraper/data/full_repos/287840911
git clone --depth 1 --no-tags https://github.com/vulkanbets/assignment_0_2_d.git f:/verilog_sva_gh_scraper/data/full_repos/289640688
git clone --depth 1 --no-tags https://github.com/aatmanb/Computer-Architecture-CS-F342-Project.git f:/verilog_sva_gh_scraper/data/full_repos/289926626
git clone --depth 1 --no-tags https://github.com/IFpop/Single_mips_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/290663053
git clone --depth 1 --no-tags https://github.com/taneeshkaushik/VerilogAdders.git f:/verilog_sva_gh_scraper/data/full_repos/287994906
git clone --depth 1 --no-tags https://github.com/xiaoyi95/Nangate.git f:/verilog_sva_gh_scraper/data/full_repos/290871028
git clone --depth 1 --no-tags https://github.com/alexkomazec/W2U_UVM_functional_verif_module.git f:/verilog_sva_gh_scraper/data/full_repos/292116774
git clone --depth 1 --no-tags https://github.com/nemuzuki/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/292248257
git clone --depth 1 --no-tags https://github.com/Cem-Gulec/Microprocessors-Workspace.git f:/verilog_sva_gh_scraper/data/full_repos/288573605
git clone --depth 1 --no-tags https://github.com/bhavyamullu-source/Car-Parking-System.git f:/verilog_sva_gh_scraper/data/full_repos/286762373
git clone --depth 1 --no-tags https://github.com/shjiang-yang/Verilog-Module.git f:/verilog_sva_gh_scraper/data/full_repos/287210293
git clone --depth 1 --no-tags https://github.com/JyotsnaMeda/VerilogProjects.git f:/verilog_sva_gh_scraper/data/full_repos/287540075
git clone --depth 1 --no-tags https://github.com/Bald-Badger/fumpy.git f:/verilog_sva_gh_scraper/data/full_repos/289720040
git clone --depth 1 --no-tags https://github.com/vulkanbets/assignment_0_2_b.git f:/verilog_sva_gh_scraper/data/full_repos/289181210
git clone --depth 1 --no-tags https://github.com/jb-sifive/test.git f:/verilog_sva_gh_scraper/data/full_repos/286642306
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/cmos_nand_gate.git f:/verilog_sva_gh_scraper/data/full_repos/286501747
git clone --depth 1 --no-tags https://github.com/rahul0805/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/286475470
git clone --depth 1 --no-tags https://github.com/vineeth357/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/286537827
git clone --depth 1 --no-tags https://github.com/maz131212/ed1_laboratorios.git f:/verilog_sva_gh_scraper/data/full_repos/286253591
git clone --depth 1 --no-tags https://github.com/aush577/Pacman.git f:/verilog_sva_gh_scraper/data/full_repos/286128551
git clone --depth 1 --no-tags https://github.com/GAFong/LABORATORIOS.git f:/verilog_sva_gh_scraper/data/full_repos/286129285
git clone --depth 1 --no-tags https://github.com/Ore19095/Laboratorios_Digital1.git f:/verilog_sva_gh_scraper/data/full_repos/286306904
git clone --depth 1 --no-tags https://github.com/adityaiitg/Booth-s-Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/285598706
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/ring_counter.git f:/verilog_sva_gh_scraper/data/full_repos/285634535
git clone --depth 1 --no-tags https://github.com/dianapaula19/hardware-modelling-course.git f:/verilog_sva_gh_scraper/data/full_repos/285637325
git clone --depth 1 --no-tags https://github.com/car19387/Lab_Digital01.git f:/verilog_sva_gh_scraper/data/full_repos/285688941
git clone --depth 1 --no-tags https://github.com/vineeth357/smart-Lock-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/286411177
git clone --depth 1 --no-tags https://github.com/YJH-yjh/RISC_1.git f:/verilog_sva_gh_scraper/data/full_repos/285224757
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/MUX32_32.git f:/verilog_sva_gh_scraper/data/full_repos/285382597
git clone --depth 1 --no-tags https://github.com/AssisRaphael/Snooping_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/291483755
git clone --depth 1 --no-tags https://github.com/agenidi/ALU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/289036020
git clone --depth 1 --no-tags https://github.com/avi1299/Verilog_Modules.git f:/verilog_sva_gh_scraper/data/full_repos/290673590
git clone --depth 1 --no-tags https://github.com/Sam-t123/DigitalClock.git f:/verilog_sva_gh_scraper/data/full_repos/290699745
git clone --depth 1 --no-tags https://github.com/itvchi/LCD_AT043TN25_DE2_115.git f:/verilog_sva_gh_scraper/data/full_repos/290608464
git clone --depth 1 --no-tags https://github.com/hawkeye0604/checksum.git f:/verilog_sva_gh_scraper/data/full_repos/289340745
git clone --depth 1 --no-tags https://github.com/vulkanbets/mult_Fixed.git f:/verilog_sva_gh_scraper/data/full_repos/291832635
git clone --depth 1 --no-tags https://github.com/Manoj3050/AES.git f:/verilog_sva_gh_scraper/data/full_repos/288768119
git clone --depth 1 --no-tags https://github.com/vulkanbets/assignment_0_1.git f:/verilog_sva_gh_scraper/data/full_repos/288593347
git clone --depth 1 --no-tags https://github.com/sridhar-singhal/fpga_basics.git f:/verilog_sva_gh_scraper/data/full_repos/288652764
git clone --depth 1 --no-tags https://github.com/zyp312863622/Accelerator-based-on-MFCA-Decomposition-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/289715009
git clone --depth 1 --no-tags https://github.com/Cue19275/DIGITAL1UVG.git f:/verilog_sva_gh_scraper/data/full_repos/286341920
git clone --depth 1 --no-tags https://github.com/San19231/Lab-4.git f:/verilog_sva_gh_scraper/data/full_repos/286374981
git clone --depth 1 --no-tags https://github.com/boltma/MIPS-pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/286892463
git clone --depth 1 --no-tags https://github.com/aaki2608/Car-Parking.git f:/verilog_sva_gh_scraper/data/full_repos/286948285
git clone --depth 1 --no-tags https://github.com/juhirani/Juhi_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/287564161
git clone --depth 1 --no-tags https://github.com/XinXinShiDai/Full_Connect.git f:/verilog_sva_gh_scraper/data/full_repos/287451576
git clone --depth 1 --no-tags https://github.com/nishtahir/flintstone.git f:/verilog_sva_gh_scraper/data/full_repos/291569434
git clone --depth 1 --no-tags https://github.com/nithin-uppalapati/ee2003-Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/291485137
git clone --depth 1 --no-tags https://github.com/JackeyLove1/Verilog-Design-Study.git f:/verilog_sva_gh_scraper/data/full_repos/291242258
git clone --depth 1 --no-tags https://github.com/jinyier/FLOSS.git f:/verilog_sva_gh_scraper/data/full_repos/285679695
git clone --depth 1 --no-tags https://github.com/nav23040/AES-128-Bit-Encryption.git f:/verilog_sva_gh_scraper/data/full_repos/285766363
git clone --depth 1 --no-tags https://github.com/DerFetzer/icebreaker-litex-fgen.git f:/verilog_sva_gh_scraper/data/full_repos/285674924
git clone --depth 1 --no-tags https://github.com/ParshiS/Advanced_Digital_Design_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/285712242
git clone --depth 1 --no-tags https://github.com/menna15/Randomizer.git f:/verilog_sva_gh_scraper/data/full_repos/286287133
git clone --depth 1 --no-tags https://github.com/Litianqi519/litianqi.git f:/verilog_sva_gh_scraper/data/full_repos/284476170
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/mux_21.git f:/verilog_sva_gh_scraper/data/full_repos/285309980
git clone --depth 1 --no-tags https://github.com/lolipopking95/veribinlog.git f:/verilog_sva_gh_scraper/data/full_repos/284275248
git clone --depth 1 --no-tags https://github.com/sa3mv3g/I2C.git f:/verilog_sva_gh_scraper/data/full_repos/284009537
git clone --depth 1 --no-tags https://github.com/hrshishym/Docker_ubuntu_yosys_netlistsvg.git f:/verilog_sva_gh_scraper/data/full_repos/286372864
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/invertor_without_delay.git f:/verilog_sva_gh_scraper/data/full_repos/286474431
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/INC4_32.git f:/verilog_sva_gh_scraper/data/full_repos/285381800
git clone --depth 1 --no-tags https://github.com/sashankbajaru/RISC_processor.git f:/verilog_sva_gh_scraper/data/full_repos/284112435
git clone --depth 1 --no-tags https://github.com/kunal0617/mips-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/283952661
git clone --depth 1 --no-tags https://github.com/orhanagirman/Morse_Project.git f:/verilog_sva_gh_scraper/data/full_repos/284124615
git clone --depth 1 --no-tags https://github.com/Ruchikasharma0205/Vedic-Multilier.git f:/verilog_sva_gh_scraper/data/full_repos/287467646
git clone --depth 1 --no-tags https://github.com/mahimakumawat123/FPGA_project.git f:/verilog_sva_gh_scraper/data/full_repos/287541143
git clone --depth 1 --no-tags https://github.com/XinXinShiDai/Second_Fill.git f:/verilog_sva_gh_scraper/data/full_repos/287440739
git clone --depth 1 --no-tags https://github.com/XinXinShiDai/ReLU.git f:/verilog_sva_gh_scraper/data/full_repos/287441632
git clone --depth 1 --no-tags https://github.com/sribala0104/CarParkingSystem.git f:/verilog_sva_gh_scraper/data/full_repos/286508690
git clone --depth 1 --no-tags https://github.com/Rajneesh04/Verilog_DotMatrix.git f:/verilog_sva_gh_scraper/data/full_repos/286414489
git clone --depth 1 --no-tags https://github.com/god19260/Laboratorios_Fredy-Godoy_19260_Digital1.git f:/verilog_sva_gh_scraper/data/full_repos/286172559
git clone --depth 1 --no-tags https://github.com/saj18748/Labs.git f:/verilog_sva_gh_scraper/data/full_repos/286282655
git clone --depth 1 --no-tags https://github.com/HLhello/about_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/288946772
git clone --depth 1 --no-tags https://github.com/alpaca-915/ToBeOrNot.git f:/verilog_sva_gh_scraper/data/full_repos/288662179
git clone --depth 1 --no-tags https://github.com/manoj-crypto/Verilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/291756939
git clone --depth 1 --no-tags https://github.com/kdgwill/OR1K.git f:/verilog_sva_gh_scraper/data/full_repos/291905495
git clone --depth 1 --no-tags https://github.com/liuzexi256/Hardware-Security-and-VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/291902431
git clone --depth 1 --no-tags https://github.com/pc-28/reduced-mips32-withoutHazard.git f:/verilog_sva_gh_scraper/data/full_repos/289237549
git clone --depth 1 --no-tags https://github.com/chenwebsites/EECS2021.git f:/verilog_sva_gh_scraper/data/full_repos/289164992
git clone --depth 1 --no-tags https://github.com/Mora-He/nscc.git f:/verilog_sva_gh_scraper/data/full_repos/288115241
git clone --depth 1 --no-tags https://github.com/yoav-es/Digital-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/290268793
git clone --depth 1 --no-tags https://github.com/aprv0088/Design-and-Timing-analysis-of-Dadda-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/290441817
git clone --depth 1 --no-tags https://github.com/lee-alan/Whack-a-Mole-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/285905616
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/half_adder.git f:/verilog_sva_gh_scraper/data/full_repos/286105563
git clone --depth 1 --no-tags https://github.com/diegosalazarsi95/USBHostSlave_DpC.git f:/verilog_sva_gh_scraper/data/full_repos/286427390
git clone --depth 1 --no-tags https://github.com/cac1837/Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/286385041
git clone --depth 1 --no-tags https://github.com/AndresSalazar1/digital1.git f:/verilog_sva_gh_scraper/data/full_repos/286534992
git clone --depth 1 --no-tags https://github.com/np1502/Alarm_Clock_using_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/286669190
git clone --depth 1 --no-tags https://github.com/brox42/SDLX-processor.git f:/verilog_sva_gh_scraper/data/full_repos/286986811
git clone --depth 1 --no-tags https://github.com/vulkanbets/assignment_0_2_a.git f:/verilog_sva_gh_scraper/data/full_repos/288818630
git clone --depth 1 --no-tags https://github.com/k3shavkish0re/FPGA-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/287524959
git clone --depth 1 --no-tags https://github.com/Ryuzuki1204/MineProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/286070563
