In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 252 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell is a clock gating cell
         Clock_Gating_I0/TLATNCAX8M_I0
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 251 cells are valid scan cells
         RegFile_I0/RdData_reg[7]
         RegFile_I0/RdData_reg[6]
         RegFile_I0/RdData_reg[5]
         RegFile_I0/RdData_reg[4]
         RegFile_I0/RdData_reg[3]
         RegFile_I0/RdData_reg[2]
         RegFile_I0/RdData_reg[1]
         RegFile_I0/RdData_reg[0]
         RegFile_I0/MEM_reg[13][7]
         RegFile_I0/MEM_reg[13][6]
         RegFile_I0/MEM_reg[13][5]
         RegFile_I0/MEM_reg[13][4]
         RegFile_I0/MEM_reg[13][3]
         RegFile_I0/MEM_reg[13][2]
         RegFile_I0/MEM_reg[13][1]
         RegFile_I0/MEM_reg[13][0]
         RegFile_I0/MEM_reg[9][7]
         RegFile_I0/MEM_reg[9][6]
         RegFile_I0/MEM_reg[9][5]
         RegFile_I0/MEM_reg[9][4]
         RegFile_I0/MEM_reg[9][3]
         RegFile_I0/MEM_reg[9][2]
         RegFile_I0/MEM_reg[9][1]
         RegFile_I0/MEM_reg[9][0]
         RegFile_I0/MEM_reg[5][7]
         RegFile_I0/MEM_reg[5][6]
         RegFile_I0/MEM_reg[5][5]
         RegFile_I0/MEM_reg[5][4]
         RegFile_I0/MEM_reg[5][3]
         RegFile_I0/MEM_reg[5][2]
         RegFile_I0/MEM_reg[5][1]
         RegFile_I0/MEM_reg[5][0]
         RegFile_I0/MEM_reg[15][7]
         RegFile_I0/MEM_reg[15][6]
         RegFile_I0/MEM_reg[15][5]
         RegFile_I0/MEM_reg[15][4]
         RegFile_I0/MEM_reg[15][3]
         RegFile_I0/MEM_reg[15][2]
         RegFile_I0/MEM_reg[15][1]
         RegFile_I0/MEM_reg[15][0]
         RegFile_I0/MEM_reg[11][7]
         RegFile_I0/MEM_reg[11][6]
         RegFile_I0/MEM_reg[11][5]
         RegFile_I0/MEM_reg[11][4]
         RegFile_I0/MEM_reg[11][3]
         RegFile_I0/MEM_reg[11][2]
         RegFile_I0/MEM_reg[11][1]
         RegFile_I0/MEM_reg[11][0]
         RegFile_I0/MEM_reg[7][7]
         RegFile_I0/MEM_reg[7][6]
         RegFile_I0/MEM_reg[7][5]
         RegFile_I0/MEM_reg[7][4]
         RegFile_I0/MEM_reg[7][3]
         RegFile_I0/MEM_reg[7][2]
         RegFile_I0/MEM_reg[7][1]
         RegFile_I0/MEM_reg[7][0]
         RegFile_I0/MEM_reg[3][7]
         RegFile_I0/MEM_reg[3][6]
         RegFile_I0/MEM_reg[3][5]
         RegFile_I0/MEM_reg[3][4]
         RegFile_I0/MEM_reg[14][7]
         RegFile_I0/MEM_reg[14][6]
         RegFile_I0/MEM_reg[14][5]
         RegFile_I0/MEM_reg[14][4]
         RegFile_I0/MEM_reg[14][3]
         RegFile_I0/MEM_reg[14][2]
         RegFile_I0/MEM_reg[14][1]
         RegFile_I0/MEM_reg[14][0]
         RegFile_I0/MEM_reg[10][7]
         RegFile_I0/MEM_reg[10][6]
         RegFile_I0/MEM_reg[10][5]
         RegFile_I0/MEM_reg[10][4]
         RegFile_I0/MEM_reg[10][3]
         RegFile_I0/MEM_reg[10][2]
         RegFile_I0/MEM_reg[10][1]
         RegFile_I0/MEM_reg[10][0]
         RegFile_I0/MEM_reg[6][7]
         RegFile_I0/MEM_reg[6][6]
         RegFile_I0/MEM_reg[6][5]
         RegFile_I0/MEM_reg[6][4]
         RegFile_I0/MEM_reg[6][3]
         RegFile_I0/MEM_reg[6][2]
         RegFile_I0/MEM_reg[6][1]
         RegFile_I0/MEM_reg[6][0]
         RegFile_I0/MEM_reg[2][7]
         RegFile_I0/MEM_reg[2][2]
         RegFile_I0/MEM_reg[12][7]
         RegFile_I0/MEM_reg[12][6]
         RegFile_I0/MEM_reg[12][5]
         RegFile_I0/MEM_reg[12][4]
         RegFile_I0/MEM_reg[12][3]
         RegFile_I0/MEM_reg[12][2]
         RegFile_I0/MEM_reg[12][1]
         RegFile_I0/MEM_reg[12][0]
         RegFile_I0/MEM_reg[8][7]
         RegFile_I0/MEM_reg[8][6]
         RegFile_I0/MEM_reg[8][5]
         RegFile_I0/MEM_reg[8][4]
         RegFile_I0/MEM_reg[8][3]
         RegFile_I0/MEM_reg[8][2]
         RegFile_I0/MEM_reg[8][1]
         RegFile_I0/MEM_reg[8][0]
         RegFile_I0/MEM_reg[4][7]
         RegFile_I0/MEM_reg[4][6]
         RegFile_I0/MEM_reg[4][5]
         RegFile_I0/MEM_reg[4][4]
         RegFile_I0/MEM_reg[4][3]
         RegFile_I0/MEM_reg[4][2]
         RegFile_I0/MEM_reg[4][1]
         RegFile_I0/MEM_reg[4][0]
         RegFile_I0/MEM_reg[2][1]
         RegFile_I0/MEM_reg[2][6]
         RegFile_I0/RdData_Valid_reg
         RegFile_I0/MEM_reg[3][3]
         RegFile_I0/MEM_reg[2][4]
         RegFile_I0/MEM_reg[2][0]
         RegFile_I0/MEM_reg[3][0]
         RegFile_I0/MEM_reg[3][2]
         RegFile_I0/MEM_reg[3][1]
         RegFile_I0/MEM_reg[2][3]
         RegFile_I0/MEM_reg[0][1]
         RegFile_I0/MEM_reg[0][0]
         RegFile_I0/MEM_reg[0][2]
         RegFile_I0/MEM_reg[0][3]
         RegFile_I0/MEM_reg[0][4]
         RegFile_I0/MEM_reg[0][5]
         RegFile_I0/MEM_reg[0][6]
         RegFile_I0/MEM_reg[1][6]
         RegFile_I0/MEM_reg[0][7]
         RegFile_I0/MEM_reg[1][1]
         RegFile_I0/MEM_reg[1][5]
         RegFile_I0/MEM_reg[1][4]
         RegFile_I0/MEM_reg[1][7]
         RegFile_I0/MEM_reg[1][3]
         RegFile_I0/MEM_reg[1][2]
         RegFile_I0/MEM_reg[1][0]
         RegFile_I0/MEM_reg[2][5]
         ClkDiv_I0/o_div_clk_reg
         ClkDiv_I0/counter_reg[3]
         ClkDiv_I0/Flag_reg
         ClkDiv_I0/counter_reg[1]
         ClkDiv_I0/counter_reg[2]
         ClkDiv_I0/counter_reg[0]
         BIT_SYNC_I0/SYNC_reg[0]
         BIT_SYNC_I0/Sync_flops_reg[0][0]
         DATA_SYNC_I0/pulse_Gen_Q_reg
         DATA_SYNC_I0/sync_bus_reg[7]
         DATA_SYNC_I0/sync_bus_reg[3]
         DATA_SYNC_I0/sync_bus_reg[5]
         DATA_SYNC_I0/sync_bus_reg[6]
         DATA_SYNC_I0/sync_bus_reg[0]
         DATA_SYNC_I0/sync_bus_reg[1]
         DATA_SYNC_I0/sync_bus_reg[4]
         DATA_SYNC_I0/sync_bus_reg[2]
         DATA_SYNC_I0/enable_pulse_reg
         DATA_SYNC_I1/pulse_Gen_Q_reg
         DATA_SYNC_I1/sync_bus_reg[7]
         DATA_SYNC_I1/sync_bus_reg[6]
         DATA_SYNC_I1/sync_bus_reg[5]
         DATA_SYNC_I1/sync_bus_reg[4]
         DATA_SYNC_I1/sync_bus_reg[3]
         DATA_SYNC_I1/sync_bus_reg[2]
         DATA_SYNC_I1/sync_bus_reg[1]
         DATA_SYNC_I1/sync_bus_reg[0]
         DATA_SYNC_I1/enable_pulse_reg
         RST_SYNC_I0/Sync_flops_reg[0]
         RST_SYNC_I0/SYNC_RST_reg
         ALU_I0/ALU_OUT_reg[7]
         ALU_I0/ALU_OUT_reg[6]
         ALU_I0/ALU_OUT_reg[4]
         ALU_I0/ALU_OUT_reg[3]
         ALU_I0/ALU_OUT_reg[2]
         ALU_I0/ALU_OUT_reg[1]
         ALU_I0/ALU_OUT_reg[0]
         ALU_I0/ALU_OUT_reg[15]
         ALU_I0/ALU_OUT_reg[14]
         ALU_I0/ALU_OUT_reg[13]
         ALU_I0/ALU_OUT_reg[12]
         ALU_I0/ALU_OUT_reg[11]
         ALU_I0/ALU_OUT_reg[10]
         ALU_I0/ALU_OUT_reg[9]
         ALU_I0/ALU_OUT_reg[8]
         ALU_I0/ALU_OUT_reg[5]
         DATA_SYNC_I0/MultiFlipFlop/SYNC_reg[0]
         DATA_SYNC_I0/MultiFlipFlop/Sync_flops_reg[0][0]
         DATA_SYNC_I1/MultiFlipFlop/SYNC_reg[0]
         DATA_SYNC_I1/MultiFlipFlop/Sync_flops_reg[0][0]
         SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg[2]
         SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg[3]
         SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg[1]
         SYS_CTRL_I0/SYS_CTRL_RX_I0/ALU_FUN_reg[3]
         SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg[0]
         SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg[0]
         SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg[3]
         SYS_CTRL_I0/SYS_CTRL_RX_I0/ALU_FUN_reg[1]
         SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg[1]
         SYS_CTRL_I0/SYS_CTRL_RX_I0/ALU_FUN_reg[0]
         SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg[2]
         SYS_CTRL_I0/SYS_CTRL_RX_I0/ALU_FUN_reg[2]
         SYS_CTRL_I0/SYS_CTRL_TX_I0/current_state_reg[1]
         SYS_CTRL_I0/SYS_CTRL_TX_I0/current_state_reg[0]
         SYS_CTRL_I0/SYS_CTRL_TX_I0/current_state_reg[2]
         UART_I0/UART_RX_I0/deserializer_I/P_DATA_reg[0]
         UART_I0/UART_RX_I0/deserializer_I/P_DATA_reg[5]
         UART_I0/UART_RX_I0/deserializer_I/P_DATA_reg[1]
         UART_I0/UART_RX_I0/deserializer_I/P_DATA_reg[4]
         UART_I0/UART_RX_I0/deserializer_I/P_DATA_reg[7]
         UART_I0/UART_RX_I0/deserializer_I/P_DATA_reg[3]
         UART_I0/UART_RX_I0/deserializer_I/P_DATA_reg[6]
         UART_I0/UART_RX_I0/deserializer_I/P_DATA_reg[2]
         UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3_reg
         UART_I0/UART_RX_I0/data_sampling_I/sample_bit_1_reg
         UART_I0/UART_RX_I0/data_sampling_I/sample_bit_2_reg
         UART_I0/UART_RX_I0/data_sampling_I/sampled_bit_reg
         UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg[3]
         UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg[2]
         UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg[0]
         UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg[1]
         UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg[0]
         UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg[1]
         UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg[2]
         UART_I0/UART_RX_I0/RX_FSM/current_state_reg[2]
         UART_I0/UART_RX_I0/RX_FSM/current_state_reg[0]
         UART_I0/UART_RX_I0/RX_FSM/current_state_reg[1]
         UART_I0/UART_TX_I0/serializer_I/input_data_reg[6]
         UART_I0/UART_TX_I0/serializer_I/input_data_reg[5]
         UART_I0/UART_TX_I0/serializer_I/input_data_reg[4]
         UART_I0/UART_TX_I0/serializer_I/input_data_reg[3]
         UART_I0/UART_TX_I0/serializer_I/input_data_reg[2]
         UART_I0/UART_TX_I0/serializer_I/input_data_reg[1]
         UART_I0/UART_TX_I0/serializer_I/input_data_reg[7]
         UART_I0/UART_TX_I0/serializer_I/input_data_reg[0]
         UART_I0/UART_TX_I0/serializer_I/Counter_reg[1]
         UART_I0/UART_TX_I0/serializer_I/Counter_reg[0]
         UART_I0/UART_TX_I0/serializer_I/Counter_reg[2]
         UART_I0/UART_TX_I0/FSM_I/current_state_reg[1]
         UART_I0/UART_TX_I0/FSM_I/busy_reg
         UART_I0/UART_TX_I0/FSM_I/current_state_reg[0]
         UART_I0/UART_TX_I0/FSM_I/current_state_reg[2]
         UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg
         UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg[5]
         UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg[1]
         UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg[4]
         UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg[0]
         UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg
         UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg[6]
         UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg[2]
         UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg[7]
         UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg[3]
         RST_SYNC_I1/Sync_flops_reg[0]
         RST_SYNC_I1/SYNC_RST_reg

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 11440 faults were added to fault list.
 0            5745   3475         0/0/0    69.23%      0.00
 0            1284   2191         0/0/0    80.47%      0.00
 0             540   1650         1/0/0    85.20%      0.01
 0             408   1241         2/0/0    88.78%      0.01
 0             353    886         3/0/0    91.88%      0.01
 0             185    698         5/0/0    93.53%      0.01
 0             195    501         7/0/0    95.25%      0.01
 0             134    366         8/0/1    96.43%      0.01
 0              95    269        10/0/2    97.28%      0.01
 0              95    170        13/0/3    98.15%      0.02
 0              52    115        16/0/3    98.63%      0.02
 0              46     65        19/0/4    99.07%      0.02
 0              49     11        24/0/6    99.54%      0.02
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      11349
 Possibly detected                PT          1
 Undetectable                     UD         38
 ATPG untestable                  AU         42
 Not detected                     ND         10
 -----------------------------------------------
 total faults                             11440
 test coverage                            99.54%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
