Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 1bc3a0749dd94fab9451681b93e81a0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_cache_behav xil_defaultlib.TB_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'a' [C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/cache.v:47]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'b' [C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/cache.v:48]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'c' [C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/cache.v:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'd' [C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/cache.v:50]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'e' [C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/cache.v:51]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'f' [C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/cache.v:52]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'g' [C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/cache.v:53]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'h' [C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/cache.v:54]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'i' [C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/cache.v:55]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'j' [C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/cache.v:56]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'k' [C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/cache.v:57]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'l' [C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/cache.v:58]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'm' [C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/cache.v:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'n' [C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/cache.v:60]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'o' [C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/cache.v:61]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'p' [C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/cache.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.max
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.TB_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_cache_behav
