
mcu-demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009130  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d0  080091ec  080091ec  000191ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080094bc  080094bc  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  080094bc  080094bc  000194bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080094c4  080094c4  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080094c4  080094c4  000194c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080094c8  080094c8  000194c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  080094cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e8  2000006c  08009538  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000554  08009538  00020554  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017ccb  00000000  00000000  000200d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f84  00000000  00000000  00037da2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001540  00000000  00000000  0003ad28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010b3  00000000  00000000  0003c268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b179  00000000  00000000  0003d31b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a0d2  00000000  00000000  00058494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000aef35  00000000  00000000  00072566  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005300  00000000  00000000  0012149c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0012679c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000006c 	.word	0x2000006c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080091d4 	.word	0x080091d4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000070 	.word	0x20000070
 8000100:	080091d4 	.word	0x080091d4

08000104 <strcmp>:
 8000104:	7802      	ldrb	r2, [r0, #0]
 8000106:	780b      	ldrb	r3, [r1, #0]
 8000108:	2a00      	cmp	r2, #0
 800010a:	d003      	beq.n	8000114 <strcmp+0x10>
 800010c:	3001      	adds	r0, #1
 800010e:	3101      	adds	r1, #1
 8000110:	429a      	cmp	r2, r3
 8000112:	d0f7      	beq.n	8000104 <strcmp>
 8000114:	1ad0      	subs	r0, r2, r3
 8000116:	4770      	bx	lr

08000118 <strlen>:
 8000118:	2300      	movs	r3, #0
 800011a:	5cc2      	ldrb	r2, [r0, r3]
 800011c:	3301      	adds	r3, #1
 800011e:	2a00      	cmp	r2, #0
 8000120:	d1fb      	bne.n	800011a <strlen+0x2>
 8000122:	1e58      	subs	r0, r3, #1
 8000124:	4770      	bx	lr
	...

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_uldivmod>:
 8000428:	2b00      	cmp	r3, #0
 800042a:	d111      	bne.n	8000450 <__aeabi_uldivmod+0x28>
 800042c:	2a00      	cmp	r2, #0
 800042e:	d10f      	bne.n	8000450 <__aeabi_uldivmod+0x28>
 8000430:	2900      	cmp	r1, #0
 8000432:	d100      	bne.n	8000436 <__aeabi_uldivmod+0xe>
 8000434:	2800      	cmp	r0, #0
 8000436:	d002      	beq.n	800043e <__aeabi_uldivmod+0x16>
 8000438:	2100      	movs	r1, #0
 800043a:	43c9      	mvns	r1, r1
 800043c:	0008      	movs	r0, r1
 800043e:	b407      	push	{r0, r1, r2}
 8000440:	4802      	ldr	r0, [pc, #8]	; (800044c <__aeabi_uldivmod+0x24>)
 8000442:	a102      	add	r1, pc, #8	; (adr r1, 800044c <__aeabi_uldivmod+0x24>)
 8000444:	1840      	adds	r0, r0, r1
 8000446:	9002      	str	r0, [sp, #8]
 8000448:	bd03      	pop	{r0, r1, pc}
 800044a:	46c0      	nop			; (mov r8, r8)
 800044c:	ffffffd9 	.word	0xffffffd9
 8000450:	b403      	push	{r0, r1}
 8000452:	4668      	mov	r0, sp
 8000454:	b501      	push	{r0, lr}
 8000456:	9802      	ldr	r0, [sp, #8]
 8000458:	f000 f806 	bl	8000468 <__udivmoddi4>
 800045c:	9b01      	ldr	r3, [sp, #4]
 800045e:	469e      	mov	lr, r3
 8000460:	b002      	add	sp, #8
 8000462:	bc0c      	pop	{r2, r3}
 8000464:	4770      	bx	lr
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__udivmoddi4>:
 8000468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800046a:	4657      	mov	r7, sl
 800046c:	464e      	mov	r6, r9
 800046e:	4645      	mov	r5, r8
 8000470:	46de      	mov	lr, fp
 8000472:	b5e0      	push	{r5, r6, r7, lr}
 8000474:	0004      	movs	r4, r0
 8000476:	000d      	movs	r5, r1
 8000478:	4692      	mov	sl, r2
 800047a:	4699      	mov	r9, r3
 800047c:	b083      	sub	sp, #12
 800047e:	428b      	cmp	r3, r1
 8000480:	d830      	bhi.n	80004e4 <__udivmoddi4+0x7c>
 8000482:	d02d      	beq.n	80004e0 <__udivmoddi4+0x78>
 8000484:	4649      	mov	r1, r9
 8000486:	4650      	mov	r0, sl
 8000488:	f000 f8ba 	bl	8000600 <__clzdi2>
 800048c:	0029      	movs	r1, r5
 800048e:	0006      	movs	r6, r0
 8000490:	0020      	movs	r0, r4
 8000492:	f000 f8b5 	bl	8000600 <__clzdi2>
 8000496:	1a33      	subs	r3, r6, r0
 8000498:	4698      	mov	r8, r3
 800049a:	3b20      	subs	r3, #32
 800049c:	d434      	bmi.n	8000508 <__udivmoddi4+0xa0>
 800049e:	469b      	mov	fp, r3
 80004a0:	4653      	mov	r3, sl
 80004a2:	465a      	mov	r2, fp
 80004a4:	4093      	lsls	r3, r2
 80004a6:	4642      	mov	r2, r8
 80004a8:	001f      	movs	r7, r3
 80004aa:	4653      	mov	r3, sl
 80004ac:	4093      	lsls	r3, r2
 80004ae:	001e      	movs	r6, r3
 80004b0:	42af      	cmp	r7, r5
 80004b2:	d83b      	bhi.n	800052c <__udivmoddi4+0xc4>
 80004b4:	42af      	cmp	r7, r5
 80004b6:	d100      	bne.n	80004ba <__udivmoddi4+0x52>
 80004b8:	e079      	b.n	80005ae <__udivmoddi4+0x146>
 80004ba:	465b      	mov	r3, fp
 80004bc:	1ba4      	subs	r4, r4, r6
 80004be:	41bd      	sbcs	r5, r7
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	da00      	bge.n	80004c6 <__udivmoddi4+0x5e>
 80004c4:	e076      	b.n	80005b4 <__udivmoddi4+0x14c>
 80004c6:	2200      	movs	r2, #0
 80004c8:	2300      	movs	r3, #0
 80004ca:	9200      	str	r2, [sp, #0]
 80004cc:	9301      	str	r3, [sp, #4]
 80004ce:	2301      	movs	r3, #1
 80004d0:	465a      	mov	r2, fp
 80004d2:	4093      	lsls	r3, r2
 80004d4:	9301      	str	r3, [sp, #4]
 80004d6:	2301      	movs	r3, #1
 80004d8:	4642      	mov	r2, r8
 80004da:	4093      	lsls	r3, r2
 80004dc:	9300      	str	r3, [sp, #0]
 80004de:	e029      	b.n	8000534 <__udivmoddi4+0xcc>
 80004e0:	4282      	cmp	r2, r0
 80004e2:	d9cf      	bls.n	8000484 <__udivmoddi4+0x1c>
 80004e4:	2200      	movs	r2, #0
 80004e6:	2300      	movs	r3, #0
 80004e8:	9200      	str	r2, [sp, #0]
 80004ea:	9301      	str	r3, [sp, #4]
 80004ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <__udivmoddi4+0x8e>
 80004f2:	601c      	str	r4, [r3, #0]
 80004f4:	605d      	str	r5, [r3, #4]
 80004f6:	9800      	ldr	r0, [sp, #0]
 80004f8:	9901      	ldr	r1, [sp, #4]
 80004fa:	b003      	add	sp, #12
 80004fc:	bcf0      	pop	{r4, r5, r6, r7}
 80004fe:	46bb      	mov	fp, r7
 8000500:	46b2      	mov	sl, r6
 8000502:	46a9      	mov	r9, r5
 8000504:	46a0      	mov	r8, r4
 8000506:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000508:	4642      	mov	r2, r8
 800050a:	469b      	mov	fp, r3
 800050c:	2320      	movs	r3, #32
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	4652      	mov	r2, sl
 8000512:	40da      	lsrs	r2, r3
 8000514:	4641      	mov	r1, r8
 8000516:	0013      	movs	r3, r2
 8000518:	464a      	mov	r2, r9
 800051a:	408a      	lsls	r2, r1
 800051c:	0017      	movs	r7, r2
 800051e:	4642      	mov	r2, r8
 8000520:	431f      	orrs	r7, r3
 8000522:	4653      	mov	r3, sl
 8000524:	4093      	lsls	r3, r2
 8000526:	001e      	movs	r6, r3
 8000528:	42af      	cmp	r7, r5
 800052a:	d9c3      	bls.n	80004b4 <__udivmoddi4+0x4c>
 800052c:	2200      	movs	r2, #0
 800052e:	2300      	movs	r3, #0
 8000530:	9200      	str	r2, [sp, #0]
 8000532:	9301      	str	r3, [sp, #4]
 8000534:	4643      	mov	r3, r8
 8000536:	2b00      	cmp	r3, #0
 8000538:	d0d8      	beq.n	80004ec <__udivmoddi4+0x84>
 800053a:	07fb      	lsls	r3, r7, #31
 800053c:	0872      	lsrs	r2, r6, #1
 800053e:	431a      	orrs	r2, r3
 8000540:	4646      	mov	r6, r8
 8000542:	087b      	lsrs	r3, r7, #1
 8000544:	e00e      	b.n	8000564 <__udivmoddi4+0xfc>
 8000546:	42ab      	cmp	r3, r5
 8000548:	d101      	bne.n	800054e <__udivmoddi4+0xe6>
 800054a:	42a2      	cmp	r2, r4
 800054c:	d80c      	bhi.n	8000568 <__udivmoddi4+0x100>
 800054e:	1aa4      	subs	r4, r4, r2
 8000550:	419d      	sbcs	r5, r3
 8000552:	2001      	movs	r0, #1
 8000554:	1924      	adds	r4, r4, r4
 8000556:	416d      	adcs	r5, r5
 8000558:	2100      	movs	r1, #0
 800055a:	3e01      	subs	r6, #1
 800055c:	1824      	adds	r4, r4, r0
 800055e:	414d      	adcs	r5, r1
 8000560:	2e00      	cmp	r6, #0
 8000562:	d006      	beq.n	8000572 <__udivmoddi4+0x10a>
 8000564:	42ab      	cmp	r3, r5
 8000566:	d9ee      	bls.n	8000546 <__udivmoddi4+0xde>
 8000568:	3e01      	subs	r6, #1
 800056a:	1924      	adds	r4, r4, r4
 800056c:	416d      	adcs	r5, r5
 800056e:	2e00      	cmp	r6, #0
 8000570:	d1f8      	bne.n	8000564 <__udivmoddi4+0xfc>
 8000572:	9800      	ldr	r0, [sp, #0]
 8000574:	9901      	ldr	r1, [sp, #4]
 8000576:	465b      	mov	r3, fp
 8000578:	1900      	adds	r0, r0, r4
 800057a:	4169      	adcs	r1, r5
 800057c:	2b00      	cmp	r3, #0
 800057e:	db24      	blt.n	80005ca <__udivmoddi4+0x162>
 8000580:	002b      	movs	r3, r5
 8000582:	465a      	mov	r2, fp
 8000584:	4644      	mov	r4, r8
 8000586:	40d3      	lsrs	r3, r2
 8000588:	002a      	movs	r2, r5
 800058a:	40e2      	lsrs	r2, r4
 800058c:	001c      	movs	r4, r3
 800058e:	465b      	mov	r3, fp
 8000590:	0015      	movs	r5, r2
 8000592:	2b00      	cmp	r3, #0
 8000594:	db2a      	blt.n	80005ec <__udivmoddi4+0x184>
 8000596:	0026      	movs	r6, r4
 8000598:	409e      	lsls	r6, r3
 800059a:	0033      	movs	r3, r6
 800059c:	0026      	movs	r6, r4
 800059e:	4647      	mov	r7, r8
 80005a0:	40be      	lsls	r6, r7
 80005a2:	0032      	movs	r2, r6
 80005a4:	1a80      	subs	r0, r0, r2
 80005a6:	4199      	sbcs	r1, r3
 80005a8:	9000      	str	r0, [sp, #0]
 80005aa:	9101      	str	r1, [sp, #4]
 80005ac:	e79e      	b.n	80004ec <__udivmoddi4+0x84>
 80005ae:	42a3      	cmp	r3, r4
 80005b0:	d8bc      	bhi.n	800052c <__udivmoddi4+0xc4>
 80005b2:	e782      	b.n	80004ba <__udivmoddi4+0x52>
 80005b4:	4642      	mov	r2, r8
 80005b6:	2320      	movs	r3, #32
 80005b8:	2100      	movs	r1, #0
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	2200      	movs	r2, #0
 80005be:	9100      	str	r1, [sp, #0]
 80005c0:	9201      	str	r2, [sp, #4]
 80005c2:	2201      	movs	r2, #1
 80005c4:	40da      	lsrs	r2, r3
 80005c6:	9201      	str	r2, [sp, #4]
 80005c8:	e785      	b.n	80004d6 <__udivmoddi4+0x6e>
 80005ca:	4642      	mov	r2, r8
 80005cc:	2320      	movs	r3, #32
 80005ce:	1a9b      	subs	r3, r3, r2
 80005d0:	002a      	movs	r2, r5
 80005d2:	4646      	mov	r6, r8
 80005d4:	409a      	lsls	r2, r3
 80005d6:	0023      	movs	r3, r4
 80005d8:	40f3      	lsrs	r3, r6
 80005da:	4644      	mov	r4, r8
 80005dc:	4313      	orrs	r3, r2
 80005de:	002a      	movs	r2, r5
 80005e0:	40e2      	lsrs	r2, r4
 80005e2:	001c      	movs	r4, r3
 80005e4:	465b      	mov	r3, fp
 80005e6:	0015      	movs	r5, r2
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	dad4      	bge.n	8000596 <__udivmoddi4+0x12e>
 80005ec:	4642      	mov	r2, r8
 80005ee:	002f      	movs	r7, r5
 80005f0:	2320      	movs	r3, #32
 80005f2:	0026      	movs	r6, r4
 80005f4:	4097      	lsls	r7, r2
 80005f6:	1a9b      	subs	r3, r3, r2
 80005f8:	40de      	lsrs	r6, r3
 80005fa:	003b      	movs	r3, r7
 80005fc:	4333      	orrs	r3, r6
 80005fe:	e7cd      	b.n	800059c <__udivmoddi4+0x134>

08000600 <__clzdi2>:
 8000600:	b510      	push	{r4, lr}
 8000602:	2900      	cmp	r1, #0
 8000604:	d103      	bne.n	800060e <__clzdi2+0xe>
 8000606:	f000 f807 	bl	8000618 <__clzsi2>
 800060a:	3020      	adds	r0, #32
 800060c:	e002      	b.n	8000614 <__clzdi2+0x14>
 800060e:	0008      	movs	r0, r1
 8000610:	f000 f802 	bl	8000618 <__clzsi2>
 8000614:	bd10      	pop	{r4, pc}
 8000616:	46c0      	nop			; (mov r8, r8)

08000618 <__clzsi2>:
 8000618:	211c      	movs	r1, #28
 800061a:	2301      	movs	r3, #1
 800061c:	041b      	lsls	r3, r3, #16
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0xe>
 8000622:	0c00      	lsrs	r0, r0, #16
 8000624:	3910      	subs	r1, #16
 8000626:	0a1b      	lsrs	r3, r3, #8
 8000628:	4298      	cmp	r0, r3
 800062a:	d301      	bcc.n	8000630 <__clzsi2+0x18>
 800062c:	0a00      	lsrs	r0, r0, #8
 800062e:	3908      	subs	r1, #8
 8000630:	091b      	lsrs	r3, r3, #4
 8000632:	4298      	cmp	r0, r3
 8000634:	d301      	bcc.n	800063a <__clzsi2+0x22>
 8000636:	0900      	lsrs	r0, r0, #4
 8000638:	3904      	subs	r1, #4
 800063a:	a202      	add	r2, pc, #8	; (adr r2, 8000644 <__clzsi2+0x2c>)
 800063c:	5c10      	ldrb	r0, [r2, r0]
 800063e:	1840      	adds	r0, r0, r1
 8000640:	4770      	bx	lr
 8000642:	46c0      	nop			; (mov r8, r8)
 8000644:	02020304 	.word	0x02020304
 8000648:	01010101 	.word	0x01010101
	...

08000654 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b086      	sub	sp, #24
 8000658:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800065a:	f001 fbbb 	bl	8001dd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800065e:	f000 f8e9 	bl	8000834 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000662:	f000 fbc7 	bl	8000df4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000666:	f000 fb77 	bl	8000d58 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800066a:	f000 f92b 	bl	80008c4 <MX_ADC1_Init>
  MX_I2C1_Init();
 800066e:	f000 f98f 	bl	8000990 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000672:	f000 f9cd 	bl	8000a10 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000676:	f000 fa21 	bl	8000abc <MX_TIM3_Init>
  MX_TIM6_Init();
 800067a:	f000 faa1 	bl	8000bc0 <MX_TIM6_Init>
  MX_TIM7_Init();
 800067e:	f000 fadd 	bl	8000c3c <MX_TIM7_Init>
  MX_TIM14_Init();
 8000682:	f000 fb19 	bl	8000cb8 <MX_TIM14_Init>
  MX_TIM17_Init();
 8000686:	f000 fb3f 	bl	8000d08 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

  // Enable the TIM2 peripheral
  __HAL_RCC_TIM2_CLK_ENABLE();
 800068a:	4b5b      	ldr	r3, [pc, #364]	; (80007f8 <main+0x1a4>)
 800068c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800068e:	4b5a      	ldr	r3, [pc, #360]	; (80007f8 <main+0x1a4>)
 8000690:	2101      	movs	r1, #1
 8000692:	430a      	orrs	r2, r1
 8000694:	63da      	str	r2, [r3, #60]	; 0x3c
 8000696:	4b58      	ldr	r3, [pc, #352]	; (80007f8 <main+0x1a4>)
 8000698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800069a:	2201      	movs	r2, #1
 800069c:	4013      	ands	r3, r2
 800069e:	617b      	str	r3, [r7, #20]
 80006a0:	697b      	ldr	r3, [r7, #20]

  // Enable the TIM6 peripheral
  __HAL_RCC_TIM6_CLK_ENABLE();
 80006a2:	4b55      	ldr	r3, [pc, #340]	; (80007f8 <main+0x1a4>)
 80006a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80006a6:	4b54      	ldr	r3, [pc, #336]	; (80007f8 <main+0x1a4>)
 80006a8:	2110      	movs	r1, #16
 80006aa:	430a      	orrs	r2, r1
 80006ac:	63da      	str	r2, [r3, #60]	; 0x3c
 80006ae:	4b52      	ldr	r3, [pc, #328]	; (80007f8 <main+0x1a4>)
 80006b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80006b2:	2210      	movs	r2, #16
 80006b4:	4013      	ands	r3, r2
 80006b6:	613b      	str	r3, [r7, #16]
 80006b8:	693b      	ldr	r3, [r7, #16]

  // Enable the TIM7 peripheral
  __HAL_RCC_TIM7_CLK_ENABLE();
 80006ba:	4b4f      	ldr	r3, [pc, #316]	; (80007f8 <main+0x1a4>)
 80006bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80006be:	4b4e      	ldr	r3, [pc, #312]	; (80007f8 <main+0x1a4>)
 80006c0:	2120      	movs	r1, #32
 80006c2:	430a      	orrs	r2, r1
 80006c4:	63da      	str	r2, [r3, #60]	; 0x3c
 80006c6:	4b4c      	ldr	r3, [pc, #304]	; (80007f8 <main+0x1a4>)
 80006c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80006ca:	2220      	movs	r2, #32
 80006cc:	4013      	ands	r3, r2
 80006ce:	60fb      	str	r3, [r7, #12]
 80006d0:	68fb      	ldr	r3, [r7, #12]

  // Enable the TIM14 peripheral
   __HAL_RCC_TIM14_CLK_ENABLE();
 80006d2:	4b49      	ldr	r3, [pc, #292]	; (80007f8 <main+0x1a4>)
 80006d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006d6:	4b48      	ldr	r3, [pc, #288]	; (80007f8 <main+0x1a4>)
 80006d8:	2180      	movs	r1, #128	; 0x80
 80006da:	0209      	lsls	r1, r1, #8
 80006dc:	430a      	orrs	r2, r1
 80006de:	641a      	str	r2, [r3, #64]	; 0x40
 80006e0:	4b45      	ldr	r3, [pc, #276]	; (80007f8 <main+0x1a4>)
 80006e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006e4:	2380      	movs	r3, #128	; 0x80
 80006e6:	021b      	lsls	r3, r3, #8
 80006e8:	4013      	ands	r3, r2
 80006ea:	60bb      	str	r3, [r7, #8]
 80006ec:	68bb      	ldr	r3, [r7, #8]

  // Enable the TIM17 peripheral
  __HAL_RCC_TIM17_CLK_ENABLE();
 80006ee:	4b42      	ldr	r3, [pc, #264]	; (80007f8 <main+0x1a4>)
 80006f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006f2:	4b41      	ldr	r3, [pc, #260]	; (80007f8 <main+0x1a4>)
 80006f4:	2180      	movs	r1, #128	; 0x80
 80006f6:	02c9      	lsls	r1, r1, #11
 80006f8:	430a      	orrs	r2, r1
 80006fa:	641a      	str	r2, [r3, #64]	; 0x40
 80006fc:	4b3e      	ldr	r3, [pc, #248]	; (80007f8 <main+0x1a4>)
 80006fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000700:	2380      	movs	r3, #128	; 0x80
 8000702:	02db      	lsls	r3, r3, #11
 8000704:	4013      	ands	r3, r2
 8000706:	607b      	str	r3, [r7, #4]
 8000708:	687b      	ldr	r3, [r7, #4]

  // Enable the peripheral IRQ for TIM2
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800070a:	2200      	movs	r2, #0
 800070c:	2100      	movs	r1, #0
 800070e:	200f      	movs	r0, #15
 8000710:	f002 fb42 	bl	8002d98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000714:	200f      	movs	r0, #15
 8000716:	f002 fb54 	bl	8002dc2 <HAL_NVIC_EnableIRQ>

  // Enable the peripheral IRQ for TIM6
  HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 800071a:	2200      	movs	r2, #0
 800071c:	2100      	movs	r1, #0
 800071e:	2011      	movs	r0, #17
 8000720:	f002 fb3a 	bl	8002d98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8000724:	2011      	movs	r0, #17
 8000726:	f002 fb4c 	bl	8002dc2 <HAL_NVIC_EnableIRQ>

  // Enable the peripheral IRQ for TIM7
  HAL_NVIC_SetPriority(TIM7_LPTIM2_IRQn, 0, 0);
 800072a:	2200      	movs	r2, #0
 800072c:	2100      	movs	r1, #0
 800072e:	2012      	movs	r0, #18
 8000730:	f002 fb32 	bl	8002d98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_LPTIM2_IRQn);
 8000734:	2012      	movs	r0, #18
 8000736:	f002 fb44 	bl	8002dc2 <HAL_NVIC_EnableIRQ>

  // Enable the peripheral IRQ for TIM14
  HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 800073a:	2200      	movs	r2, #0
 800073c:	2100      	movs	r1, #0
 800073e:	2013      	movs	r0, #19
 8000740:	f002 fb2a 	bl	8002d98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8000744:	2013      	movs	r0, #19
 8000746:	f002 fb3c 	bl	8002dc2 <HAL_NVIC_EnableIRQ>

  // Enable the peripheral IRQ for TIM17
  HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 800074a:	2200      	movs	r2, #0
 800074c:	2100      	movs	r1, #0
 800074e:	2016      	movs	r0, #22
 8000750:	f002 fb22 	bl	8002d98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8000754:	2016      	movs	r0, #22
 8000756:	f002 fb34 	bl	8002dc2 <HAL_NVIC_EnableIRQ>

  // Start the timers
  HAL_TIM_Base_Start_IT(&htim2);
 800075a:	4b28      	ldr	r3, [pc, #160]	; (80007fc <main+0x1a8>)
 800075c:	0018      	movs	r0, r3
 800075e:	f004 faf3 	bl	8004d48 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8000762:	4b27      	ldr	r3, [pc, #156]	; (8000800 <main+0x1ac>)
 8000764:	0018      	movs	r0, r3
 8000766:	f004 faef 	bl	8004d48 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 800076a:	4b26      	ldr	r3, [pc, #152]	; (8000804 <main+0x1b0>)
 800076c:	0018      	movs	r0, r3
 800076e:	f004 faeb 	bl	8004d48 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim14);
 8000772:	4b25      	ldr	r3, [pc, #148]	; (8000808 <main+0x1b4>)
 8000774:	0018      	movs	r0, r3
 8000776:	f004 fae7 	bl	8004d48 <HAL_TIM_Base_Start_IT>

  // Enable PWM on TIM3 (for motor control)
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800077a:	4b24      	ldr	r3, [pc, #144]	; (800080c <main+0x1b8>)
 800077c:	2100      	movs	r1, #0
 800077e:	0018      	movs	r0, r3
 8000780:	f004 fb9e 	bl	8004ec0 <HAL_TIM_PWM_Start>

  // I2C Display
  hardwareTestLCD();
 8000784:	f000 fc16 	bl	8000fb4 <hardwareTestLCD>

  // Variables
  int servoAngle;
  int adcValue;
  stateTracker = 1;
 8000788:	4b21      	ldr	r3, [pc, #132]	; (8000810 <main+0x1bc>)
 800078a:	2201      	movs	r2, #1
 800078c:	601a      	str	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Check UART Transmissions
	  HAL_UART_Receive_IT(&huart2, msgRx, 1);
 800078e:	4921      	ldr	r1, [pc, #132]	; (8000814 <main+0x1c0>)
 8000790:	4b21      	ldr	r3, [pc, #132]	; (8000818 <main+0x1c4>)
 8000792:	2201      	movs	r2, #1
 8000794:	0018      	movs	r0, r3
 8000796:	f005 fd4d 	bl	8006234 <HAL_UART_Receive_IT>

	  // Get potentiometer value
	  HAL_ADC_Start_IT(&hadc1);
 800079a:	4b20      	ldr	r3, [pc, #128]	; (800081c <main+0x1c8>)
 800079c:	0018      	movs	r0, r3
 800079e:	f001 ff4b 	bl	8002638 <HAL_ADC_Start_IT>
	  getPotValue();
 80007a2:	f000 fbd9 	bl	8000f58 <getPotValue>

	  // State Machine
	  stateMachineDecider();
 80007a6:	f000 fccd 	bl	8001144 <stateMachineDecider>
	  stateMachineController(stateTracker);
 80007aa:	4b19      	ldr	r3, [pc, #100]	; (8000810 <main+0x1bc>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	0018      	movs	r0, r3
 80007b0:	f000 fc68 	bl	8001084 <stateMachineController>

	  // Monitor LEDs
	  if (ledOneFlag == 0 ){
 80007b4:	4b1a      	ldr	r3, [pc, #104]	; (8000820 <main+0x1cc>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d106      	bne.n	80007ca <main+0x176>
		  HAL_GPIO_WritePin(LED_1_GPIO_Port,LED_1_Pin,GPIO_PIN_RESET);
 80007bc:	4b19      	ldr	r3, [pc, #100]	; (8000824 <main+0x1d0>)
 80007be:	2200      	movs	r2, #0
 80007c0:	2180      	movs	r1, #128	; 0x80
 80007c2:	0018      	movs	r0, r3
 80007c4:	f002 fe47 	bl	8003456 <HAL_GPIO_WritePin>
 80007c8:	e7e1      	b.n	800078e <main+0x13a>
	  } else if (ledTwoFlag == 0){
 80007ca:	4b17      	ldr	r3, [pc, #92]	; (8000828 <main+0x1d4>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d107      	bne.n	80007e2 <main+0x18e>
		  HAL_GPIO_WritePin(LED_2_GPIO_Port,LED_2_Pin,GPIO_PIN_RESET);
 80007d2:	2380      	movs	r3, #128	; 0x80
 80007d4:	01db      	lsls	r3, r3, #7
 80007d6:	4815      	ldr	r0, [pc, #84]	; (800082c <main+0x1d8>)
 80007d8:	2200      	movs	r2, #0
 80007da:	0019      	movs	r1, r3
 80007dc:	f002 fe3b 	bl	8003456 <HAL_GPIO_WritePin>
 80007e0:	e7d5      	b.n	800078e <main+0x13a>
	  } else if (ledThreeFlag == 0){
 80007e2:	4b13      	ldr	r3, [pc, #76]	; (8000830 <main+0x1dc>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d1d1      	bne.n	800078e <main+0x13a>
		  HAL_GPIO_WritePin(LED_3_GPIO_Port,LED_3_Pin,GPIO_PIN_RESET);
 80007ea:	4b10      	ldr	r3, [pc, #64]	; (800082c <main+0x1d8>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	2110      	movs	r1, #16
 80007f0:	0018      	movs	r0, r3
 80007f2:	f002 fe30 	bl	8003456 <HAL_GPIO_WritePin>
	  HAL_UART_Receive_IT(&huart2, msgRx, 1);
 80007f6:	e7ca      	b.n	800078e <main+0x13a>
 80007f8:	40021000 	.word	0x40021000
 80007fc:	20000140 	.word	0x20000140
 8000800:	200001d8 	.word	0x200001d8
 8000804:	20000224 	.word	0x20000224
 8000808:	20000270 	.word	0x20000270
 800080c:	2000018c 	.word	0x2000018c
 8000810:	200003f8 	.word	0x200003f8
 8000814:	200003f0 	.word	0x200003f0
 8000818:	20000308 	.word	0x20000308
 800081c:	20000088 	.word	0x20000088
 8000820:	20000004 	.word	0x20000004
 8000824:	50000800 	.word	0x50000800
 8000828:	20000008 	.word	0x20000008
 800082c:	50000400 	.word	0x50000400
 8000830:	2000000c 	.word	0x2000000c

08000834 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000834:	b590      	push	{r4, r7, lr}
 8000836:	b093      	sub	sp, #76	; 0x4c
 8000838:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800083a:	2410      	movs	r4, #16
 800083c:	193b      	adds	r3, r7, r4
 800083e:	0018      	movs	r0, r3
 8000840:	2338      	movs	r3, #56	; 0x38
 8000842:	001a      	movs	r2, r3
 8000844:	2100      	movs	r1, #0
 8000846:	f008 f83f 	bl	80088c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800084a:	003b      	movs	r3, r7
 800084c:	0018      	movs	r0, r3
 800084e:	2310      	movs	r3, #16
 8000850:	001a      	movs	r2, r3
 8000852:	2100      	movs	r1, #0
 8000854:	f008 f838 	bl	80088c8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000858:	2380      	movs	r3, #128	; 0x80
 800085a:	009b      	lsls	r3, r3, #2
 800085c:	0018      	movs	r0, r3
 800085e:	f003 fad9 	bl	8003e14 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000862:	193b      	adds	r3, r7, r4
 8000864:	2202      	movs	r2, #2
 8000866:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000868:	193b      	adds	r3, r7, r4
 800086a:	2280      	movs	r2, #128	; 0x80
 800086c:	0052      	lsls	r2, r2, #1
 800086e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000870:	193b      	adds	r3, r7, r4
 8000872:	2200      	movs	r2, #0
 8000874:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000876:	193b      	adds	r3, r7, r4
 8000878:	2240      	movs	r2, #64	; 0x40
 800087a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800087c:	193b      	adds	r3, r7, r4
 800087e:	2200      	movs	r2, #0
 8000880:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000882:	193b      	adds	r3, r7, r4
 8000884:	0018      	movs	r0, r3
 8000886:	f003 fb11 	bl	8003eac <HAL_RCC_OscConfig>
 800088a:	1e03      	subs	r3, r0, #0
 800088c:	d001      	beq.n	8000892 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800088e:	f000 ff95 	bl	80017bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000892:	003b      	movs	r3, r7
 8000894:	2207      	movs	r2, #7
 8000896:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000898:	003b      	movs	r3, r7
 800089a:	2200      	movs	r2, #0
 800089c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800089e:	003b      	movs	r3, r7
 80008a0:	2200      	movs	r2, #0
 80008a2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008a4:	003b      	movs	r3, r7
 80008a6:	2200      	movs	r2, #0
 80008a8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008aa:	003b      	movs	r3, r7
 80008ac:	2100      	movs	r1, #0
 80008ae:	0018      	movs	r0, r3
 80008b0:	f003 fe16 	bl	80044e0 <HAL_RCC_ClockConfig>
 80008b4:	1e03      	subs	r3, r0, #0
 80008b6:	d001      	beq.n	80008bc <SystemClock_Config+0x88>
  {
    Error_Handler();
 80008b8:	f000 ff80 	bl	80017bc <Error_Handler>
  }
}
 80008bc:	46c0      	nop			; (mov r8, r8)
 80008be:	46bd      	mov	sp, r7
 80008c0:	b013      	add	sp, #76	; 0x4c
 80008c2:	bd90      	pop	{r4, r7, pc}

080008c4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008ca:	1d3b      	adds	r3, r7, #4
 80008cc:	0018      	movs	r0, r3
 80008ce:	230c      	movs	r3, #12
 80008d0:	001a      	movs	r2, r3
 80008d2:	2100      	movs	r1, #0
 80008d4:	f007 fff8 	bl	80088c8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80008d8:	4b2b      	ldr	r3, [pc, #172]	; (8000988 <MX_ADC1_Init+0xc4>)
 80008da:	4a2c      	ldr	r2, [pc, #176]	; (800098c <MX_ADC1_Init+0xc8>)
 80008dc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80008de:	4b2a      	ldr	r3, [pc, #168]	; (8000988 <MX_ADC1_Init+0xc4>)
 80008e0:	2280      	movs	r2, #128	; 0x80
 80008e2:	05d2      	lsls	r2, r2, #23
 80008e4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80008e6:	4b28      	ldr	r3, [pc, #160]	; (8000988 <MX_ADC1_Init+0xc4>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008ec:	4b26      	ldr	r3, [pc, #152]	; (8000988 <MX_ADC1_Init+0xc4>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008f2:	4b25      	ldr	r3, [pc, #148]	; (8000988 <MX_ADC1_Init+0xc4>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008f8:	4b23      	ldr	r3, [pc, #140]	; (8000988 <MX_ADC1_Init+0xc4>)
 80008fa:	2204      	movs	r2, #4
 80008fc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80008fe:	4b22      	ldr	r3, [pc, #136]	; (8000988 <MX_ADC1_Init+0xc4>)
 8000900:	2200      	movs	r2, #0
 8000902:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000904:	4b20      	ldr	r3, [pc, #128]	; (8000988 <MX_ADC1_Init+0xc4>)
 8000906:	2200      	movs	r2, #0
 8000908:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800090a:	4b1f      	ldr	r3, [pc, #124]	; (8000988 <MX_ADC1_Init+0xc4>)
 800090c:	2201      	movs	r2, #1
 800090e:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000910:	4b1d      	ldr	r3, [pc, #116]	; (8000988 <MX_ADC1_Init+0xc4>)
 8000912:	2201      	movs	r2, #1
 8000914:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000916:	4b1c      	ldr	r3, [pc, #112]	; (8000988 <MX_ADC1_Init+0xc4>)
 8000918:	2200      	movs	r2, #0
 800091a:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800091c:	4b1a      	ldr	r3, [pc, #104]	; (8000988 <MX_ADC1_Init+0xc4>)
 800091e:	2200      	movs	r2, #0
 8000920:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000922:	4b19      	ldr	r3, [pc, #100]	; (8000988 <MX_ADC1_Init+0xc4>)
 8000924:	222c      	movs	r2, #44	; 0x2c
 8000926:	2100      	movs	r1, #0
 8000928:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800092a:	4b17      	ldr	r3, [pc, #92]	; (8000988 <MX_ADC1_Init+0xc4>)
 800092c:	2200      	movs	r2, #0
 800092e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000930:	4b15      	ldr	r3, [pc, #84]	; (8000988 <MX_ADC1_Init+0xc4>)
 8000932:	2200      	movs	r2, #0
 8000934:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000936:	4b14      	ldr	r3, [pc, #80]	; (8000988 <MX_ADC1_Init+0xc4>)
 8000938:	2200      	movs	r2, #0
 800093a:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800093c:	4b12      	ldr	r3, [pc, #72]	; (8000988 <MX_ADC1_Init+0xc4>)
 800093e:	223c      	movs	r2, #60	; 0x3c
 8000940:	2100      	movs	r1, #0
 8000942:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000944:	4b10      	ldr	r3, [pc, #64]	; (8000988 <MX_ADC1_Init+0xc4>)
 8000946:	2200      	movs	r2, #0
 8000948:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800094a:	4b0f      	ldr	r3, [pc, #60]	; (8000988 <MX_ADC1_Init+0xc4>)
 800094c:	0018      	movs	r0, r3
 800094e:	f001 fc37 	bl	80021c0 <HAL_ADC_Init>
 8000952:	1e03      	subs	r3, r0, #0
 8000954:	d001      	beq.n	800095a <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8000956:	f000 ff31 	bl	80017bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800095a:	1d3b      	adds	r3, r7, #4
 800095c:	2201      	movs	r2, #1
 800095e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000960:	1d3b      	adds	r3, r7, #4
 8000962:	2200      	movs	r2, #0
 8000964:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000966:	1d3b      	adds	r3, r7, #4
 8000968:	2200      	movs	r2, #0
 800096a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800096c:	1d3a      	adds	r2, r7, #4
 800096e:	4b06      	ldr	r3, [pc, #24]	; (8000988 <MX_ADC1_Init+0xc4>)
 8000970:	0011      	movs	r1, r2
 8000972:	0018      	movs	r0, r3
 8000974:	f001 fee4 	bl	8002740 <HAL_ADC_ConfigChannel>
 8000978:	1e03      	subs	r3, r0, #0
 800097a:	d001      	beq.n	8000980 <MX_ADC1_Init+0xbc>
  {
    Error_Handler();
 800097c:	f000 ff1e 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000980:	46c0      	nop			; (mov r8, r8)
 8000982:	46bd      	mov	sp, r7
 8000984:	b004      	add	sp, #16
 8000986:	bd80      	pop	{r7, pc}
 8000988:	20000088 	.word	0x20000088
 800098c:	40012400 	.word	0x40012400

08000990 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000994:	4b1b      	ldr	r3, [pc, #108]	; (8000a04 <MX_I2C1_Init+0x74>)
 8000996:	4a1c      	ldr	r2, [pc, #112]	; (8000a08 <MX_I2C1_Init+0x78>)
 8000998:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 800099a:	4b1a      	ldr	r3, [pc, #104]	; (8000a04 <MX_I2C1_Init+0x74>)
 800099c:	4a1b      	ldr	r2, [pc, #108]	; (8000a0c <MX_I2C1_Init+0x7c>)
 800099e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80009a0:	4b18      	ldr	r3, [pc, #96]	; (8000a04 <MX_I2C1_Init+0x74>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009a6:	4b17      	ldr	r3, [pc, #92]	; (8000a04 <MX_I2C1_Init+0x74>)
 80009a8:	2201      	movs	r2, #1
 80009aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009ac:	4b15      	ldr	r3, [pc, #84]	; (8000a04 <MX_I2C1_Init+0x74>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80009b2:	4b14      	ldr	r3, [pc, #80]	; (8000a04 <MX_I2C1_Init+0x74>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009b8:	4b12      	ldr	r3, [pc, #72]	; (8000a04 <MX_I2C1_Init+0x74>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009be:	4b11      	ldr	r3, [pc, #68]	; (8000a04 <MX_I2C1_Init+0x74>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009c4:	4b0f      	ldr	r3, [pc, #60]	; (8000a04 <MX_I2C1_Init+0x74>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009ca:	4b0e      	ldr	r3, [pc, #56]	; (8000a04 <MX_I2C1_Init+0x74>)
 80009cc:	0018      	movs	r0, r3
 80009ce:	f002 fd7b 	bl	80034c8 <HAL_I2C_Init>
 80009d2:	1e03      	subs	r3, r0, #0
 80009d4:	d001      	beq.n	80009da <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80009d6:	f000 fef1 	bl	80017bc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009da:	4b0a      	ldr	r3, [pc, #40]	; (8000a04 <MX_I2C1_Init+0x74>)
 80009dc:	2100      	movs	r1, #0
 80009de:	0018      	movs	r0, r3
 80009e0:	f003 f980 	bl	8003ce4 <HAL_I2CEx_ConfigAnalogFilter>
 80009e4:	1e03      	subs	r3, r0, #0
 80009e6:	d001      	beq.n	80009ec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80009e8:	f000 fee8 	bl	80017bc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80009ec:	4b05      	ldr	r3, [pc, #20]	; (8000a04 <MX_I2C1_Init+0x74>)
 80009ee:	2100      	movs	r1, #0
 80009f0:	0018      	movs	r0, r3
 80009f2:	f003 f9c3 	bl	8003d7c <HAL_I2CEx_ConfigDigitalFilter>
 80009f6:	1e03      	subs	r3, r0, #0
 80009f8:	d001      	beq.n	80009fe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80009fa:	f000 fedf 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009fe:	46c0      	nop			; (mov r8, r8)
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	200000ec 	.word	0x200000ec
 8000a08:	40005400 	.word	0x40005400
 8000a0c:	00303d5b 	.word	0x00303d5b

08000a10 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b088      	sub	sp, #32
 8000a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a16:	2310      	movs	r3, #16
 8000a18:	18fb      	adds	r3, r7, r3
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	2310      	movs	r3, #16
 8000a1e:	001a      	movs	r2, r3
 8000a20:	2100      	movs	r1, #0
 8000a22:	f007 ff51 	bl	80088c8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a26:	1d3b      	adds	r3, r7, #4
 8000a28:	0018      	movs	r0, r3
 8000a2a:	230c      	movs	r3, #12
 8000a2c:	001a      	movs	r2, r3
 8000a2e:	2100      	movs	r1, #0
 8000a30:	f007 ff4a 	bl	80088c8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a34:	4b1e      	ldr	r3, [pc, #120]	; (8000ab0 <MX_TIM2_Init+0xa0>)
 8000a36:	2280      	movs	r2, #128	; 0x80
 8000a38:	05d2      	lsls	r2, r2, #23
 8000a3a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15999;
 8000a3c:	4b1c      	ldr	r3, [pc, #112]	; (8000ab0 <MX_TIM2_Init+0xa0>)
 8000a3e:	4a1d      	ldr	r2, [pc, #116]	; (8000ab4 <MX_TIM2_Init+0xa4>)
 8000a40:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a42:	4b1b      	ldr	r3, [pc, #108]	; (8000ab0 <MX_TIM2_Init+0xa0>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000a48:	4b19      	ldr	r3, [pc, #100]	; (8000ab0 <MX_TIM2_Init+0xa0>)
 8000a4a:	4a1b      	ldr	r2, [pc, #108]	; (8000ab8 <MX_TIM2_Init+0xa8>)
 8000a4c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a4e:	4b18      	ldr	r3, [pc, #96]	; (8000ab0 <MX_TIM2_Init+0xa0>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a54:	4b16      	ldr	r3, [pc, #88]	; (8000ab0 <MX_TIM2_Init+0xa0>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a5a:	4b15      	ldr	r3, [pc, #84]	; (8000ab0 <MX_TIM2_Init+0xa0>)
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	f004 f8a1 	bl	8004ba4 <HAL_TIM_Base_Init>
 8000a62:	1e03      	subs	r3, r0, #0
 8000a64:	d001      	beq.n	8000a6a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000a66:	f000 fea9 	bl	80017bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a6a:	2110      	movs	r1, #16
 8000a6c:	187b      	adds	r3, r7, r1
 8000a6e:	2280      	movs	r2, #128	; 0x80
 8000a70:	0152      	lsls	r2, r2, #5
 8000a72:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a74:	187a      	adds	r2, r7, r1
 8000a76:	4b0e      	ldr	r3, [pc, #56]	; (8000ab0 <MX_TIM2_Init+0xa0>)
 8000a78:	0011      	movs	r1, r2
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f004 fd12 	bl	80054a4 <HAL_TIM_ConfigClockSource>
 8000a80:	1e03      	subs	r3, r0, #0
 8000a82:	d001      	beq.n	8000a88 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000a84:	f000 fe9a 	bl	80017bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a8e:	1d3b      	adds	r3, r7, #4
 8000a90:	2200      	movs	r2, #0
 8000a92:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a94:	1d3a      	adds	r2, r7, #4
 8000a96:	4b06      	ldr	r3, [pc, #24]	; (8000ab0 <MX_TIM2_Init+0xa0>)
 8000a98:	0011      	movs	r1, r2
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f005 fa0a 	bl	8005eb4 <HAL_TIMEx_MasterConfigSynchronization>
 8000aa0:	1e03      	subs	r3, r0, #0
 8000aa2:	d001      	beq.n	8000aa8 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000aa4:	f000 fe8a 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000aa8:	46c0      	nop			; (mov r8, r8)
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	b008      	add	sp, #32
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	20000140 	.word	0x20000140
 8000ab4:	00003e7f 	.word	0x00003e7f
 8000ab8:	000003e7 	.word	0x000003e7

08000abc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b08e      	sub	sp, #56	; 0x38
 8000ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ac2:	2328      	movs	r3, #40	; 0x28
 8000ac4:	18fb      	adds	r3, r7, r3
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	2310      	movs	r3, #16
 8000aca:	001a      	movs	r2, r3
 8000acc:	2100      	movs	r1, #0
 8000ace:	f007 fefb 	bl	80088c8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ad2:	231c      	movs	r3, #28
 8000ad4:	18fb      	adds	r3, r7, r3
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	230c      	movs	r3, #12
 8000ada:	001a      	movs	r2, r3
 8000adc:	2100      	movs	r1, #0
 8000ade:	f007 fef3 	bl	80088c8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ae2:	003b      	movs	r3, r7
 8000ae4:	0018      	movs	r0, r3
 8000ae6:	231c      	movs	r3, #28
 8000ae8:	001a      	movs	r2, r3
 8000aea:	2100      	movs	r1, #0
 8000aec:	f007 feec 	bl	80088c8 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000af0:	4b30      	ldr	r3, [pc, #192]	; (8000bb4 <MX_TIM3_Init+0xf8>)
 8000af2:	4a31      	ldr	r2, [pc, #196]	; (8000bb8 <MX_TIM3_Init+0xfc>)
 8000af4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 319;
 8000af6:	4b2f      	ldr	r3, [pc, #188]	; (8000bb4 <MX_TIM3_Init+0xf8>)
 8000af8:	2240      	movs	r2, #64	; 0x40
 8000afa:	32ff      	adds	r2, #255	; 0xff
 8000afc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000afe:	4b2d      	ldr	r3, [pc, #180]	; (8000bb4 <MX_TIM3_Init+0xf8>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000b04:	4b2b      	ldr	r3, [pc, #172]	; (8000bb4 <MX_TIM3_Init+0xf8>)
 8000b06:	4a2d      	ldr	r2, [pc, #180]	; (8000bbc <MX_TIM3_Init+0x100>)
 8000b08:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b0a:	4b2a      	ldr	r3, [pc, #168]	; (8000bb4 <MX_TIM3_Init+0xf8>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b10:	4b28      	ldr	r3, [pc, #160]	; (8000bb4 <MX_TIM3_Init+0xf8>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000b16:	4b27      	ldr	r3, [pc, #156]	; (8000bb4 <MX_TIM3_Init+0xf8>)
 8000b18:	0018      	movs	r0, r3
 8000b1a:	f004 f843 	bl	8004ba4 <HAL_TIM_Base_Init>
 8000b1e:	1e03      	subs	r3, r0, #0
 8000b20:	d001      	beq.n	8000b26 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8000b22:	f000 fe4b 	bl	80017bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b26:	2128      	movs	r1, #40	; 0x28
 8000b28:	187b      	adds	r3, r7, r1
 8000b2a:	2280      	movs	r2, #128	; 0x80
 8000b2c:	0152      	lsls	r2, r2, #5
 8000b2e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000b30:	187a      	adds	r2, r7, r1
 8000b32:	4b20      	ldr	r3, [pc, #128]	; (8000bb4 <MX_TIM3_Init+0xf8>)
 8000b34:	0011      	movs	r1, r2
 8000b36:	0018      	movs	r0, r3
 8000b38:	f004 fcb4 	bl	80054a4 <HAL_TIM_ConfigClockSource>
 8000b3c:	1e03      	subs	r3, r0, #0
 8000b3e:	d001      	beq.n	8000b44 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8000b40:	f000 fe3c 	bl	80017bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000b44:	4b1b      	ldr	r3, [pc, #108]	; (8000bb4 <MX_TIM3_Init+0xf8>)
 8000b46:	0018      	movs	r0, r3
 8000b48:	f004 f95a 	bl	8004e00 <HAL_TIM_PWM_Init>
 8000b4c:	1e03      	subs	r3, r0, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000b50:	f000 fe34 	bl	80017bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b54:	211c      	movs	r1, #28
 8000b56:	187b      	adds	r3, r7, r1
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b5c:	187b      	adds	r3, r7, r1
 8000b5e:	2200      	movs	r2, #0
 8000b60:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b62:	187a      	adds	r2, r7, r1
 8000b64:	4b13      	ldr	r3, [pc, #76]	; (8000bb4 <MX_TIM3_Init+0xf8>)
 8000b66:	0011      	movs	r1, r2
 8000b68:	0018      	movs	r0, r3
 8000b6a:	f005 f9a3 	bl	8005eb4 <HAL_TIMEx_MasterConfigSynchronization>
 8000b6e:	1e03      	subs	r3, r0, #0
 8000b70:	d001      	beq.n	8000b76 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8000b72:	f000 fe23 	bl	80017bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b76:	003b      	movs	r3, r7
 8000b78:	2260      	movs	r2, #96	; 0x60
 8000b7a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000b7c:	003b      	movs	r3, r7
 8000b7e:	2200      	movs	r2, #0
 8000b80:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b82:	003b      	movs	r3, r7
 8000b84:	2200      	movs	r2, #0
 8000b86:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b88:	003b      	movs	r3, r7
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b8e:	0039      	movs	r1, r7
 8000b90:	4b08      	ldr	r3, [pc, #32]	; (8000bb4 <MX_TIM3_Init+0xf8>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	0018      	movs	r0, r3
 8000b96:	f004 fb85 	bl	80052a4 <HAL_TIM_PWM_ConfigChannel>
 8000b9a:	1e03      	subs	r3, r0, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 8000b9e:	f000 fe0d 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000ba2:	4b04      	ldr	r3, [pc, #16]	; (8000bb4 <MX_TIM3_Init+0xf8>)
 8000ba4:	0018      	movs	r0, r3
 8000ba6:	f000 ff89 	bl	8001abc <HAL_TIM_MspPostInit>

}
 8000baa:	46c0      	nop			; (mov r8, r8)
 8000bac:	46bd      	mov	sp, r7
 8000bae:	b00e      	add	sp, #56	; 0x38
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	46c0      	nop			; (mov r8, r8)
 8000bb4:	2000018c 	.word	0x2000018c
 8000bb8:	40000400 	.word	0x40000400
 8000bbc:	000003e7 	.word	0x000003e7

08000bc0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b084      	sub	sp, #16
 8000bc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bc6:	1d3b      	adds	r3, r7, #4
 8000bc8:	0018      	movs	r0, r3
 8000bca:	230c      	movs	r3, #12
 8000bcc:	001a      	movs	r2, r3
 8000bce:	2100      	movs	r1, #0
 8000bd0:	f007 fe7a 	bl	80088c8 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000bd4:	4b15      	ldr	r3, [pc, #84]	; (8000c2c <MX_TIM6_Init+0x6c>)
 8000bd6:	4a16      	ldr	r2, [pc, #88]	; (8000c30 <MX_TIM6_Init+0x70>)
 8000bd8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 15999;
 8000bda:	4b14      	ldr	r3, [pc, #80]	; (8000c2c <MX_TIM6_Init+0x6c>)
 8000bdc:	4a15      	ldr	r2, [pc, #84]	; (8000c34 <MX_TIM6_Init+0x74>)
 8000bde:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000be0:	4b12      	ldr	r3, [pc, #72]	; (8000c2c <MX_TIM6_Init+0x6c>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8000be6:	4b11      	ldr	r3, [pc, #68]	; (8000c2c <MX_TIM6_Init+0x6c>)
 8000be8:	4a13      	ldr	r2, [pc, #76]	; (8000c38 <MX_TIM6_Init+0x78>)
 8000bea:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bec:	4b0f      	ldr	r3, [pc, #60]	; (8000c2c <MX_TIM6_Init+0x6c>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000bf2:	4b0e      	ldr	r3, [pc, #56]	; (8000c2c <MX_TIM6_Init+0x6c>)
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	f003 ffd5 	bl	8004ba4 <HAL_TIM_Base_Init>
 8000bfa:	1e03      	subs	r3, r0, #0
 8000bfc:	d001      	beq.n	8000c02 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8000bfe:	f000 fddd 	bl	80017bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c02:	1d3b      	adds	r3, r7, #4
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c08:	1d3b      	adds	r3, r7, #4
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000c0e:	1d3a      	adds	r2, r7, #4
 8000c10:	4b06      	ldr	r3, [pc, #24]	; (8000c2c <MX_TIM6_Init+0x6c>)
 8000c12:	0011      	movs	r1, r2
 8000c14:	0018      	movs	r0, r3
 8000c16:	f005 f94d 	bl	8005eb4 <HAL_TIMEx_MasterConfigSynchronization>
 8000c1a:	1e03      	subs	r3, r0, #0
 8000c1c:	d001      	beq.n	8000c22 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8000c1e:	f000 fdcd 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000c22:	46c0      	nop			; (mov r8, r8)
 8000c24:	46bd      	mov	sp, r7
 8000c26:	b004      	add	sp, #16
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	46c0      	nop			; (mov r8, r8)
 8000c2c:	200001d8 	.word	0x200001d8
 8000c30:	40001000 	.word	0x40001000
 8000c34:	00003e7f 	.word	0x00003e7f
 8000c38:	000003e7 	.word	0x000003e7

08000c3c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c42:	1d3b      	adds	r3, r7, #4
 8000c44:	0018      	movs	r0, r3
 8000c46:	230c      	movs	r3, #12
 8000c48:	001a      	movs	r2, r3
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	f007 fe3c 	bl	80088c8 <memset>

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000c50:	4b15      	ldr	r3, [pc, #84]	; (8000ca8 <MX_TIM7_Init+0x6c>)
 8000c52:	4a16      	ldr	r2, [pc, #88]	; (8000cac <MX_TIM7_Init+0x70>)
 8000c54:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 15999;
 8000c56:	4b14      	ldr	r3, [pc, #80]	; (8000ca8 <MX_TIM7_Init+0x6c>)
 8000c58:	4a15      	ldr	r2, [pc, #84]	; (8000cb0 <MX_TIM7_Init+0x74>)
 8000c5a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c5c:	4b12      	ldr	r3, [pc, #72]	; (8000ca8 <MX_TIM7_Init+0x6c>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8000c62:	4b11      	ldr	r3, [pc, #68]	; (8000ca8 <MX_TIM7_Init+0x6c>)
 8000c64:	4a13      	ldr	r2, [pc, #76]	; (8000cb4 <MX_TIM7_Init+0x78>)
 8000c66:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c68:	4b0f      	ldr	r3, [pc, #60]	; (8000ca8 <MX_TIM7_Init+0x6c>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000c6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ca8 <MX_TIM7_Init+0x6c>)
 8000c70:	0018      	movs	r0, r3
 8000c72:	f003 ff97 	bl	8004ba4 <HAL_TIM_Base_Init>
 8000c76:	1e03      	subs	r3, r0, #0
 8000c78:	d001      	beq.n	8000c7e <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8000c7a:	f000 fd9f 	bl	80017bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c7e:	1d3b      	adds	r3, r7, #4
 8000c80:	2200      	movs	r2, #0
 8000c82:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c84:	1d3b      	adds	r3, r7, #4
 8000c86:	2200      	movs	r2, #0
 8000c88:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000c8a:	1d3a      	adds	r2, r7, #4
 8000c8c:	4b06      	ldr	r3, [pc, #24]	; (8000ca8 <MX_TIM7_Init+0x6c>)
 8000c8e:	0011      	movs	r1, r2
 8000c90:	0018      	movs	r0, r3
 8000c92:	f005 f90f 	bl	8005eb4 <HAL_TIMEx_MasterConfigSynchronization>
 8000c96:	1e03      	subs	r3, r0, #0
 8000c98:	d001      	beq.n	8000c9e <MX_TIM7_Init+0x62>
  {
    Error_Handler();
 8000c9a:	f000 fd8f 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000c9e:	46c0      	nop			; (mov r8, r8)
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	b004      	add	sp, #16
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	46c0      	nop			; (mov r8, r8)
 8000ca8:	20000224 	.word	0x20000224
 8000cac:	40001400 	.word	0x40001400
 8000cb0:	00003e7f 	.word	0x00003e7f
 8000cb4:	000003e7 	.word	0x000003e7

08000cb8 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000cbc:	4b0e      	ldr	r3, [pc, #56]	; (8000cf8 <MX_TIM14_Init+0x40>)
 8000cbe:	4a0f      	ldr	r2, [pc, #60]	; (8000cfc <MX_TIM14_Init+0x44>)
 8000cc0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 7999;
 8000cc2:	4b0d      	ldr	r3, [pc, #52]	; (8000cf8 <MX_TIM14_Init+0x40>)
 8000cc4:	4a0e      	ldr	r2, [pc, #56]	; (8000d00 <MX_TIM14_Init+0x48>)
 8000cc6:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cc8:	4b0b      	ldr	r3, [pc, #44]	; (8000cf8 <MX_TIM14_Init+0x40>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 999;
 8000cce:	4b0a      	ldr	r3, [pc, #40]	; (8000cf8 <MX_TIM14_Init+0x40>)
 8000cd0:	4a0c      	ldr	r2, [pc, #48]	; (8000d04 <MX_TIM14_Init+0x4c>)
 8000cd2:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cd4:	4b08      	ldr	r3, [pc, #32]	; (8000cf8 <MX_TIM14_Init+0x40>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cda:	4b07      	ldr	r3, [pc, #28]	; (8000cf8 <MX_TIM14_Init+0x40>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000ce0:	4b05      	ldr	r3, [pc, #20]	; (8000cf8 <MX_TIM14_Init+0x40>)
 8000ce2:	0018      	movs	r0, r3
 8000ce4:	f003 ff5e 	bl	8004ba4 <HAL_TIM_Base_Init>
 8000ce8:	1e03      	subs	r3, r0, #0
 8000cea:	d001      	beq.n	8000cf0 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8000cec:	f000 fd66 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000cf0:	46c0      	nop			; (mov r8, r8)
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	46c0      	nop			; (mov r8, r8)
 8000cf8:	20000270 	.word	0x20000270
 8000cfc:	40002000 	.word	0x40002000
 8000d00:	00001f3f 	.word	0x00001f3f
 8000d04:	000003e7 	.word	0x000003e7

08000d08 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000d0c:	4b0f      	ldr	r3, [pc, #60]	; (8000d4c <MX_TIM17_Init+0x44>)
 8000d0e:	4a10      	ldr	r2, [pc, #64]	; (8000d50 <MX_TIM17_Init+0x48>)
 8000d10:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8000d12:	4b0e      	ldr	r3, [pc, #56]	; (8000d4c <MX_TIM17_Init+0x44>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d18:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <MX_TIM17_Init+0x44>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 999;
 8000d1e:	4b0b      	ldr	r3, [pc, #44]	; (8000d4c <MX_TIM17_Init+0x44>)
 8000d20:	4a0c      	ldr	r2, [pc, #48]	; (8000d54 <MX_TIM17_Init+0x4c>)
 8000d22:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d24:	4b09      	ldr	r3, [pc, #36]	; (8000d4c <MX_TIM17_Init+0x44>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000d2a:	4b08      	ldr	r3, [pc, #32]	; (8000d4c <MX_TIM17_Init+0x44>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d30:	4b06      	ldr	r3, [pc, #24]	; (8000d4c <MX_TIM17_Init+0x44>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000d36:	4b05      	ldr	r3, [pc, #20]	; (8000d4c <MX_TIM17_Init+0x44>)
 8000d38:	0018      	movs	r0, r3
 8000d3a:	f003 ff33 	bl	8004ba4 <HAL_TIM_Base_Init>
 8000d3e:	1e03      	subs	r3, r0, #0
 8000d40:	d001      	beq.n	8000d46 <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 8000d42:	f000 fd3b 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000d46:	46c0      	nop			; (mov r8, r8)
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	200002bc 	.word	0x200002bc
 8000d50:	40014800 	.word	0x40014800
 8000d54:	000003e7 	.word	0x000003e7

08000d58 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d5c:	4b23      	ldr	r3, [pc, #140]	; (8000dec <MX_USART2_UART_Init+0x94>)
 8000d5e:	4a24      	ldr	r2, [pc, #144]	; (8000df0 <MX_USART2_UART_Init+0x98>)
 8000d60:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d62:	4b22      	ldr	r3, [pc, #136]	; (8000dec <MX_USART2_UART_Init+0x94>)
 8000d64:	22e1      	movs	r2, #225	; 0xe1
 8000d66:	0252      	lsls	r2, r2, #9
 8000d68:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d6a:	4b20      	ldr	r3, [pc, #128]	; (8000dec <MX_USART2_UART_Init+0x94>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d70:	4b1e      	ldr	r3, [pc, #120]	; (8000dec <MX_USART2_UART_Init+0x94>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d76:	4b1d      	ldr	r3, [pc, #116]	; (8000dec <MX_USART2_UART_Init+0x94>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d7c:	4b1b      	ldr	r3, [pc, #108]	; (8000dec <MX_USART2_UART_Init+0x94>)
 8000d7e:	220c      	movs	r2, #12
 8000d80:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d82:	4b1a      	ldr	r3, [pc, #104]	; (8000dec <MX_USART2_UART_Init+0x94>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d88:	4b18      	ldr	r3, [pc, #96]	; (8000dec <MX_USART2_UART_Init+0x94>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d8e:	4b17      	ldr	r3, [pc, #92]	; (8000dec <MX_USART2_UART_Init+0x94>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d94:	4b15      	ldr	r3, [pc, #84]	; (8000dec <MX_USART2_UART_Init+0x94>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d9a:	4b14      	ldr	r3, [pc, #80]	; (8000dec <MX_USART2_UART_Init+0x94>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000da0:	4b12      	ldr	r3, [pc, #72]	; (8000dec <MX_USART2_UART_Init+0x94>)
 8000da2:	0018      	movs	r0, r3
 8000da4:	f005 f90c 	bl	8005fc0 <HAL_UART_Init>
 8000da8:	1e03      	subs	r3, r0, #0
 8000daa:	d001      	beq.n	8000db0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000dac:	f000 fd06 	bl	80017bc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000db0:	4b0e      	ldr	r3, [pc, #56]	; (8000dec <MX_USART2_UART_Init+0x94>)
 8000db2:	2100      	movs	r1, #0
 8000db4:	0018      	movs	r0, r3
 8000db6:	f007 f999 	bl	80080ec <HAL_UARTEx_SetTxFifoThreshold>
 8000dba:	1e03      	subs	r3, r0, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000dbe:	f000 fcfd 	bl	80017bc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dc2:	4b0a      	ldr	r3, [pc, #40]	; (8000dec <MX_USART2_UART_Init+0x94>)
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	0018      	movs	r0, r3
 8000dc8:	f007 f9d0 	bl	800816c <HAL_UARTEx_SetRxFifoThreshold>
 8000dcc:	1e03      	subs	r3, r0, #0
 8000dce:	d001      	beq.n	8000dd4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000dd0:	f000 fcf4 	bl	80017bc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000dd4:	4b05      	ldr	r3, [pc, #20]	; (8000dec <MX_USART2_UART_Init+0x94>)
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	f007 f94e 	bl	8008078 <HAL_UARTEx_DisableFifoMode>
 8000ddc:	1e03      	subs	r3, r0, #0
 8000dde:	d001      	beq.n	8000de4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000de0:	f000 fcec 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000de4:	46c0      	nop			; (mov r8, r8)
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	46c0      	nop			; (mov r8, r8)
 8000dec:	20000308 	.word	0x20000308
 8000df0:	40004400 	.word	0x40004400

08000df4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000df4:	b590      	push	{r4, r7, lr}
 8000df6:	b08b      	sub	sp, #44	; 0x2c
 8000df8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dfa:	2414      	movs	r4, #20
 8000dfc:	193b      	adds	r3, r7, r4
 8000dfe:	0018      	movs	r0, r3
 8000e00:	2314      	movs	r3, #20
 8000e02:	001a      	movs	r2, r3
 8000e04:	2100      	movs	r1, #0
 8000e06:	f007 fd5f 	bl	80088c8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e0a:	4b4f      	ldr	r3, [pc, #316]	; (8000f48 <MX_GPIO_Init+0x154>)
 8000e0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e0e:	4b4e      	ldr	r3, [pc, #312]	; (8000f48 <MX_GPIO_Init+0x154>)
 8000e10:	2104      	movs	r1, #4
 8000e12:	430a      	orrs	r2, r1
 8000e14:	635a      	str	r2, [r3, #52]	; 0x34
 8000e16:	4b4c      	ldr	r3, [pc, #304]	; (8000f48 <MX_GPIO_Init+0x154>)
 8000e18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e1a:	2204      	movs	r2, #4
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	613b      	str	r3, [r7, #16]
 8000e20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e22:	4b49      	ldr	r3, [pc, #292]	; (8000f48 <MX_GPIO_Init+0x154>)
 8000e24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e26:	4b48      	ldr	r3, [pc, #288]	; (8000f48 <MX_GPIO_Init+0x154>)
 8000e28:	2120      	movs	r1, #32
 8000e2a:	430a      	orrs	r2, r1
 8000e2c:	635a      	str	r2, [r3, #52]	; 0x34
 8000e2e:	4b46      	ldr	r3, [pc, #280]	; (8000f48 <MX_GPIO_Init+0x154>)
 8000e30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e32:	2220      	movs	r2, #32
 8000e34:	4013      	ands	r3, r2
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3a:	4b43      	ldr	r3, [pc, #268]	; (8000f48 <MX_GPIO_Init+0x154>)
 8000e3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e3e:	4b42      	ldr	r3, [pc, #264]	; (8000f48 <MX_GPIO_Init+0x154>)
 8000e40:	2101      	movs	r1, #1
 8000e42:	430a      	orrs	r2, r1
 8000e44:	635a      	str	r2, [r3, #52]	; 0x34
 8000e46:	4b40      	ldr	r3, [pc, #256]	; (8000f48 <MX_GPIO_Init+0x154>)
 8000e48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	60bb      	str	r3, [r7, #8]
 8000e50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e52:	4b3d      	ldr	r3, [pc, #244]	; (8000f48 <MX_GPIO_Init+0x154>)
 8000e54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e56:	4b3c      	ldr	r3, [pc, #240]	; (8000f48 <MX_GPIO_Init+0x154>)
 8000e58:	2102      	movs	r1, #2
 8000e5a:	430a      	orrs	r2, r1
 8000e5c:	635a      	str	r2, [r3, #52]	; 0x34
 8000e5e:	4b3a      	ldr	r3, [pc, #232]	; (8000f48 <MX_GPIO_Init+0x154>)
 8000e60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e62:	2202      	movs	r2, #2
 8000e64:	4013      	ands	r3, r2
 8000e66:	607b      	str	r3, [r7, #4]
 8000e68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000e6a:	23a0      	movs	r3, #160	; 0xa0
 8000e6c:	05db      	lsls	r3, r3, #23
 8000e6e:	2200      	movs	r2, #0
 8000e70:	2120      	movs	r1, #32
 8000e72:	0018      	movs	r0, r3
 8000e74:	f002 faef 	bl	8003456 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_2_Pin|LED_3_Pin, GPIO_PIN_RESET);
 8000e78:	4934      	ldr	r1, [pc, #208]	; (8000f4c <MX_GPIO_Init+0x158>)
 8000e7a:	4b35      	ldr	r3, [pc, #212]	; (8000f50 <MX_GPIO_Init+0x15c>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	0018      	movs	r0, r3
 8000e80:	f002 fae9 	bl	8003456 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8000e84:	4b33      	ldr	r3, [pc, #204]	; (8000f54 <MX_GPIO_Init+0x160>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	2180      	movs	r1, #128	; 0x80
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	f002 fae3 	bl	8003456 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_INPUT_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_INPUT_2_Pin;
 8000e90:	193b      	adds	r3, r7, r4
 8000e92:	2280      	movs	r2, #128	; 0x80
 8000e94:	0192      	lsls	r2, r2, #6
 8000e96:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e98:	193b      	adds	r3, r7, r4
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e9e:	193b      	adds	r3, r7, r4
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON_INPUT_2_GPIO_Port, &GPIO_InitStruct);
 8000ea4:	193b      	adds	r3, r7, r4
 8000ea6:	4a2b      	ldr	r2, [pc, #172]	; (8000f54 <MX_GPIO_Init+0x160>)
 8000ea8:	0019      	movs	r1, r3
 8000eaa:	0010      	movs	r0, r2
 8000eac:	f002 f882 	bl	8002fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000eb0:	193b      	adds	r3, r7, r4
 8000eb2:	2220      	movs	r2, #32
 8000eb4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb6:	193b      	adds	r3, r7, r4
 8000eb8:	2201      	movs	r2, #1
 8000eba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebc:	193b      	adds	r3, r7, r4
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ec2:	193b      	adds	r3, r7, r4
 8000ec4:	2202      	movs	r2, #2
 8000ec6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000ec8:	193a      	adds	r2, r7, r4
 8000eca:	23a0      	movs	r3, #160	; 0xa0
 8000ecc:	05db      	lsls	r3, r3, #23
 8000ece:	0011      	movs	r1, r2
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	f002 f86f 	bl	8002fb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_2_Pin LED_3_Pin */
  GPIO_InitStruct.Pin = LED_2_Pin|LED_3_Pin;
 8000ed6:	193b      	adds	r3, r7, r4
 8000ed8:	4a1c      	ldr	r2, [pc, #112]	; (8000f4c <MX_GPIO_Init+0x158>)
 8000eda:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000edc:	193b      	adds	r3, r7, r4
 8000ede:	2201      	movs	r2, #1
 8000ee0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee2:	193b      	adds	r3, r7, r4
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee8:	193b      	adds	r3, r7, r4
 8000eea:	2200      	movs	r2, #0
 8000eec:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eee:	193b      	adds	r3, r7, r4
 8000ef0:	4a17      	ldr	r2, [pc, #92]	; (8000f50 <MX_GPIO_Init+0x15c>)
 8000ef2:	0019      	movs	r1, r3
 8000ef4:	0010      	movs	r0, r2
 8000ef6:	f002 f85d 	bl	8002fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_1_Pin */
  GPIO_InitStruct.Pin = LED_1_Pin;
 8000efa:	193b      	adds	r3, r7, r4
 8000efc:	2280      	movs	r2, #128	; 0x80
 8000efe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f00:	193b      	adds	r3, r7, r4
 8000f02:	2201      	movs	r2, #1
 8000f04:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	193b      	adds	r3, r7, r4
 8000f08:	2200      	movs	r2, #0
 8000f0a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0c:	193b      	adds	r3, r7, r4
 8000f0e:	2200      	movs	r2, #0
 8000f10:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 8000f12:	193b      	adds	r3, r7, r4
 8000f14:	4a0f      	ldr	r2, [pc, #60]	; (8000f54 <MX_GPIO_Init+0x160>)
 8000f16:	0019      	movs	r1, r3
 8000f18:	0010      	movs	r0, r2
 8000f1a:	f002 f84b 	bl	8002fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_INPUT_Pin */
  GPIO_InitStruct.Pin = BUTTON_INPUT_Pin;
 8000f1e:	0021      	movs	r1, r4
 8000f20:	187b      	adds	r3, r7, r1
 8000f22:	2208      	movs	r2, #8
 8000f24:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f26:	187b      	adds	r3, r7, r1
 8000f28:	2200      	movs	r2, #0
 8000f2a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2c:	187b      	adds	r3, r7, r1
 8000f2e:	2200      	movs	r2, #0
 8000f30:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON_INPUT_GPIO_Port, &GPIO_InitStruct);
 8000f32:	187b      	adds	r3, r7, r1
 8000f34:	4a06      	ldr	r2, [pc, #24]	; (8000f50 <MX_GPIO_Init+0x15c>)
 8000f36:	0019      	movs	r1, r3
 8000f38:	0010      	movs	r0, r2
 8000f3a:	f002 f83b 	bl	8002fb4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f3e:	46c0      	nop			; (mov r8, r8)
 8000f40:	46bd      	mov	sp, r7
 8000f42:	b00b      	add	sp, #44	; 0x2c
 8000f44:	bd90      	pop	{r4, r7, pc}
 8000f46:	46c0      	nop			; (mov r8, r8)
 8000f48:	40021000 	.word	0x40021000
 8000f4c:	00004010 	.word	0x00004010
 8000f50:	50000400 	.word	0x50000400
 8000f54:	50000800 	.word	0x50000800

08000f58 <getPotValue>:
		HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
		HAL_Delay(100);
	}

	/* Get ADC value from potentiometer */
	void getPotValue(void){
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0

		/* Get pot value */
		HAL_ADC_PollForConversion(&hadc1, 5);
 8000f5c:	4b07      	ldr	r3, [pc, #28]	; (8000f7c <getPotValue+0x24>)
 8000f5e:	2105      	movs	r1, #5
 8000f60:	0018      	movs	r0, r3
 8000f62:	f001 fad5 	bl	8002510 <HAL_ADC_PollForConversion>
		potValue = HAL_ADC_GetValue(&hadc1);
 8000f66:	4b05      	ldr	r3, [pc, #20]	; (8000f7c <getPotValue+0x24>)
 8000f68:	0018      	movs	r0, r3
 8000f6a:	f001 fbdd 	bl	8002728 <HAL_ADC_GetValue>
 8000f6e:	0003      	movs	r3, r0
 8000f70:	b29a      	uxth	r2, r3
 8000f72:	4b03      	ldr	r3, [pc, #12]	; (8000f80 <getPotValue+0x28>)
 8000f74:	801a      	strh	r2, [r3, #0]

		/* Debug */
		//sprintf(msg, "potValue: %hu\r\n", potValue);
		//HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
	}
 8000f76:	46c0      	nop			; (mov r8, r8)
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	20000088 	.word	0x20000088
 8000f80:	200003f6 	.word	0x200003f6

08000f84 <getAdcFromPot>:

	/* getADC from Pot */
	int getAdcFromPot(){
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
		/* Get pot value */
		uint16_t potValue;
		HAL_ADC_PollForConversion(&hadc1, 5);
 8000f8a:	4b09      	ldr	r3, [pc, #36]	; (8000fb0 <getAdcFromPot+0x2c>)
 8000f8c:	2105      	movs	r1, #5
 8000f8e:	0018      	movs	r0, r3
 8000f90:	f001 fabe 	bl	8002510 <HAL_ADC_PollForConversion>
		potValue = HAL_ADC_GetValue(&hadc1);
 8000f94:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <getAdcFromPot+0x2c>)
 8000f96:	0018      	movs	r0, r3
 8000f98:	f001 fbc6 	bl	8002728 <HAL_ADC_GetValue>
 8000f9c:	0002      	movs	r2, r0
 8000f9e:	1dbb      	adds	r3, r7, #6
 8000fa0:	801a      	strh	r2, [r3, #0]
		return potValue;
 8000fa2:	1dbb      	adds	r3, r7, #6
 8000fa4:	881b      	ldrh	r3, [r3, #0]
	}
 8000fa6:	0018      	movs	r0, r3
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	b002      	add	sp, #8
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	46c0      	nop			; (mov r8, r8)
 8000fb0:	20000088 	.word	0x20000088

08000fb4 <hardwareTestLCD>:
			HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
	 	}
	}

	/* Test LCD is working */
	void hardwareTestLCD(void){
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
		I2C_LCD_Init(MyI2C_LCD);
 8000fb8:	2000      	movs	r0, #0
 8000fba:	f007 fa99 	bl	80084f0 <I2C_LCD_Init>
		I2C_LCD_SetCursor(MyI2C_LCD, 0, 0);
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	2000      	movs	r0, #0
 8000fc4:	f007 fba4 	bl	8008710 <I2C_LCD_SetCursor>
		I2C_LCD_WriteString(MyI2C_LCD, "Hardware Test");
 8000fc8:	4b08      	ldr	r3, [pc, #32]	; (8000fec <hardwareTestLCD+0x38>)
 8000fca:	0019      	movs	r1, r3
 8000fcc:	2000      	movs	r0, #0
 8000fce:	f007 fbef 	bl	80087b0 <I2C_LCD_WriteString>
		I2C_LCD_SetCursor(MyI2C_LCD, 0, 1);
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	2000      	movs	r0, #0
 8000fd8:	f007 fb9a 	bl	8008710 <I2C_LCD_SetCursor>
		I2C_LCD_WriteString(MyI2C_LCD, "Meow");
 8000fdc:	4b04      	ldr	r3, [pc, #16]	; (8000ff0 <hardwareTestLCD+0x3c>)
 8000fde:	0019      	movs	r1, r3
 8000fe0:	2000      	movs	r0, #0
 8000fe2:	f007 fbe5 	bl	80087b0 <I2C_LCD_WriteString>
	}
 8000fe6:	46c0      	nop			; (mov r8, r8)
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	08009214 	.word	0x08009214
 8000ff0:	08009224 	.word	0x08009224

08000ff4 <motorControl>:

	/* Motor control */
	void motorControl(int adcValue){
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SET_COMPARE (&htim3, TIM_CHANNEL_1, adcValue); // Interpolate pot values to PWM range
 8000ffc:	4b03      	ldr	r3, [pc, #12]	; (800100c <motorControl+0x18>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	687a      	ldr	r2, [r7, #4]
 8001002:	635a      	str	r2, [r3, #52]	; 0x34
	}
 8001004:	46c0      	nop			; (mov r8, r8)
 8001006:	46bd      	mov	sp, r7
 8001008:	b002      	add	sp, #8
 800100a:	bd80      	pop	{r7, pc}
 800100c:	2000018c 	.word	0x2000018c

08001010 <ledFreqControl>:

	/* LED Frequency control */
	void ledFreqControl(int adcValue){
 8001010:	b590      	push	{r4, r7, lr}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]

		// Calculate timer parameters
		uint16_t prescaler = adcValue;
 8001018:	240e      	movs	r4, #14
 800101a:	193b      	adds	r3, r7, r4
 800101c:	687a      	ldr	r2, [r7, #4]
 800101e:	801a      	strh	r2, [r3, #0]

		// Stop the Timer

		HAL_TIM_Base_Stop(&htim7);
 8001020:	4b08      	ldr	r3, [pc, #32]	; (8001044 <ledFreqControl+0x34>)
 8001022:	0018      	movs	r0, r3
 8001024:	f003 fe6a 	bl	8004cfc <HAL_TIM_Base_Stop>

		// Update Prescaler

		htim7.Instance->PSC = prescaler;
 8001028:	4b06      	ldr	r3, [pc, #24]	; (8001044 <ledFreqControl+0x34>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	193a      	adds	r2, r7, r4
 800102e:	8812      	ldrh	r2, [r2, #0]
 8001030:	629a      	str	r2, [r3, #40]	; 0x28

		// Restart Timer

		HAL_TIM_Base_Start(&htim7);
 8001032:	4b04      	ldr	r3, [pc, #16]	; (8001044 <ledFreqControl+0x34>)
 8001034:	0018      	movs	r0, r3
 8001036:	f003 fe0d 	bl	8004c54 <HAL_TIM_Base_Start>
	}
 800103a:	46c0      	nop			; (mov r8, r8)
 800103c:	46bd      	mov	sp, r7
 800103e:	b005      	add	sp, #20
 8001040:	bd90      	pop	{r4, r7, pc}
 8001042:	46c0      	nop			; (mov r8, r8)
 8001044:	20000224 	.word	0x20000224

08001048 <myMap>:


	/* Mapping function */
	 int myMap(int x, int in_min, int in_max, int out_min, int out_max){
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	60f8      	str	r0, [r7, #12]
 8001050:	60b9      	str	r1, [r7, #8]
 8001052:	607a      	str	r2, [r7, #4]
 8001054:	603b      	str	r3, [r7, #0]
		 return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001056:	68fa      	ldr	r2, [r7, #12]
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	1ad3      	subs	r3, r2, r3
 800105c:	69b9      	ldr	r1, [r7, #24]
 800105e:	683a      	ldr	r2, [r7, #0]
 8001060:	1a8a      	subs	r2, r1, r2
 8001062:	435a      	muls	r2, r3
 8001064:	0010      	movs	r0, r2
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	0019      	movs	r1, r3
 800106e:	f7ff f8ef 	bl	8000250 <__divsi3>
 8001072:	0003      	movs	r3, r0
 8001074:	001a      	movs	r2, r3
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	18d3      	adds	r3, r2, r3
	 }
 800107a:	0018      	movs	r0, r3
 800107c:	46bd      	mov	sp, r7
 800107e:	b004      	add	sp, #16
 8001080:	bd80      	pop	{r7, pc}
	...

08001084 <stateMachineController>:

	 /* State Machine Controller */
	 // Description: Determines which state the program will execute.
	 //  Input:		 Integer corresponding to state (1 = A, 2 = B, 3 = C)
	 void stateMachineController(int state){
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]

		 switch(state){
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2b03      	cmp	r3, #3
 8001090:	d021      	beq.n	80010d6 <stateMachineController+0x52>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2b03      	cmp	r3, #3
 8001096:	dc42      	bgt.n	800111e <stateMachineController+0x9a>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2b01      	cmp	r3, #1
 800109c:	d003      	beq.n	80010a6 <stateMachineController+0x22>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2b02      	cmp	r3, #2
 80010a2:	d012      	beq.n	80010ca <stateMachineController+0x46>
				 MX_TIM7_Init();

				 stateHandlerC();
				 break;
		 }
	 }
 80010a4:	e03b      	b.n	800111e <stateMachineController+0x9a>
				 ledOneFlag = 1;
 80010a6:	4b20      	ldr	r3, [pc, #128]	; (8001128 <stateMachineController+0xa4>)
 80010a8:	2201      	movs	r2, #1
 80010aa:	601a      	str	r2, [r3, #0]
				 ledTwoFlag = 1;
 80010ac:	4b1f      	ldr	r3, [pc, #124]	; (800112c <stateMachineController+0xa8>)
 80010ae:	2201      	movs	r2, #1
 80010b0:	601a      	str	r2, [r3, #0]
				 ledThreeFlag = 1;
 80010b2:	4b1f      	ldr	r3, [pc, #124]	; (8001130 <stateMachineController+0xac>)
 80010b4:	2201      	movs	r2, #1
 80010b6:	601a      	str	r2, [r3, #0]
				 HAL_TIM_Base_Stop(&htim7);
 80010b8:	4b1e      	ldr	r3, [pc, #120]	; (8001134 <stateMachineController+0xb0>)
 80010ba:	0018      	movs	r0, r3
 80010bc:	f003 fe1e 	bl	8004cfc <HAL_TIM_Base_Stop>
				 MX_TIM7_Init();
 80010c0:	f7ff fdbc 	bl	8000c3c <MX_TIM7_Init>
				 stateHandlerA();
 80010c4:	f000 f8be 	bl	8001244 <stateHandlerA>
				 break;
 80010c8:	e029      	b.n	800111e <stateMachineController+0x9a>
				 ledThreeFlag = 1;
 80010ca:	4b19      	ldr	r3, [pc, #100]	; (8001130 <stateMachineController+0xac>)
 80010cc:	2201      	movs	r2, #1
 80010ce:	601a      	str	r2, [r3, #0]
				 stateHandlerB();
 80010d0:	f000 f8f8 	bl	80012c4 <stateHandlerB>
				 break;
 80010d4:	e023      	b.n	800111e <stateMachineController+0x9a>
				 sprintf(msg, "Executing C.\n\r");
 80010d6:	4a18      	ldr	r2, [pc, #96]	; (8001138 <stateMachineController+0xb4>)
 80010d8:	4b18      	ldr	r3, [pc, #96]	; (800113c <stateMachineController+0xb8>)
 80010da:	0011      	movs	r1, r2
 80010dc:	0018      	movs	r0, r3
 80010de:	f007 fbd3 	bl	8008888 <siprintf>
				 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 80010e2:	4b16      	ldr	r3, [pc, #88]	; (800113c <stateMachineController+0xb8>)
 80010e4:	0018      	movs	r0, r3
 80010e6:	f7ff f817 	bl	8000118 <strlen>
 80010ea:	0003      	movs	r3, r0
 80010ec:	b29a      	uxth	r2, r3
 80010ee:	2301      	movs	r3, #1
 80010f0:	425b      	negs	r3, r3
 80010f2:	4912      	ldr	r1, [pc, #72]	; (800113c <stateMachineController+0xb8>)
 80010f4:	4812      	ldr	r0, [pc, #72]	; (8001140 <stateMachineController+0xbc>)
 80010f6:	f004 fff9 	bl	80060ec <HAL_UART_Transmit>
				 ledOneFlag = 1;
 80010fa:	4b0b      	ldr	r3, [pc, #44]	; (8001128 <stateMachineController+0xa4>)
 80010fc:	2201      	movs	r2, #1
 80010fe:	601a      	str	r2, [r3, #0]
				 ledTwoFlag = 1;
 8001100:	4b0a      	ldr	r3, [pc, #40]	; (800112c <stateMachineController+0xa8>)
 8001102:	2201      	movs	r2, #1
 8001104:	601a      	str	r2, [r3, #0]
				 ledThreeFlag = 1;
 8001106:	4b0a      	ldr	r3, [pc, #40]	; (8001130 <stateMachineController+0xac>)
 8001108:	2201      	movs	r2, #1
 800110a:	601a      	str	r2, [r3, #0]
				 HAL_TIM_Base_Stop(&htim7);
 800110c:	4b09      	ldr	r3, [pc, #36]	; (8001134 <stateMachineController+0xb0>)
 800110e:	0018      	movs	r0, r3
 8001110:	f003 fdf4 	bl	8004cfc <HAL_TIM_Base_Stop>
				 MX_TIM7_Init();
 8001114:	f7ff fd92 	bl	8000c3c <MX_TIM7_Init>
				 stateHandlerC();
 8001118:	f000 f98e 	bl	8001438 <stateHandlerC>
				 break;
 800111c:	46c0      	nop			; (mov r8, r8)
	 }
 800111e:	46c0      	nop			; (mov r8, r8)
 8001120:	46bd      	mov	sp, r7
 8001122:	b002      	add	sp, #8
 8001124:	bd80      	pop	{r7, pc}
 8001126:	46c0      	nop			; (mov r8, r8)
 8001128:	20000004 	.word	0x20000004
 800112c:	20000008 	.word	0x20000008
 8001130:	2000000c 	.word	0x2000000c
 8001134:	20000224 	.word	0x20000224
 8001138:	0800922c 	.word	0x0800922c
 800113c:	2000039c 	.word	0x2000039c
 8001140:	20000308 	.word	0x20000308

08001144 <stateMachineDecider>:

	 /* State Machine Controller */
	 // Description: Monitors button pushes to update current state value.
	 void stateMachineDecider(){
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
		 // Go to State B if it is State A
		 if (HAL_GPIO_ReadPin(BUTTON_INPUT_GPIO_Port, BUTTON_INPUT_Pin) && stateTracker == 1){
 8001148:	4b36      	ldr	r3, [pc, #216]	; (8001224 <stateMachineDecider+0xe0>)
 800114a:	2108      	movs	r1, #8
 800114c:	0018      	movs	r0, r3
 800114e:	f002 f965 	bl	800341c <HAL_GPIO_ReadPin>
 8001152:	1e03      	subs	r3, r0, #0
 8001154:	d01c      	beq.n	8001190 <stateMachineDecider+0x4c>
 8001156:	4b34      	ldr	r3, [pc, #208]	; (8001228 <stateMachineDecider+0xe4>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	2b01      	cmp	r3, #1
 800115c:	d118      	bne.n	8001190 <stateMachineDecider+0x4c>

			 // Debug message
			 sprintf(msg, "Going to State B.\n\r");
 800115e:	4a33      	ldr	r2, [pc, #204]	; (800122c <stateMachineDecider+0xe8>)
 8001160:	4b33      	ldr	r3, [pc, #204]	; (8001230 <stateMachineDecider+0xec>)
 8001162:	0011      	movs	r1, r2
 8001164:	0018      	movs	r0, r3
 8001166:	f007 fb8f 	bl	8008888 <siprintf>
			 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 800116a:	4b31      	ldr	r3, [pc, #196]	; (8001230 <stateMachineDecider+0xec>)
 800116c:	0018      	movs	r0, r3
 800116e:	f7fe ffd3 	bl	8000118 <strlen>
 8001172:	0003      	movs	r3, r0
 8001174:	b29a      	uxth	r2, r3
 8001176:	2301      	movs	r3, #1
 8001178:	425b      	negs	r3, r3
 800117a:	492d      	ldr	r1, [pc, #180]	; (8001230 <stateMachineDecider+0xec>)
 800117c:	482d      	ldr	r0, [pc, #180]	; (8001234 <stateMachineDecider+0xf0>)
 800117e:	f004 ffb5 	bl	80060ec <HAL_UART_Transmit>

			 // Clear LCD
			 I2C_LCD_Clear(MyI2C_LCD);
 8001182:	2000      	movs	r0, #0
 8001184:	f007 fa80 	bl	8008688 <I2C_LCD_Clear>

			 // Go to State B
			 stateTracker = 2;
 8001188:	4b27      	ldr	r3, [pc, #156]	; (8001228 <stateMachineDecider+0xe4>)
 800118a:	2202      	movs	r2, #2
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	e046      	b.n	800121e <stateMachineDecider+0xda>

		 // Go to State A if it is State B
		 } else if (HAL_GPIO_ReadPin(BUTTON_INPUT_GPIO_Port, BUTTON_INPUT_Pin) && stateTracker == 2){
 8001190:	4b24      	ldr	r3, [pc, #144]	; (8001224 <stateMachineDecider+0xe0>)
 8001192:	2108      	movs	r1, #8
 8001194:	0018      	movs	r0, r3
 8001196:	f002 f941 	bl	800341c <HAL_GPIO_ReadPin>
 800119a:	1e03      	subs	r3, r0, #0
 800119c:	d01c      	beq.n	80011d8 <stateMachineDecider+0x94>
 800119e:	4b22      	ldr	r3, [pc, #136]	; (8001228 <stateMachineDecider+0xe4>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	2b02      	cmp	r3, #2
 80011a4:	d118      	bne.n	80011d8 <stateMachineDecider+0x94>

			 // Debug message
			 sprintf(msg, "Going to State A.\n\r");
 80011a6:	4a24      	ldr	r2, [pc, #144]	; (8001238 <stateMachineDecider+0xf4>)
 80011a8:	4b21      	ldr	r3, [pc, #132]	; (8001230 <stateMachineDecider+0xec>)
 80011aa:	0011      	movs	r1, r2
 80011ac:	0018      	movs	r0, r3
 80011ae:	f007 fb6b 	bl	8008888 <siprintf>
			 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 80011b2:	4b1f      	ldr	r3, [pc, #124]	; (8001230 <stateMachineDecider+0xec>)
 80011b4:	0018      	movs	r0, r3
 80011b6:	f7fe ffaf 	bl	8000118 <strlen>
 80011ba:	0003      	movs	r3, r0
 80011bc:	b29a      	uxth	r2, r3
 80011be:	2301      	movs	r3, #1
 80011c0:	425b      	negs	r3, r3
 80011c2:	491b      	ldr	r1, [pc, #108]	; (8001230 <stateMachineDecider+0xec>)
 80011c4:	481b      	ldr	r0, [pc, #108]	; (8001234 <stateMachineDecider+0xf0>)
 80011c6:	f004 ff91 	bl	80060ec <HAL_UART_Transmit>

			 // Clear LCD
			 I2C_LCD_Clear(MyI2C_LCD);
 80011ca:	2000      	movs	r0, #0
 80011cc:	f007 fa5c 	bl	8008688 <I2C_LCD_Clear>

			 // Stay in State A
			 stateTracker = 1;
 80011d0:	4b15      	ldr	r3, [pc, #84]	; (8001228 <stateMachineDecider+0xe4>)
 80011d2:	2201      	movs	r2, #1
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	e022      	b.n	800121e <stateMachineDecider+0xda>

		// Button 2 pressed (State C)
		 } else if (!HAL_GPIO_ReadPin(BUTTON_INPUT_2_GPIO_Port, BUTTON_INPUT_2_Pin) && stateTracker == 1){
 80011d8:	2380      	movs	r3, #128	; 0x80
 80011da:	019b      	lsls	r3, r3, #6
 80011dc:	4a17      	ldr	r2, [pc, #92]	; (800123c <stateMachineDecider+0xf8>)
 80011de:	0019      	movs	r1, r3
 80011e0:	0010      	movs	r0, r2
 80011e2:	f002 f91b 	bl	800341c <HAL_GPIO_ReadPin>
 80011e6:	1e03      	subs	r3, r0, #0
 80011e8:	d119      	bne.n	800121e <stateMachineDecider+0xda>
 80011ea:	4b0f      	ldr	r3, [pc, #60]	; (8001228 <stateMachineDecider+0xe4>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d115      	bne.n	800121e <stateMachineDecider+0xda>

			 // Debug message
			 sprintf(msg, "Going to State C.\n\r");
 80011f2:	4a13      	ldr	r2, [pc, #76]	; (8001240 <stateMachineDecider+0xfc>)
 80011f4:	4b0e      	ldr	r3, [pc, #56]	; (8001230 <stateMachineDecider+0xec>)
 80011f6:	0011      	movs	r1, r2
 80011f8:	0018      	movs	r0, r3
 80011fa:	f007 fb45 	bl	8008888 <siprintf>
			 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 80011fe:	4b0c      	ldr	r3, [pc, #48]	; (8001230 <stateMachineDecider+0xec>)
 8001200:	0018      	movs	r0, r3
 8001202:	f7fe ff89 	bl	8000118 <strlen>
 8001206:	0003      	movs	r3, r0
 8001208:	b29a      	uxth	r2, r3
 800120a:	2301      	movs	r3, #1
 800120c:	425b      	negs	r3, r3
 800120e:	4908      	ldr	r1, [pc, #32]	; (8001230 <stateMachineDecider+0xec>)
 8001210:	4808      	ldr	r0, [pc, #32]	; (8001234 <stateMachineDecider+0xf0>)
 8001212:	f004 ff6b 	bl	80060ec <HAL_UART_Transmit>

			 // Go to State C
			 stateTracker = 3;
 8001216:	4b04      	ldr	r3, [pc, #16]	; (8001228 <stateMachineDecider+0xe4>)
 8001218:	2203      	movs	r2, #3
 800121a:	601a      	str	r2, [r3, #0]
		 }
	 }
 800121c:	e7ff      	b.n	800121e <stateMachineDecider+0xda>
 800121e:	46c0      	nop			; (mov r8, r8)
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	50000400 	.word	0x50000400
 8001228:	200003f8 	.word	0x200003f8
 800122c:	0800923c 	.word	0x0800923c
 8001230:	2000039c 	.word	0x2000039c
 8001234:	20000308 	.word	0x20000308
 8001238:	08009250 	.word	0x08009250
 800123c:	50000800 	.word	0x50000800
 8001240:	08009264 	.word	0x08009264

08001244 <stateHandlerA>:

	 /* State Handler A */
	 void stateHandlerA(void){
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af02      	add	r7, sp, #8
		 // LCD Control
		 I2C_LCD_Display(MyI2C_LCD);
 800124a:	2000      	movs	r0, #0
 800124c:	f007 facc 	bl	80087e8 <I2C_LCD_Display>
		 I2C_LCD_SetCursor(MyI2C_LCD, 0, 0);
 8001250:	2200      	movs	r2, #0
 8001252:	2100      	movs	r1, #0
 8001254:	2000      	movs	r0, #0
 8001256:	f007 fa5b 	bl	8008710 <I2C_LCD_SetCursor>
		 I2C_LCD_WriteString(MyI2C_LCD, "SID: 24429298");
 800125a:	4b15      	ldr	r3, [pc, #84]	; (80012b0 <stateHandlerA+0x6c>)
 800125c:	0019      	movs	r1, r3
 800125e:	2000      	movs	r0, #0
 8001260:	f007 faa6 	bl	80087b0 <I2C_LCD_WriteString>
		 I2C_LCD_SetCursor(MyI2C_LCD, 0, 1);
 8001264:	2201      	movs	r2, #1
 8001266:	2100      	movs	r1, #0
 8001268:	2000      	movs	r0, #0
 800126a:	f007 fa51 	bl	8008710 <I2C_LCD_SetCursor>
		 I2C_LCD_WriteString(MyI2C_LCD, "Mechatronics 1");
 800126e:	4b11      	ldr	r3, [pc, #68]	; (80012b4 <stateHandlerA+0x70>)
 8001270:	0019      	movs	r1, r3
 8001272:	2000      	movs	r0, #0
 8001274:	f007 fa9c 	bl	80087b0 <I2C_LCD_WriteString>

		 // Get potentiometer value
		 HAL_ADC_Start_IT(&hadc1);	// Start conversion after each ADC cycle
 8001278:	4b0f      	ldr	r3, [pc, #60]	; (80012b8 <stateHandlerA+0x74>)
 800127a:	0018      	movs	r0, r3
 800127c:	f001 f9dc 	bl	8002638 <HAL_ADC_Start_IT>
		 getPotValue();
 8001280:	f7ff fe6a 	bl	8000f58 <getPotValue>

		 // Motor control
		 int servoAngle = myMap(getAdcFromPot(), 60, 4095, 0, 180);
 8001284:	f7ff fe7e 	bl	8000f84 <getAdcFromPot>
 8001288:	4a0c      	ldr	r2, [pc, #48]	; (80012bc <stateHandlerA+0x78>)
 800128a:	23b4      	movs	r3, #180	; 0xb4
 800128c:	9300      	str	r3, [sp, #0]
 800128e:	2300      	movs	r3, #0
 8001290:	213c      	movs	r1, #60	; 0x3c
 8001292:	f7ff fed9 	bl	8001048 <myMap>
 8001296:	0003      	movs	r3, r0
 8001298:	607b      	str	r3, [r7, #4]
		 motorControl(servoAngle);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	0018      	movs	r0, r3
 800129e:	f7ff fea9 	bl	8000ff4 <motorControl>

		 // No button pushes - Stay in State A
		 stateTracker = 1;
 80012a2:	4b07      	ldr	r3, [pc, #28]	; (80012c0 <stateHandlerA+0x7c>)
 80012a4:	2201      	movs	r2, #1
 80012a6:	601a      	str	r2, [r3, #0]
	 }
 80012a8:	46c0      	nop			; (mov r8, r8)
 80012aa:	46bd      	mov	sp, r7
 80012ac:	b002      	add	sp, #8
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	08009278 	.word	0x08009278
 80012b4:	08009288 	.word	0x08009288
 80012b8:	20000088 	.word	0x20000088
 80012bc:	00000fff 	.word	0x00000fff
 80012c0:	200003f8 	.word	0x200003f8

080012c4 <stateHandlerB>:

	 /* State Handler B */
	 void stateHandlerB(void){
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af02      	add	r7, sp, #8

		 // When State B is initially called, let alone one of the LEDs (in question) on
		 if (ledOneFlag == 1 && ledTwoFlag == 1){
 80012ca:	4b4c      	ldr	r3, [pc, #304]	; (80013fc <stateHandlerB+0x138>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d109      	bne.n	80012e6 <stateHandlerB+0x22>
 80012d2:	4b4b      	ldr	r3, [pc, #300]	; (8001400 <stateHandlerB+0x13c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d105      	bne.n	80012e6 <stateHandlerB+0x22>
			 ledOneFlag = 1;
 80012da:	4b48      	ldr	r3, [pc, #288]	; (80013fc <stateHandlerB+0x138>)
 80012dc:	2201      	movs	r2, #1
 80012de:	601a      	str	r2, [r3, #0]
			 ledTwoFlag = 0;
 80012e0:	4b47      	ldr	r3, [pc, #284]	; (8001400 <stateHandlerB+0x13c>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
		 }

		 // LCD Control
		 I2C_LCD_Display(MyI2C_LCD);
 80012e6:	2000      	movs	r0, #0
 80012e8:	f007 fa7e 	bl	80087e8 <I2C_LCD_Display>
		 I2C_LCD_SetCursor(MyI2C_LCD, 0, 0);
 80012ec:	2200      	movs	r2, #0
 80012ee:	2100      	movs	r1, #0
 80012f0:	2000      	movs	r0, #0
 80012f2:	f007 fa0d 	bl	8008710 <I2C_LCD_SetCursor>
		 I2C_LCD_WriteString(MyI2C_LCD, "ADC: ");
 80012f6:	4b43      	ldr	r3, [pc, #268]	; (8001404 <stateHandlerB+0x140>)
 80012f8:	0019      	movs	r1, r3
 80012fa:	2000      	movs	r0, #0
 80012fc:	f007 fa58 	bl	80087b0 <I2C_LCD_WriteString>
		 sprintf(msg2, "%hu", potValue);
 8001300:	4b41      	ldr	r3, [pc, #260]	; (8001408 <stateHandlerB+0x144>)
 8001302:	881b      	ldrh	r3, [r3, #0]
 8001304:	001a      	movs	r2, r3
 8001306:	4941      	ldr	r1, [pc, #260]	; (800140c <stateHandlerB+0x148>)
 8001308:	4b41      	ldr	r3, [pc, #260]	; (8001410 <stateHandlerB+0x14c>)
 800130a:	0018      	movs	r0, r3
 800130c:	f007 fabc 	bl	8008888 <siprintf>
		 I2C_LCD_WriteString(MyI2C_LCD, msg2);
 8001310:	4b3f      	ldr	r3, [pc, #252]	; (8001410 <stateHandlerB+0x14c>)
 8001312:	0019      	movs	r1, r3
 8001314:	2000      	movs	r0, #0
 8001316:	f007 fa4b 	bl	80087b0 <I2C_LCD_WriteString>
		 I2C_LCD_WriteString(MyI2C_LCD, " State B");
 800131a:	4b3e      	ldr	r3, [pc, #248]	; (8001414 <stateHandlerB+0x150>)
 800131c:	0019      	movs	r1, r3
 800131e:	2000      	movs	r0, #0
 8001320:	f007 fa46 	bl	80087b0 <I2C_LCD_WriteString>
		 I2C_LCD_SetCursor(MyI2C_LCD, 0, 1);
 8001324:	2201      	movs	r2, #1
 8001326:	2100      	movs	r1, #0
 8001328:	2000      	movs	r0, #0
 800132a:	f007 f9f1 	bl	8008710 <I2C_LCD_SetCursor>
		 I2C_LCD_WriteString(MyI2C_LCD, "Mechatronics 1");
 800132e:	4b3a      	ldr	r3, [pc, #232]	; (8001418 <stateHandlerB+0x154>)
 8001330:	0019      	movs	r1, r3
 8001332:	2000      	movs	r0, #0
 8001334:	f007 fa3c 	bl	80087b0 <I2C_LCD_WriteString>

		 // Get potentiometer value
		 HAL_ADC_Start_IT(&hadc1);	// Start conversion after each ADC cycle
 8001338:	4b38      	ldr	r3, [pc, #224]	; (800141c <stateHandlerB+0x158>)
 800133a:	0018      	movs	r0, r3
 800133c:	f001 f97c 	bl	8002638 <HAL_ADC_Start_IT>
		 getPotValue();
 8001340:	f7ff fe0a 	bl	8000f58 <getPotValue>

		 // Motor control
		 int servoAngle = myMap(getAdcFromPot(), 60, 4095, 0, 180);
 8001344:	f7ff fe1e 	bl	8000f84 <getAdcFromPot>
 8001348:	4a35      	ldr	r2, [pc, #212]	; (8001420 <stateHandlerB+0x15c>)
 800134a:	23b4      	movs	r3, #180	; 0xb4
 800134c:	9300      	str	r3, [sp, #0]
 800134e:	2300      	movs	r3, #0
 8001350:	213c      	movs	r1, #60	; 0x3c
 8001352:	f7ff fe79 	bl	8001048 <myMap>
 8001356:	0003      	movs	r3, r0
 8001358:	607b      	str	r3, [r7, #4]
		 motorControl(servoAngle);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	0018      	movs	r0, r3
 800135e:	f7ff fe49 	bl	8000ff4 <motorControl>

		 // LED frequency control
		 int blinkSpeed = myMap(getAdcFromPot(), 60, 4095, 16000, 3200);
 8001362:	f7ff fe0f 	bl	8000f84 <getAdcFromPot>
 8001366:	23fa      	movs	r3, #250	; 0xfa
 8001368:	019a      	lsls	r2, r3, #6
 800136a:	492d      	ldr	r1, [pc, #180]	; (8001420 <stateHandlerB+0x15c>)
 800136c:	23c8      	movs	r3, #200	; 0xc8
 800136e:	011b      	lsls	r3, r3, #4
 8001370:	9300      	str	r3, [sp, #0]
 8001372:	0013      	movs	r3, r2
 8001374:	000a      	movs	r2, r1
 8001376:	213c      	movs	r1, #60	; 0x3c
 8001378:	f7ff fe66 	bl	8001048 <myMap>
 800137c:	0003      	movs	r3, r0
 800137e:	603b      	str	r3, [r7, #0]
		 ledFreqControl(blinkSpeed);
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	0018      	movs	r0, r3
 8001384:	f7ff fe44 	bl	8001010 <ledFreqControl>

		 // LED1 and LED2 toggle
		 // B1 pressed = Turn off
		 // B1 not pressed = Turn on, blink at 1 Hz (Modify PSC)
		 if (!HAL_GPIO_ReadPin(BUTTON_INPUT_2_GPIO_Port, BUTTON_INPUT_2_Pin)){
 8001388:	2380      	movs	r3, #128	; 0x80
 800138a:	019b      	lsls	r3, r3, #6
 800138c:	4a25      	ldr	r2, [pc, #148]	; (8001424 <stateHandlerB+0x160>)
 800138e:	0019      	movs	r1, r3
 8001390:	0010      	movs	r0, r2
 8001392:	f002 f843 	bl	800341c <HAL_GPIO_ReadPin>
 8001396:	1e03      	subs	r3, r0, #0
 8001398:	d128      	bne.n	80013ec <stateHandlerB+0x128>

			 // Testing millis - time since program start
			 sprintf(msg2, "Time since program start (ms): %u\r\n", millisProgStart);
 800139a:	4b23      	ldr	r3, [pc, #140]	; (8001428 <stateHandlerB+0x164>)
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	001a      	movs	r2, r3
 80013a0:	4922      	ldr	r1, [pc, #136]	; (800142c <stateHandlerB+0x168>)
 80013a2:	4b1b      	ldr	r3, [pc, #108]	; (8001410 <stateHandlerB+0x14c>)
 80013a4:	0018      	movs	r0, r3
 80013a6:	f007 fa6f 	bl	8008888 <siprintf>
			 HAL_UART_Transmit(&huart2, (uint8_t*) msg2, strlen(msg2), HAL_MAX_DELAY);
 80013aa:	4b19      	ldr	r3, [pc, #100]	; (8001410 <stateHandlerB+0x14c>)
 80013ac:	0018      	movs	r0, r3
 80013ae:	f7fe feb3 	bl	8000118 <strlen>
 80013b2:	0003      	movs	r3, r0
 80013b4:	b29a      	uxth	r2, r3
 80013b6:	2301      	movs	r3, #1
 80013b8:	425b      	negs	r3, r3
 80013ba:	4915      	ldr	r1, [pc, #84]	; (8001410 <stateHandlerB+0x14c>)
 80013bc:	481c      	ldr	r0, [pc, #112]	; (8001430 <stateHandlerB+0x16c>)
 80013be:	f004 fe95 	bl	80060ec <HAL_UART_Transmit>

			 // If LED1 is on, swap with LED2
			 if (ledOneFlag == 1){
 80013c2:	4b0e      	ldr	r3, [pc, #56]	; (80013fc <stateHandlerB+0x138>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d106      	bne.n	80013d8 <stateHandlerB+0x114>
				 ledOneFlag = 0;
 80013ca:	4b0c      	ldr	r3, [pc, #48]	; (80013fc <stateHandlerB+0x138>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
				 ledTwoFlag = 1;
 80013d0:	4b0b      	ldr	r3, [pc, #44]	; (8001400 <stateHandlerB+0x13c>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	e009      	b.n	80013ec <stateHandlerB+0x128>

			// If LED2 is on, swap with LED1
			 } else if (ledTwoFlag == 1){
 80013d8:	4b09      	ldr	r3, [pc, #36]	; (8001400 <stateHandlerB+0x13c>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d105      	bne.n	80013ec <stateHandlerB+0x128>
				 ledTwoFlag = 0;
 80013e0:	4b07      	ldr	r3, [pc, #28]	; (8001400 <stateHandlerB+0x13c>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
				 ledOneFlag = 1;
 80013e6:	4b05      	ldr	r3, [pc, #20]	; (80013fc <stateHandlerB+0x138>)
 80013e8:	2201      	movs	r2, #1
 80013ea:	601a      	str	r2, [r3, #0]
			 }
		 }

		 // No button pushes - Stay in State B
		 stateTracker = 2;
 80013ec:	4b11      	ldr	r3, [pc, #68]	; (8001434 <stateHandlerB+0x170>)
 80013ee:	2202      	movs	r2, #2
 80013f0:	601a      	str	r2, [r3, #0]
	 }
 80013f2:	46c0      	nop			; (mov r8, r8)
 80013f4:	46bd      	mov	sp, r7
 80013f6:	b002      	add	sp, #8
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	46c0      	nop			; (mov r8, r8)
 80013fc:	20000004 	.word	0x20000004
 8001400:	20000008 	.word	0x20000008
 8001404:	08009298 	.word	0x08009298
 8001408:	200003f6 	.word	0x200003f6
 800140c:	080092a0 	.word	0x080092a0
 8001410:	200003b4 	.word	0x200003b4
 8001414:	080092a4 	.word	0x080092a4
 8001418:	08009288 	.word	0x08009288
 800141c:	20000088 	.word	0x20000088
 8001420:	00000fff 	.word	0x00000fff
 8001424:	50000800 	.word	0x50000800
 8001428:	200003fc 	.word	0x200003fc
 800142c:	080092b0 	.word	0x080092b0
 8001430:	20000308 	.word	0x20000308
 8001434:	200003f8 	.word	0x200003f8

08001438 <stateHandlerC>:

	 /* State Handler C */
	 void stateHandlerC(void){
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0

		 // Turn off LCD
		 I2C_LCD_NoDisplay(MyI2C_LCD);
 800143e:	2000      	movs	r0, #0
 8001440:	f007 f9fa 	bl	8008838 <I2C_LCD_NoDisplay>

		 // Turn off LED1, LED2, LED3
		 ledOneFlag = 0;
 8001444:	4b2b      	ldr	r3, [pc, #172]	; (80014f4 <stateHandlerC+0xbc>)
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
		 ledTwoFlag = 0;
 800144a:	4b2b      	ldr	r3, [pc, #172]	; (80014f8 <stateHandlerC+0xc0>)
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
		 ledThreeFlag = 0;
 8001450:	4b2a      	ldr	r3, [pc, #168]	; (80014fc <stateHandlerC+0xc4>)
 8001452:	2200      	movs	r2, #0
 8001454:	601a      	str	r2, [r3, #0]
		 HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8001456:	4b2a      	ldr	r3, [pc, #168]	; (8001500 <stateHandlerC+0xc8>)
 8001458:	2200      	movs	r2, #0
 800145a:	2180      	movs	r1, #128	; 0x80
 800145c:	0018      	movs	r0, r3
 800145e:	f001 fffa 	bl	8003456 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_RESET);
 8001462:	2380      	movs	r3, #128	; 0x80
 8001464:	01db      	lsls	r3, r3, #7
 8001466:	4827      	ldr	r0, [pc, #156]	; (8001504 <stateHandlerC+0xcc>)
 8001468:	2200      	movs	r2, #0
 800146a:	0019      	movs	r1, r3
 800146c:	f001 fff3 	bl	8003456 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8001470:	4b24      	ldr	r3, [pc, #144]	; (8001504 <stateHandlerC+0xcc>)
 8001472:	2200      	movs	r2, #0
 8001474:	2110      	movs	r1, #16
 8001476:	0018      	movs	r0, r3
 8001478:	f001 ffed 	bl	8003456 <HAL_GPIO_WritePin>

		 // Debug Message
		 sprintf(msg, "State C.\n\r");
 800147c:	4a22      	ldr	r2, [pc, #136]	; (8001508 <stateHandlerC+0xd0>)
 800147e:	4b23      	ldr	r3, [pc, #140]	; (800150c <stateHandlerC+0xd4>)
 8001480:	0011      	movs	r1, r2
 8001482:	0018      	movs	r0, r3
 8001484:	f007 fa00 	bl	8008888 <siprintf>
		 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8001488:	4b20      	ldr	r3, [pc, #128]	; (800150c <stateHandlerC+0xd4>)
 800148a:	0018      	movs	r0, r3
 800148c:	f7fe fe44 	bl	8000118 <strlen>
 8001490:	0003      	movs	r3, r0
 8001492:	b29a      	uxth	r2, r3
 8001494:	2301      	movs	r3, #1
 8001496:	425b      	negs	r3, r3
 8001498:	491c      	ldr	r1, [pc, #112]	; (800150c <stateHandlerC+0xd4>)
 800149a:	481d      	ldr	r0, [pc, #116]	; (8001510 <stateHandlerC+0xd8>)
 800149c:	f004 fe26 	bl	80060ec <HAL_UART_Transmit>

		 // Turn off UART transmissions
		 HAL_UART_DeInit(&huart2);
 80014a0:	4b1b      	ldr	r3, [pc, #108]	; (8001510 <stateHandlerC+0xd8>)
 80014a2:	0018      	movs	r0, r3
 80014a4:	f004 fde2 	bl	800606c <HAL_UART_DeInit>

		 // Configure GPIO pin : PA2 (UART TX) to GPIO
		 turnUartIntoGPIO();
 80014a8:	f000 f836 	bl	8001518 <turnUartIntoGPIO>

		 // Set pin to toggle output based on TIM with frequency 1 Hz for 3 seconds
		 for (int i = 0; i < 6; i++){
 80014ac:	2300      	movs	r3, #0
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	e00d      	b.n	80014ce <stateHandlerC+0x96>
			 HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);
 80014b2:	23a0      	movs	r3, #160	; 0xa0
 80014b4:	05db      	lsls	r3, r3, #23
 80014b6:	2104      	movs	r1, #4
 80014b8:	0018      	movs	r0, r3
 80014ba:	f001 ffe9 	bl	8003490 <HAL_GPIO_TogglePin>
			 HAL_Delay(500);	// 500 ms = 1 Hz
 80014be:	23fa      	movs	r3, #250	; 0xfa
 80014c0:	005b      	lsls	r3, r3, #1
 80014c2:	0018      	movs	r0, r3
 80014c4:	f000 fd0c 	bl	8001ee0 <HAL_Delay>
		 for (int i = 0; i < 6; i++){
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	3301      	adds	r3, #1
 80014cc:	607b      	str	r3, [r7, #4]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	2b05      	cmp	r3, #5
 80014d2:	ddee      	ble.n	80014b2 <stateHandlerC+0x7a>
		 }

		 // De-init GPIO PA2
		 HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2);
 80014d4:	23a0      	movs	r3, #160	; 0xa0
 80014d6:	05db      	lsls	r3, r3, #23
 80014d8:	2104      	movs	r1, #4
 80014da:	0018      	movs	r0, r3
 80014dc:	f001 fece 	bl	800327c <HAL_GPIO_DeInit>

		 // Turn back into UART (Tx)
		 MX_USART2_UART_Init();
 80014e0:	f7ff fc3a 	bl	8000d58 <MX_USART2_UART_Init>

		 // Return to State A
		 stateTracker = 1;
 80014e4:	4b0b      	ldr	r3, [pc, #44]	; (8001514 <stateHandlerC+0xdc>)
 80014e6:	2201      	movs	r2, #1
 80014e8:	601a      	str	r2, [r3, #0]
	 }
 80014ea:	46c0      	nop			; (mov r8, r8)
 80014ec:	46bd      	mov	sp, r7
 80014ee:	b002      	add	sp, #8
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	46c0      	nop			; (mov r8, r8)
 80014f4:	20000004 	.word	0x20000004
 80014f8:	20000008 	.word	0x20000008
 80014fc:	2000000c 	.word	0x2000000c
 8001500:	50000800 	.word	0x50000800
 8001504:	50000400 	.word	0x50000400
 8001508:	080092d4 	.word	0x080092d4
 800150c:	2000039c 	.word	0x2000039c
 8001510:	20000308 	.word	0x20000308
 8001514:	200003f8 	.word	0x200003f8

08001518 <turnUartIntoGPIO>:

	 /* turn UART into GPIO */
	 void turnUartIntoGPIO(void){
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0
		 GPIO_InitTypeDef GPIO_InitStruct = {0};
 800151e:	1d3b      	adds	r3, r7, #4
 8001520:	0018      	movs	r0, r3
 8001522:	2314      	movs	r3, #20
 8001524:	001a      	movs	r2, r3
 8001526:	2100      	movs	r1, #0
 8001528:	f007 f9ce 	bl	80088c8 <memset>

		 __HAL_RCC_GPIOA_CLK_ENABLE();
 800152c:	4b14      	ldr	r3, [pc, #80]	; (8001580 <turnUartIntoGPIO+0x68>)
 800152e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001530:	4b13      	ldr	r3, [pc, #76]	; (8001580 <turnUartIntoGPIO+0x68>)
 8001532:	2101      	movs	r1, #1
 8001534:	430a      	orrs	r2, r1
 8001536:	635a      	str	r2, [r3, #52]	; 0x34
 8001538:	4b11      	ldr	r3, [pc, #68]	; (8001580 <turnUartIntoGPIO+0x68>)
 800153a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800153c:	2201      	movs	r2, #1
 800153e:	4013      	ands	r3, r2
 8001540:	603b      	str	r3, [r7, #0]
 8001542:	683b      	ldr	r3, [r7, #0]

		 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET); // Configure GPIO pin Output Level
 8001544:	23a0      	movs	r3, #160	; 0xa0
 8001546:	05db      	lsls	r3, r3, #23
 8001548:	2200      	movs	r2, #0
 800154a:	2104      	movs	r1, #4
 800154c:	0018      	movs	r0, r3
 800154e:	f001 ff82 	bl	8003456 <HAL_GPIO_WritePin>

		 GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001552:	1d3b      	adds	r3, r7, #4
 8001554:	2204      	movs	r2, #4
 8001556:	601a      	str	r2, [r3, #0]
		 GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001558:	1d3b      	adds	r3, r7, #4
 800155a:	2201      	movs	r2, #1
 800155c:	605a      	str	r2, [r3, #4]
		 GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	2200      	movs	r2, #0
 8001562:	609a      	str	r2, [r3, #8]
		 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001564:	1d3b      	adds	r3, r7, #4
 8001566:	2202      	movs	r2, #2
 8001568:	60da      	str	r2, [r3, #12]
		 HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800156a:	1d3a      	adds	r2, r7, #4
 800156c:	23a0      	movs	r3, #160	; 0xa0
 800156e:	05db      	lsls	r3, r3, #23
 8001570:	0011      	movs	r1, r2
 8001572:	0018      	movs	r0, r3
 8001574:	f001 fd1e 	bl	8002fb4 <HAL_GPIO_Init>
	 }
 8001578:	46c0      	nop			; (mov r8, r8)
 800157a:	46bd      	mov	sp, r7
 800157c:	b006      	add	sp, #24
 800157e:	bd80      	pop	{r7, pc}
 8001580:	40021000 	.word	0x40021000

08001584 <HAL_TIM_PeriodElapsedCallback>:

	 /* Controller Function for LED1, LED2 and LED3*/
	 // Description: Frequency currently determined by each timer's PSC value.
	 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]

		 // TIM2 controls LED1
		 if(htim->Instance == TIM2){
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	2380      	movs	r3, #128	; 0x80
 8001592:	05db      	lsls	r3, r3, #23
 8001594:	429a      	cmp	r2, r3
 8001596:	d109      	bne.n	80015ac <HAL_TIM_PeriodElapsedCallback+0x28>
			 if (ledOneFlag == 1){
 8001598:	4b2d      	ldr	r3, [pc, #180]	; (8001650 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2b01      	cmp	r3, #1
 800159e:	d152      	bne.n	8001646 <HAL_TIM_PeriodElapsedCallback+0xc2>
				 HAL_GPIO_TogglePin(LED_1_GPIO_Port, LED_1_Pin);
 80015a0:	4b2c      	ldr	r3, [pc, #176]	; (8001654 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80015a2:	2180      	movs	r1, #128	; 0x80
 80015a4:	0018      	movs	r0, r3
 80015a6:	f001 ff73 	bl	8003490 <HAL_GPIO_TogglePin>
		 }
		 // TIM17 counts up to 1 ms
		 else if(htim->Instance == TIM17){
			 millisProgStart+=1;
		 }
	 }
 80015aa:	e04c      	b.n	8001646 <HAL_TIM_PeriodElapsedCallback+0xc2>
		 } else if(htim->Instance == TIM6){
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a29      	ldr	r2, [pc, #164]	; (8001658 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d10b      	bne.n	80015ce <HAL_TIM_PeriodElapsedCallback+0x4a>
			 if (ledTwoFlag == 1) {
 80015b6:	4b29      	ldr	r3, [pc, #164]	; (800165c <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d143      	bne.n	8001646 <HAL_TIM_PeriodElapsedCallback+0xc2>
				 HAL_GPIO_TogglePin(LED_2_GPIO_Port, LED_2_Pin);
 80015be:	2380      	movs	r3, #128	; 0x80
 80015c0:	01db      	lsls	r3, r3, #7
 80015c2:	4a27      	ldr	r2, [pc, #156]	; (8001660 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80015c4:	0019      	movs	r1, r3
 80015c6:	0010      	movs	r0, r2
 80015c8:	f001 ff62 	bl	8003490 <HAL_GPIO_TogglePin>
	 }
 80015cc:	e03b      	b.n	8001646 <HAL_TIM_PeriodElapsedCallback+0xc2>
		 } else if(htim->Instance == TIM7){
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a24      	ldr	r2, [pc, #144]	; (8001664 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d109      	bne.n	80015ec <HAL_TIM_PeriodElapsedCallback+0x68>
			 if (ledThreeFlag == 1){
 80015d8:	4b23      	ldr	r3, [pc, #140]	; (8001668 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d132      	bne.n	8001646 <HAL_TIM_PeriodElapsedCallback+0xc2>
				 HAL_GPIO_TogglePin(LED_3_GPIO_Port, LED_3_Pin);
 80015e0:	4b1f      	ldr	r3, [pc, #124]	; (8001660 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80015e2:	2110      	movs	r1, #16
 80015e4:	0018      	movs	r0, r3
 80015e6:	f001 ff53 	bl	8003490 <HAL_GPIO_TogglePin>
	 }
 80015ea:	e02c      	b.n	8001646 <HAL_TIM_PeriodElapsedCallback+0xc2>
		 } else if(htim->Instance == TIM14){
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a1e      	ldr	r2, [pc, #120]	; (800166c <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d11c      	bne.n	8001630 <HAL_TIM_PeriodElapsedCallback+0xac>
			 if (stateTracker == 1){
 80015f6:	4b1e      	ldr	r3, [pc, #120]	; (8001670 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2b01      	cmp	r3, #1
 80015fc:	d123      	bne.n	8001646 <HAL_TIM_PeriodElapsedCallback+0xc2>
				 if (uartFlag == 1){
 80015fe:	4b1d      	ldr	r3, [pc, #116]	; (8001674 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	2b01      	cmp	r3, #1
 8001604:	d11f      	bne.n	8001646 <HAL_TIM_PeriodElapsedCallback+0xc2>
					 sprintf(msg2, "Autumn2024 MX1 SID: 24429298, ADC Reading: %hu\r\n", potValue);
 8001606:	4b1c      	ldr	r3, [pc, #112]	; (8001678 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001608:	881b      	ldrh	r3, [r3, #0]
 800160a:	001a      	movs	r2, r3
 800160c:	491b      	ldr	r1, [pc, #108]	; (800167c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 800160e:	4b1c      	ldr	r3, [pc, #112]	; (8001680 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001610:	0018      	movs	r0, r3
 8001612:	f007 f939 	bl	8008888 <siprintf>
					 HAL_UART_Transmit(&huart2, (uint8_t*) msg2, strlen(msg2), HAL_MAX_DELAY);
 8001616:	4b1a      	ldr	r3, [pc, #104]	; (8001680 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001618:	0018      	movs	r0, r3
 800161a:	f7fe fd7d 	bl	8000118 <strlen>
 800161e:	0003      	movs	r3, r0
 8001620:	b29a      	uxth	r2, r3
 8001622:	2301      	movs	r3, #1
 8001624:	425b      	negs	r3, r3
 8001626:	4916      	ldr	r1, [pc, #88]	; (8001680 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001628:	4816      	ldr	r0, [pc, #88]	; (8001684 <HAL_TIM_PeriodElapsedCallback+0x100>)
 800162a:	f004 fd5f 	bl	80060ec <HAL_UART_Transmit>
	 }
 800162e:	e00a      	b.n	8001646 <HAL_TIM_PeriodElapsedCallback+0xc2>
		 else if(htim->Instance == TIM17){
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a14      	ldr	r2, [pc, #80]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d105      	bne.n	8001646 <HAL_TIM_PeriodElapsedCallback+0xc2>
			 millisProgStart+=1;
 800163a:	4b14      	ldr	r3, [pc, #80]	; (800168c <HAL_TIM_PeriodElapsedCallback+0x108>)
 800163c:	881b      	ldrh	r3, [r3, #0]
 800163e:	3301      	adds	r3, #1
 8001640:	b29a      	uxth	r2, r3
 8001642:	4b12      	ldr	r3, [pc, #72]	; (800168c <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001644:	801a      	strh	r2, [r3, #0]
	 }
 8001646:	46c0      	nop			; (mov r8, r8)
 8001648:	46bd      	mov	sp, r7
 800164a:	b002      	add	sp, #8
 800164c:	bd80      	pop	{r7, pc}
 800164e:	46c0      	nop			; (mov r8, r8)
 8001650:	20000004 	.word	0x20000004
 8001654:	50000800 	.word	0x50000800
 8001658:	40001000 	.word	0x40001000
 800165c:	20000008 	.word	0x20000008
 8001660:	50000400 	.word	0x50000400
 8001664:	40001400 	.word	0x40001400
 8001668:	2000000c 	.word	0x2000000c
 800166c:	40002000 	.word	0x40002000
 8001670:	200003f8 	.word	0x200003f8
 8001674:	20000000 	.word	0x20000000
 8001678:	200003f6 	.word	0x200003f6
 800167c:	080092e0 	.word	0x080092e0
 8001680:	200003b4 	.word	0x200003b4
 8001684:	20000308 	.word	0x20000308
 8001688:	40014800 	.word	0x40014800
 800168c:	200003fc 	.word	0x200003fc

08001690 <HAL_UART_RxCpltCallback>:

	 /* UART Receive Interrupt Handler */
	 // Handles receiving of bytes
	 void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]

		 sprintf(msg, "Value Received: %s\r\n", msgRx);
 8001698:	4a3d      	ldr	r2, [pc, #244]	; (8001790 <HAL_UART_RxCpltCallback+0x100>)
 800169a:	493e      	ldr	r1, [pc, #248]	; (8001794 <HAL_UART_RxCpltCallback+0x104>)
 800169c:	4b3e      	ldr	r3, [pc, #248]	; (8001798 <HAL_UART_RxCpltCallback+0x108>)
 800169e:	0018      	movs	r0, r3
 80016a0:	f007 f8f2 	bl	8008888 <siprintf>
		 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 80016a4:	4b3c      	ldr	r3, [pc, #240]	; (8001798 <HAL_UART_RxCpltCallback+0x108>)
 80016a6:	0018      	movs	r0, r3
 80016a8:	f7fe fd36 	bl	8000118 <strlen>
 80016ac:	0003      	movs	r3, r0
 80016ae:	b29a      	uxth	r2, r3
 80016b0:	2301      	movs	r3, #1
 80016b2:	425b      	negs	r3, r3
 80016b4:	4938      	ldr	r1, [pc, #224]	; (8001798 <HAL_UART_RxCpltCallback+0x108>)
 80016b6:	4839      	ldr	r0, [pc, #228]	; (800179c <HAL_UART_RxCpltCallback+0x10c>)
 80016b8:	f004 fd18 	bl	80060ec <HAL_UART_Transmit>

		 if (strcmp(msgRx,"j") == 0) {
 80016bc:	4a38      	ldr	r2, [pc, #224]	; (80017a0 <HAL_UART_RxCpltCallback+0x110>)
 80016be:	4b34      	ldr	r3, [pc, #208]	; (8001790 <HAL_UART_RxCpltCallback+0x100>)
 80016c0:	0011      	movs	r1, r2
 80016c2:	0018      	movs	r0, r3
 80016c4:	f7fe fd1e 	bl	8000104 <strcmp>
 80016c8:	1e03      	subs	r3, r0, #0
 80016ca:	d14a      	bne.n	8001762 <HAL_UART_RxCpltCallback+0xd2>
			 if (stateTracker == 1){
 80016cc:	4b35      	ldr	r3, [pc, #212]	; (80017a4 <HAL_UART_RxCpltCallback+0x114>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d133      	bne.n	800173c <HAL_UART_RxCpltCallback+0xac>

				if (uartFlag == 0){
 80016d4:	4b34      	ldr	r3, [pc, #208]	; (80017a8 <HAL_UART_RxCpltCallback+0x118>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d115      	bne.n	8001708 <HAL_UART_RxCpltCallback+0x78>
					sprintf(msg, "Turning ON UART.\r\n");
 80016dc:	4a33      	ldr	r2, [pc, #204]	; (80017ac <HAL_UART_RxCpltCallback+0x11c>)
 80016de:	4b2e      	ldr	r3, [pc, #184]	; (8001798 <HAL_UART_RxCpltCallback+0x108>)
 80016e0:	0011      	movs	r1, r2
 80016e2:	0018      	movs	r0, r3
 80016e4:	f007 f8d0 	bl	8008888 <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 80016e8:	4b2b      	ldr	r3, [pc, #172]	; (8001798 <HAL_UART_RxCpltCallback+0x108>)
 80016ea:	0018      	movs	r0, r3
 80016ec:	f7fe fd14 	bl	8000118 <strlen>
 80016f0:	0003      	movs	r3, r0
 80016f2:	b29a      	uxth	r2, r3
 80016f4:	2301      	movs	r3, #1
 80016f6:	425b      	negs	r3, r3
 80016f8:	4927      	ldr	r1, [pc, #156]	; (8001798 <HAL_UART_RxCpltCallback+0x108>)
 80016fa:	4828      	ldr	r0, [pc, #160]	; (800179c <HAL_UART_RxCpltCallback+0x10c>)
 80016fc:	f004 fcf6 	bl	80060ec <HAL_UART_Transmit>
					uartFlag = 1;
 8001700:	4b29      	ldr	r3, [pc, #164]	; (80017a8 <HAL_UART_RxCpltCallback+0x118>)
 8001702:	2201      	movs	r2, #1
 8001704:	601a      	str	r2, [r3, #0]
			 }
		 } else {
			 sprintf(msg, "Incorrect key.\r\n");
			 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
		 }
	 }
 8001706:	e03e      	b.n	8001786 <HAL_UART_RxCpltCallback+0xf6>
				} else if (uartFlag == 1) {
 8001708:	4b27      	ldr	r3, [pc, #156]	; (80017a8 <HAL_UART_RxCpltCallback+0x118>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2b01      	cmp	r3, #1
 800170e:	d13a      	bne.n	8001786 <HAL_UART_RxCpltCallback+0xf6>
					sprintf(msg, "Turning OFF UART.\r\n");
 8001710:	4a27      	ldr	r2, [pc, #156]	; (80017b0 <HAL_UART_RxCpltCallback+0x120>)
 8001712:	4b21      	ldr	r3, [pc, #132]	; (8001798 <HAL_UART_RxCpltCallback+0x108>)
 8001714:	0011      	movs	r1, r2
 8001716:	0018      	movs	r0, r3
 8001718:	f007 f8b6 	bl	8008888 <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 800171c:	4b1e      	ldr	r3, [pc, #120]	; (8001798 <HAL_UART_RxCpltCallback+0x108>)
 800171e:	0018      	movs	r0, r3
 8001720:	f7fe fcfa 	bl	8000118 <strlen>
 8001724:	0003      	movs	r3, r0
 8001726:	b29a      	uxth	r2, r3
 8001728:	2301      	movs	r3, #1
 800172a:	425b      	negs	r3, r3
 800172c:	491a      	ldr	r1, [pc, #104]	; (8001798 <HAL_UART_RxCpltCallback+0x108>)
 800172e:	481b      	ldr	r0, [pc, #108]	; (800179c <HAL_UART_RxCpltCallback+0x10c>)
 8001730:	f004 fcdc 	bl	80060ec <HAL_UART_Transmit>
					uartFlag = 0;
 8001734:	4b1c      	ldr	r3, [pc, #112]	; (80017a8 <HAL_UART_RxCpltCallback+0x118>)
 8001736:	2200      	movs	r2, #0
 8001738:	601a      	str	r2, [r3, #0]
	 }
 800173a:	e024      	b.n	8001786 <HAL_UART_RxCpltCallback+0xf6>
				 sprintf(msg, "Cannot disable, not in State A.\r\n");
 800173c:	4a1d      	ldr	r2, [pc, #116]	; (80017b4 <HAL_UART_RxCpltCallback+0x124>)
 800173e:	4b16      	ldr	r3, [pc, #88]	; (8001798 <HAL_UART_RxCpltCallback+0x108>)
 8001740:	0011      	movs	r1, r2
 8001742:	0018      	movs	r0, r3
 8001744:	f007 f8a0 	bl	8008888 <siprintf>
				 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8001748:	4b13      	ldr	r3, [pc, #76]	; (8001798 <HAL_UART_RxCpltCallback+0x108>)
 800174a:	0018      	movs	r0, r3
 800174c:	f7fe fce4 	bl	8000118 <strlen>
 8001750:	0003      	movs	r3, r0
 8001752:	b29a      	uxth	r2, r3
 8001754:	2301      	movs	r3, #1
 8001756:	425b      	negs	r3, r3
 8001758:	490f      	ldr	r1, [pc, #60]	; (8001798 <HAL_UART_RxCpltCallback+0x108>)
 800175a:	4810      	ldr	r0, [pc, #64]	; (800179c <HAL_UART_RxCpltCallback+0x10c>)
 800175c:	f004 fcc6 	bl	80060ec <HAL_UART_Transmit>
	 }
 8001760:	e011      	b.n	8001786 <HAL_UART_RxCpltCallback+0xf6>
			 sprintf(msg, "Incorrect key.\r\n");
 8001762:	4a15      	ldr	r2, [pc, #84]	; (80017b8 <HAL_UART_RxCpltCallback+0x128>)
 8001764:	4b0c      	ldr	r3, [pc, #48]	; (8001798 <HAL_UART_RxCpltCallback+0x108>)
 8001766:	0011      	movs	r1, r2
 8001768:	0018      	movs	r0, r3
 800176a:	f007 f88d 	bl	8008888 <siprintf>
			 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 800176e:	4b0a      	ldr	r3, [pc, #40]	; (8001798 <HAL_UART_RxCpltCallback+0x108>)
 8001770:	0018      	movs	r0, r3
 8001772:	f7fe fcd1 	bl	8000118 <strlen>
 8001776:	0003      	movs	r3, r0
 8001778:	b29a      	uxth	r2, r3
 800177a:	2301      	movs	r3, #1
 800177c:	425b      	negs	r3, r3
 800177e:	4906      	ldr	r1, [pc, #24]	; (8001798 <HAL_UART_RxCpltCallback+0x108>)
 8001780:	4806      	ldr	r0, [pc, #24]	; (800179c <HAL_UART_RxCpltCallback+0x10c>)
 8001782:	f004 fcb3 	bl	80060ec <HAL_UART_Transmit>
	 }
 8001786:	46c0      	nop			; (mov r8, r8)
 8001788:	46bd      	mov	sp, r7
 800178a:	b002      	add	sp, #8
 800178c:	bd80      	pop	{r7, pc}
 800178e:	46c0      	nop			; (mov r8, r8)
 8001790:	200003f0 	.word	0x200003f0
 8001794:	08009314 	.word	0x08009314
 8001798:	2000039c 	.word	0x2000039c
 800179c:	20000308 	.word	0x20000308
 80017a0:	0800932c 	.word	0x0800932c
 80017a4:	200003f8 	.word	0x200003f8
 80017a8:	20000000 	.word	0x20000000
 80017ac:	08009330 	.word	0x08009330
 80017b0:	08009344 	.word	0x08009344
 80017b4:	08009358 	.word	0x08009358
 80017b8:	0800937c 	.word	0x0800937c

080017bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017c0:	b672      	cpsid	i
}
 80017c2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017c4:	e7fe      	b.n	80017c4 <Error_Handler+0x8>
	...

080017c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ce:	4b11      	ldr	r3, [pc, #68]	; (8001814 <HAL_MspInit+0x4c>)
 80017d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017d2:	4b10      	ldr	r3, [pc, #64]	; (8001814 <HAL_MspInit+0x4c>)
 80017d4:	2101      	movs	r1, #1
 80017d6:	430a      	orrs	r2, r1
 80017d8:	641a      	str	r2, [r3, #64]	; 0x40
 80017da:	4b0e      	ldr	r3, [pc, #56]	; (8001814 <HAL_MspInit+0x4c>)
 80017dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017de:	2201      	movs	r2, #1
 80017e0:	4013      	ands	r3, r2
 80017e2:	607b      	str	r3, [r7, #4]
 80017e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017e6:	4b0b      	ldr	r3, [pc, #44]	; (8001814 <HAL_MspInit+0x4c>)
 80017e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80017ea:	4b0a      	ldr	r3, [pc, #40]	; (8001814 <HAL_MspInit+0x4c>)
 80017ec:	2180      	movs	r1, #128	; 0x80
 80017ee:	0549      	lsls	r1, r1, #21
 80017f0:	430a      	orrs	r2, r1
 80017f2:	63da      	str	r2, [r3, #60]	; 0x3c
 80017f4:	4b07      	ldr	r3, [pc, #28]	; (8001814 <HAL_MspInit+0x4c>)
 80017f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80017f8:	2380      	movs	r3, #128	; 0x80
 80017fa:	055b      	lsls	r3, r3, #21
 80017fc:	4013      	ands	r3, r2
 80017fe:	603b      	str	r3, [r7, #0]
 8001800:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8001802:	23c0      	movs	r3, #192	; 0xc0
 8001804:	00db      	lsls	r3, r3, #3
 8001806:	0018      	movs	r0, r3
 8001808:	f000 fb8e 	bl	8001f28 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800180c:	46c0      	nop			; (mov r8, r8)
 800180e:	46bd      	mov	sp, r7
 8001810:	b002      	add	sp, #8
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40021000 	.word	0x40021000

08001818 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001818:	b590      	push	{r4, r7, lr}
 800181a:	b08b      	sub	sp, #44	; 0x2c
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001820:	2414      	movs	r4, #20
 8001822:	193b      	adds	r3, r7, r4
 8001824:	0018      	movs	r0, r3
 8001826:	2314      	movs	r3, #20
 8001828:	001a      	movs	r2, r3
 800182a:	2100      	movs	r1, #0
 800182c:	f007 f84c 	bl	80088c8 <memset>
  if(hadc->Instance==ADC1)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a18      	ldr	r2, [pc, #96]	; (8001898 <HAL_ADC_MspInit+0x80>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d129      	bne.n	800188e <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800183a:	4b18      	ldr	r3, [pc, #96]	; (800189c <HAL_ADC_MspInit+0x84>)
 800183c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800183e:	4b17      	ldr	r3, [pc, #92]	; (800189c <HAL_ADC_MspInit+0x84>)
 8001840:	2180      	movs	r1, #128	; 0x80
 8001842:	0349      	lsls	r1, r1, #13
 8001844:	430a      	orrs	r2, r1
 8001846:	641a      	str	r2, [r3, #64]	; 0x40
 8001848:	4b14      	ldr	r3, [pc, #80]	; (800189c <HAL_ADC_MspInit+0x84>)
 800184a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800184c:	2380      	movs	r3, #128	; 0x80
 800184e:	035b      	lsls	r3, r3, #13
 8001850:	4013      	ands	r3, r2
 8001852:	613b      	str	r3, [r7, #16]
 8001854:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001856:	4b11      	ldr	r3, [pc, #68]	; (800189c <HAL_ADC_MspInit+0x84>)
 8001858:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800185a:	4b10      	ldr	r3, [pc, #64]	; (800189c <HAL_ADC_MspInit+0x84>)
 800185c:	2101      	movs	r1, #1
 800185e:	430a      	orrs	r2, r1
 8001860:	635a      	str	r2, [r3, #52]	; 0x34
 8001862:	4b0e      	ldr	r3, [pc, #56]	; (800189c <HAL_ADC_MspInit+0x84>)
 8001864:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001866:	2201      	movs	r2, #1
 8001868:	4013      	ands	r3, r2
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = POT_INPUT_Pin;
 800186e:	193b      	adds	r3, r7, r4
 8001870:	2201      	movs	r2, #1
 8001872:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001874:	193b      	adds	r3, r7, r4
 8001876:	2203      	movs	r2, #3
 8001878:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187a:	193b      	adds	r3, r7, r4
 800187c:	2200      	movs	r2, #0
 800187e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(POT_INPUT_GPIO_Port, &GPIO_InitStruct);
 8001880:	193a      	adds	r2, r7, r4
 8001882:	23a0      	movs	r3, #160	; 0xa0
 8001884:	05db      	lsls	r3, r3, #23
 8001886:	0011      	movs	r1, r2
 8001888:	0018      	movs	r0, r3
 800188a:	f001 fb93 	bl	8002fb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800188e:	46c0      	nop			; (mov r8, r8)
 8001890:	46bd      	mov	sp, r7
 8001892:	b00b      	add	sp, #44	; 0x2c
 8001894:	bd90      	pop	{r4, r7, pc}
 8001896:	46c0      	nop			; (mov r8, r8)
 8001898:	40012400 	.word	0x40012400
 800189c:	40021000 	.word	0x40021000

080018a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018a0:	b590      	push	{r4, r7, lr}
 80018a2:	b097      	sub	sp, #92	; 0x5c
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a8:	2344      	movs	r3, #68	; 0x44
 80018aa:	18fb      	adds	r3, r7, r3
 80018ac:	0018      	movs	r0, r3
 80018ae:	2314      	movs	r3, #20
 80018b0:	001a      	movs	r2, r3
 80018b2:	2100      	movs	r1, #0
 80018b4:	f007 f808 	bl	80088c8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018b8:	2410      	movs	r4, #16
 80018ba:	193b      	adds	r3, r7, r4
 80018bc:	0018      	movs	r0, r3
 80018be:	2334      	movs	r3, #52	; 0x34
 80018c0:	001a      	movs	r2, r3
 80018c2:	2100      	movs	r1, #0
 80018c4:	f007 f800 	bl	80088c8 <memset>
  if(hi2c->Instance==I2C1)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a22      	ldr	r2, [pc, #136]	; (8001958 <HAL_I2C_MspInit+0xb8>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d13e      	bne.n	8001950 <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80018d2:	193b      	adds	r3, r7, r4
 80018d4:	2220      	movs	r2, #32
 80018d6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80018d8:	193b      	adds	r3, r7, r4
 80018da:	2200      	movs	r2, #0
 80018dc:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018de:	193b      	adds	r3, r7, r4
 80018e0:	0018      	movs	r0, r3
 80018e2:	f002 ffa7 	bl	8004834 <HAL_RCCEx_PeriphCLKConfig>
 80018e6:	1e03      	subs	r3, r0, #0
 80018e8:	d001      	beq.n	80018ee <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80018ea:	f7ff ff67 	bl	80017bc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ee:	4b1b      	ldr	r3, [pc, #108]	; (800195c <HAL_I2C_MspInit+0xbc>)
 80018f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018f2:	4b1a      	ldr	r3, [pc, #104]	; (800195c <HAL_I2C_MspInit+0xbc>)
 80018f4:	2102      	movs	r1, #2
 80018f6:	430a      	orrs	r2, r1
 80018f8:	635a      	str	r2, [r3, #52]	; 0x34
 80018fa:	4b18      	ldr	r3, [pc, #96]	; (800195c <HAL_I2C_MspInit+0xbc>)
 80018fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018fe:	2202      	movs	r2, #2
 8001900:	4013      	ands	r3, r2
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001906:	2144      	movs	r1, #68	; 0x44
 8001908:	187b      	adds	r3, r7, r1
 800190a:	22c0      	movs	r2, #192	; 0xc0
 800190c:	0092      	lsls	r2, r2, #2
 800190e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001910:	187b      	adds	r3, r7, r1
 8001912:	2212      	movs	r2, #18
 8001914:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001916:	187b      	adds	r3, r7, r1
 8001918:	2200      	movs	r2, #0
 800191a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191c:	187b      	adds	r3, r7, r1
 800191e:	2200      	movs	r2, #0
 8001920:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8001922:	187b      	adds	r3, r7, r1
 8001924:	2206      	movs	r2, #6
 8001926:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001928:	187b      	adds	r3, r7, r1
 800192a:	4a0d      	ldr	r2, [pc, #52]	; (8001960 <HAL_I2C_MspInit+0xc0>)
 800192c:	0019      	movs	r1, r3
 800192e:	0010      	movs	r0, r2
 8001930:	f001 fb40 	bl	8002fb4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001934:	4b09      	ldr	r3, [pc, #36]	; (800195c <HAL_I2C_MspInit+0xbc>)
 8001936:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001938:	4b08      	ldr	r3, [pc, #32]	; (800195c <HAL_I2C_MspInit+0xbc>)
 800193a:	2180      	movs	r1, #128	; 0x80
 800193c:	0389      	lsls	r1, r1, #14
 800193e:	430a      	orrs	r2, r1
 8001940:	63da      	str	r2, [r3, #60]	; 0x3c
 8001942:	4b06      	ldr	r3, [pc, #24]	; (800195c <HAL_I2C_MspInit+0xbc>)
 8001944:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001946:	2380      	movs	r3, #128	; 0x80
 8001948:	039b      	lsls	r3, r3, #14
 800194a:	4013      	ands	r3, r2
 800194c:	60bb      	str	r3, [r7, #8]
 800194e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001950:	46c0      	nop			; (mov r8, r8)
 8001952:	46bd      	mov	sp, r7
 8001954:	b017      	add	sp, #92	; 0x5c
 8001956:	bd90      	pop	{r4, r7, pc}
 8001958:	40005400 	.word	0x40005400
 800195c:	40021000 	.word	0x40021000
 8001960:	50000400 	.word	0x50000400

08001964 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b088      	sub	sp, #32
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	2380      	movs	r3, #128	; 0x80
 8001972:	05db      	lsls	r3, r3, #23
 8001974:	429a      	cmp	r2, r3
 8001976:	d114      	bne.n	80019a2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001978:	4b4a      	ldr	r3, [pc, #296]	; (8001aa4 <HAL_TIM_Base_MspInit+0x140>)
 800197a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800197c:	4b49      	ldr	r3, [pc, #292]	; (8001aa4 <HAL_TIM_Base_MspInit+0x140>)
 800197e:	2101      	movs	r1, #1
 8001980:	430a      	orrs	r2, r1
 8001982:	63da      	str	r2, [r3, #60]	; 0x3c
 8001984:	4b47      	ldr	r3, [pc, #284]	; (8001aa4 <HAL_TIM_Base_MspInit+0x140>)
 8001986:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001988:	2201      	movs	r2, #1
 800198a:	4013      	ands	r3, r2
 800198c:	61fb      	str	r3, [r7, #28]
 800198e:	69fb      	ldr	r3, [r7, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001990:	2200      	movs	r2, #0
 8001992:	2100      	movs	r1, #0
 8001994:	200f      	movs	r0, #15
 8001996:	f001 f9ff 	bl	8002d98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800199a:	200f      	movs	r0, #15
 800199c:	f001 fa11 	bl	8002dc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80019a0:	e07c      	b.n	8001a9c <HAL_TIM_Base_MspInit+0x138>
  else if(htim_base->Instance==TIM3)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a40      	ldr	r2, [pc, #256]	; (8001aa8 <HAL_TIM_Base_MspInit+0x144>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d10c      	bne.n	80019c6 <HAL_TIM_Base_MspInit+0x62>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80019ac:	4b3d      	ldr	r3, [pc, #244]	; (8001aa4 <HAL_TIM_Base_MspInit+0x140>)
 80019ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80019b0:	4b3c      	ldr	r3, [pc, #240]	; (8001aa4 <HAL_TIM_Base_MspInit+0x140>)
 80019b2:	2102      	movs	r1, #2
 80019b4:	430a      	orrs	r2, r1
 80019b6:	63da      	str	r2, [r3, #60]	; 0x3c
 80019b8:	4b3a      	ldr	r3, [pc, #232]	; (8001aa4 <HAL_TIM_Base_MspInit+0x140>)
 80019ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019bc:	2202      	movs	r2, #2
 80019be:	4013      	ands	r3, r2
 80019c0:	61bb      	str	r3, [r7, #24]
 80019c2:	69bb      	ldr	r3, [r7, #24]
}
 80019c4:	e06a      	b.n	8001a9c <HAL_TIM_Base_MspInit+0x138>
  else if(htim_base->Instance==TIM6)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a38      	ldr	r2, [pc, #224]	; (8001aac <HAL_TIM_Base_MspInit+0x148>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d114      	bne.n	80019fa <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80019d0:	4b34      	ldr	r3, [pc, #208]	; (8001aa4 <HAL_TIM_Base_MspInit+0x140>)
 80019d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80019d4:	4b33      	ldr	r3, [pc, #204]	; (8001aa4 <HAL_TIM_Base_MspInit+0x140>)
 80019d6:	2110      	movs	r1, #16
 80019d8:	430a      	orrs	r2, r1
 80019da:	63da      	str	r2, [r3, #60]	; 0x3c
 80019dc:	4b31      	ldr	r3, [pc, #196]	; (8001aa4 <HAL_TIM_Base_MspInit+0x140>)
 80019de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019e0:	2210      	movs	r2, #16
 80019e2:	4013      	ands	r3, r2
 80019e4:	617b      	str	r3, [r7, #20]
 80019e6:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 80019e8:	2200      	movs	r2, #0
 80019ea:	2100      	movs	r1, #0
 80019ec:	2011      	movs	r0, #17
 80019ee:	f001 f9d3 	bl	8002d98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 80019f2:	2011      	movs	r0, #17
 80019f4:	f001 f9e5 	bl	8002dc2 <HAL_NVIC_EnableIRQ>
}
 80019f8:	e050      	b.n	8001a9c <HAL_TIM_Base_MspInit+0x138>
  else if(htim_base->Instance==TIM7)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a2c      	ldr	r2, [pc, #176]	; (8001ab0 <HAL_TIM_Base_MspInit+0x14c>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d114      	bne.n	8001a2e <HAL_TIM_Base_MspInit+0xca>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001a04:	4b27      	ldr	r3, [pc, #156]	; (8001aa4 <HAL_TIM_Base_MspInit+0x140>)
 8001a06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a08:	4b26      	ldr	r3, [pc, #152]	; (8001aa4 <HAL_TIM_Base_MspInit+0x140>)
 8001a0a:	2120      	movs	r1, #32
 8001a0c:	430a      	orrs	r2, r1
 8001a0e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001a10:	4b24      	ldr	r3, [pc, #144]	; (8001aa4 <HAL_TIM_Base_MspInit+0x140>)
 8001a12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a14:	2220      	movs	r2, #32
 8001a16:	4013      	ands	r3, r2
 8001a18:	613b      	str	r3, [r7, #16]
 8001a1a:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_LPTIM2_IRQn, 0, 0);
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	2100      	movs	r1, #0
 8001a20:	2012      	movs	r0, #18
 8001a22:	f001 f9b9 	bl	8002d98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_LPTIM2_IRQn);
 8001a26:	2012      	movs	r0, #18
 8001a28:	f001 f9cb 	bl	8002dc2 <HAL_NVIC_EnableIRQ>
}
 8001a2c:	e036      	b.n	8001a9c <HAL_TIM_Base_MspInit+0x138>
  else if(htim_base->Instance==TIM14)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a20      	ldr	r2, [pc, #128]	; (8001ab4 <HAL_TIM_Base_MspInit+0x150>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d116      	bne.n	8001a66 <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001a38:	4b1a      	ldr	r3, [pc, #104]	; (8001aa4 <HAL_TIM_Base_MspInit+0x140>)
 8001a3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a3c:	4b19      	ldr	r3, [pc, #100]	; (8001aa4 <HAL_TIM_Base_MspInit+0x140>)
 8001a3e:	2180      	movs	r1, #128	; 0x80
 8001a40:	0209      	lsls	r1, r1, #8
 8001a42:	430a      	orrs	r2, r1
 8001a44:	641a      	str	r2, [r3, #64]	; 0x40
 8001a46:	4b17      	ldr	r3, [pc, #92]	; (8001aa4 <HAL_TIM_Base_MspInit+0x140>)
 8001a48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a4a:	2380      	movs	r3, #128	; 0x80
 8001a4c:	021b      	lsls	r3, r3, #8
 8001a4e:	4013      	ands	r3, r2
 8001a50:	60fb      	str	r3, [r7, #12]
 8001a52:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8001a54:	2200      	movs	r2, #0
 8001a56:	2100      	movs	r1, #0
 8001a58:	2013      	movs	r0, #19
 8001a5a:	f001 f99d 	bl	8002d98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8001a5e:	2013      	movs	r0, #19
 8001a60:	f001 f9af 	bl	8002dc2 <HAL_NVIC_EnableIRQ>
}
 8001a64:	e01a      	b.n	8001a9c <HAL_TIM_Base_MspInit+0x138>
  else if(htim_base->Instance==TIM17)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a13      	ldr	r2, [pc, #76]	; (8001ab8 <HAL_TIM_Base_MspInit+0x154>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d115      	bne.n	8001a9c <HAL_TIM_Base_MspInit+0x138>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001a70:	4b0c      	ldr	r3, [pc, #48]	; (8001aa4 <HAL_TIM_Base_MspInit+0x140>)
 8001a72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a74:	4b0b      	ldr	r3, [pc, #44]	; (8001aa4 <HAL_TIM_Base_MspInit+0x140>)
 8001a76:	2180      	movs	r1, #128	; 0x80
 8001a78:	02c9      	lsls	r1, r1, #11
 8001a7a:	430a      	orrs	r2, r1
 8001a7c:	641a      	str	r2, [r3, #64]	; 0x40
 8001a7e:	4b09      	ldr	r3, [pc, #36]	; (8001aa4 <HAL_TIM_Base_MspInit+0x140>)
 8001a80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a82:	2380      	movs	r3, #128	; 0x80
 8001a84:	02db      	lsls	r3, r3, #11
 8001a86:	4013      	ands	r3, r2
 8001a88:	60bb      	str	r3, [r7, #8]
 8001a8a:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	2100      	movs	r1, #0
 8001a90:	2016      	movs	r0, #22
 8001a92:	f001 f981 	bl	8002d98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8001a96:	2016      	movs	r0, #22
 8001a98:	f001 f993 	bl	8002dc2 <HAL_NVIC_EnableIRQ>
}
 8001a9c:	46c0      	nop			; (mov r8, r8)
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	b008      	add	sp, #32
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40021000 	.word	0x40021000
 8001aa8:	40000400 	.word	0x40000400
 8001aac:	40001000 	.word	0x40001000
 8001ab0:	40001400 	.word	0x40001400
 8001ab4:	40002000 	.word	0x40002000
 8001ab8:	40014800 	.word	0x40014800

08001abc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001abc:	b590      	push	{r4, r7, lr}
 8001abe:	b089      	sub	sp, #36	; 0x24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac4:	240c      	movs	r4, #12
 8001ac6:	193b      	adds	r3, r7, r4
 8001ac8:	0018      	movs	r0, r3
 8001aca:	2314      	movs	r3, #20
 8001acc:	001a      	movs	r2, r3
 8001ace:	2100      	movs	r1, #0
 8001ad0:	f006 fefa 	bl	80088c8 <memset>
  if(htim->Instance==TIM3)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a14      	ldr	r2, [pc, #80]	; (8001b2c <HAL_TIM_MspPostInit+0x70>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d122      	bne.n	8001b24 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ade:	4b14      	ldr	r3, [pc, #80]	; (8001b30 <HAL_TIM_MspPostInit+0x74>)
 8001ae0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ae2:	4b13      	ldr	r3, [pc, #76]	; (8001b30 <HAL_TIM_MspPostInit+0x74>)
 8001ae4:	2101      	movs	r1, #1
 8001ae6:	430a      	orrs	r2, r1
 8001ae8:	635a      	str	r2, [r3, #52]	; 0x34
 8001aea:	4b11      	ldr	r3, [pc, #68]	; (8001b30 <HAL_TIM_MspPostInit+0x74>)
 8001aec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001aee:	2201      	movs	r2, #1
 8001af0:	4013      	ands	r3, r2
 8001af2:	60bb      	str	r3, [r7, #8]
 8001af4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001af6:	0021      	movs	r1, r4
 8001af8:	187b      	adds	r3, r7, r1
 8001afa:	2240      	movs	r2, #64	; 0x40
 8001afc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afe:	187b      	adds	r3, r7, r1
 8001b00:	2202      	movs	r2, #2
 8001b02:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b04:	187b      	adds	r3, r7, r1
 8001b06:	2200      	movs	r2, #0
 8001b08:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b0a:	187b      	adds	r3, r7, r1
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8001b10:	187b      	adds	r3, r7, r1
 8001b12:	2201      	movs	r2, #1
 8001b14:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b16:	187a      	adds	r2, r7, r1
 8001b18:	23a0      	movs	r3, #160	; 0xa0
 8001b1a:	05db      	lsls	r3, r3, #23
 8001b1c:	0011      	movs	r1, r2
 8001b1e:	0018      	movs	r0, r3
 8001b20:	f001 fa48 	bl	8002fb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001b24:	46c0      	nop			; (mov r8, r8)
 8001b26:	46bd      	mov	sp, r7
 8001b28:	b009      	add	sp, #36	; 0x24
 8001b2a:	bd90      	pop	{r4, r7, pc}
 8001b2c:	40000400 	.word	0x40000400
 8001b30:	40021000 	.word	0x40021000

08001b34 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b34:	b590      	push	{r4, r7, lr}
 8001b36:	b097      	sub	sp, #92	; 0x5c
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3c:	2344      	movs	r3, #68	; 0x44
 8001b3e:	18fb      	adds	r3, r7, r3
 8001b40:	0018      	movs	r0, r3
 8001b42:	2314      	movs	r3, #20
 8001b44:	001a      	movs	r2, r3
 8001b46:	2100      	movs	r1, #0
 8001b48:	f006 febe 	bl	80088c8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b4c:	2410      	movs	r4, #16
 8001b4e:	193b      	adds	r3, r7, r4
 8001b50:	0018      	movs	r0, r3
 8001b52:	2334      	movs	r3, #52	; 0x34
 8001b54:	001a      	movs	r2, r3
 8001b56:	2100      	movs	r1, #0
 8001b58:	f006 feb6 	bl	80088c8 <memset>
  if(huart->Instance==USART2)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a26      	ldr	r2, [pc, #152]	; (8001bfc <HAL_UART_MspInit+0xc8>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d146      	bne.n	8001bf4 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001b66:	193b      	adds	r3, r7, r4
 8001b68:	2202      	movs	r2, #2
 8001b6a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b6c:	193b      	adds	r3, r7, r4
 8001b6e:	2200      	movs	r2, #0
 8001b70:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b72:	193b      	adds	r3, r7, r4
 8001b74:	0018      	movs	r0, r3
 8001b76:	f002 fe5d 	bl	8004834 <HAL_RCCEx_PeriphCLKConfig>
 8001b7a:	1e03      	subs	r3, r0, #0
 8001b7c:	d001      	beq.n	8001b82 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001b7e:	f7ff fe1d 	bl	80017bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b82:	4b1f      	ldr	r3, [pc, #124]	; (8001c00 <HAL_UART_MspInit+0xcc>)
 8001b84:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b86:	4b1e      	ldr	r3, [pc, #120]	; (8001c00 <HAL_UART_MspInit+0xcc>)
 8001b88:	2180      	movs	r1, #128	; 0x80
 8001b8a:	0289      	lsls	r1, r1, #10
 8001b8c:	430a      	orrs	r2, r1
 8001b8e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001b90:	4b1b      	ldr	r3, [pc, #108]	; (8001c00 <HAL_UART_MspInit+0xcc>)
 8001b92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b94:	2380      	movs	r3, #128	; 0x80
 8001b96:	029b      	lsls	r3, r3, #10
 8001b98:	4013      	ands	r3, r2
 8001b9a:	60fb      	str	r3, [r7, #12]
 8001b9c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b9e:	4b18      	ldr	r3, [pc, #96]	; (8001c00 <HAL_UART_MspInit+0xcc>)
 8001ba0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ba2:	4b17      	ldr	r3, [pc, #92]	; (8001c00 <HAL_UART_MspInit+0xcc>)
 8001ba4:	2101      	movs	r1, #1
 8001ba6:	430a      	orrs	r2, r1
 8001ba8:	635a      	str	r2, [r3, #52]	; 0x34
 8001baa:	4b15      	ldr	r3, [pc, #84]	; (8001c00 <HAL_UART_MspInit+0xcc>)
 8001bac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bae:	2201      	movs	r2, #1
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	60bb      	str	r3, [r7, #8]
 8001bb4:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8001bb6:	2144      	movs	r1, #68	; 0x44
 8001bb8:	187b      	adds	r3, r7, r1
 8001bba:	220c      	movs	r2, #12
 8001bbc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bbe:	187b      	adds	r3, r7, r1
 8001bc0:	2202      	movs	r2, #2
 8001bc2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bc4:	187b      	adds	r3, r7, r1
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bca:	187b      	adds	r3, r7, r1
 8001bcc:	2200      	movs	r2, #0
 8001bce:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001bd0:	187b      	adds	r3, r7, r1
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd6:	187a      	adds	r2, r7, r1
 8001bd8:	23a0      	movs	r3, #160	; 0xa0
 8001bda:	05db      	lsls	r3, r3, #23
 8001bdc:	0011      	movs	r1, r2
 8001bde:	0018      	movs	r0, r3
 8001be0:	f001 f9e8 	bl	8002fb4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001be4:	2200      	movs	r2, #0
 8001be6:	2100      	movs	r1, #0
 8001be8:	201c      	movs	r0, #28
 8001bea:	f001 f8d5 	bl	8002d98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001bee:	201c      	movs	r0, #28
 8001bf0:	f001 f8e7 	bl	8002dc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001bf4:	46c0      	nop			; (mov r8, r8)
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	b017      	add	sp, #92	; 0x5c
 8001bfa:	bd90      	pop	{r4, r7, pc}
 8001bfc:	40004400 	.word	0x40004400
 8001c00:	40021000 	.word	0x40021000

08001c04 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a0a      	ldr	r2, [pc, #40]	; (8001c3c <HAL_UART_MspDeInit+0x38>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d10e      	bne.n	8001c34 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8001c16:	4b0a      	ldr	r3, [pc, #40]	; (8001c40 <HAL_UART_MspDeInit+0x3c>)
 8001c18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c1a:	4b09      	ldr	r3, [pc, #36]	; (8001c40 <HAL_UART_MspDeInit+0x3c>)
 8001c1c:	4909      	ldr	r1, [pc, #36]	; (8001c44 <HAL_UART_MspDeInit+0x40>)
 8001c1e:	400a      	ands	r2, r1
 8001c20:	63da      	str	r2, [r3, #60]	; 0x3c

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, USART2_TX_Pin|USART2_RX_Pin);
 8001c22:	23a0      	movs	r3, #160	; 0xa0
 8001c24:	05db      	lsls	r3, r3, #23
 8001c26:	210c      	movs	r1, #12
 8001c28:	0018      	movs	r0, r3
 8001c2a:	f001 fb27 	bl	800327c <HAL_GPIO_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8001c2e:	201c      	movs	r0, #28
 8001c30:	f001 f8d7 	bl	8002de2 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8001c34:	46c0      	nop			; (mov r8, r8)
 8001c36:	46bd      	mov	sp, r7
 8001c38:	b002      	add	sp, #8
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	40004400 	.word	0x40004400
 8001c40:	40021000 	.word	0x40021000
 8001c44:	fffdffff 	.word	0xfffdffff

08001c48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c4c:	e7fe      	b.n	8001c4c <NMI_Handler+0x4>

08001c4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c52:	e7fe      	b.n	8001c52 <HardFault_Handler+0x4>

08001c54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001c58:	46c0      	nop			; (mov r8, r8)
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c62:	46c0      	nop			; (mov r8, r8)
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c6c:	f000 f91c 	bl	8001ea8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c70:	46c0      	nop			; (mov r8, r8)
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
	...

08001c78 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c7c:	4b03      	ldr	r3, [pc, #12]	; (8001c8c <TIM2_IRQHandler+0x14>)
 8001c7e:	0018      	movs	r0, r3
 8001c80:	f003 fa08 	bl	8005094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c84:	46c0      	nop			; (mov r8, r8)
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	46c0      	nop			; (mov r8, r8)
 8001c8c:	20000140 	.word	0x20000140

08001c90 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC1 and LPTIM1 interrupts (LPTIM1 interrupt through EXTI line 29).
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001c94:	4b03      	ldr	r3, [pc, #12]	; (8001ca4 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8001c96:	0018      	movs	r0, r3
 8001c98:	f003 f9fc 	bl	8005094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8001c9c:	46c0      	nop			; (mov r8, r8)
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	46c0      	nop			; (mov r8, r8)
 8001ca4:	200001d8 	.word	0x200001d8

08001ca8 <TIM7_LPTIM2_IRQHandler>:

/**
  * @brief This function handles TIM7 and LPTIM2 interrupts (LPTIM2 interrupt through EXTI line 30).
  */
void TIM7_LPTIM2_IRQHandler(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 0 */

  /* USER CODE END TIM7_LPTIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001cac:	4b03      	ldr	r3, [pc, #12]	; (8001cbc <TIM7_LPTIM2_IRQHandler+0x14>)
 8001cae:	0018      	movs	r0, r3
 8001cb0:	f003 f9f0 	bl	8005094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 1 */

  /* USER CODE END TIM7_LPTIM2_IRQn 1 */
}
 8001cb4:	46c0      	nop			; (mov r8, r8)
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	46c0      	nop			; (mov r8, r8)
 8001cbc:	20000224 	.word	0x20000224

08001cc0 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001cc4:	4b03      	ldr	r3, [pc, #12]	; (8001cd4 <TIM14_IRQHandler+0x14>)
 8001cc6:	0018      	movs	r0, r3
 8001cc8:	f003 f9e4 	bl	8005094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8001ccc:	46c0      	nop			; (mov r8, r8)
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	46c0      	nop			; (mov r8, r8)
 8001cd4:	20000270 	.word	0x20000270

08001cd8 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001cdc:	4b03      	ldr	r3, [pc, #12]	; (8001cec <TIM17_IRQHandler+0x14>)
 8001cde:	0018      	movs	r0, r3
 8001ce0:	f003 f9d8 	bl	8005094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8001ce4:	46c0      	nop			; (mov r8, r8)
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	46c0      	nop			; (mov r8, r8)
 8001cec:	200002bc 	.word	0x200002bc

08001cf0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001cf4:	4b03      	ldr	r3, [pc, #12]	; (8001d04 <USART2_IRQHandler+0x14>)
 8001cf6:	0018      	movs	r0, r3
 8001cf8:	f004 fafa 	bl	80062f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001cfc:	46c0      	nop			; (mov r8, r8)
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	46c0      	nop			; (mov r8, r8)
 8001d04:	20000308 	.word	0x20000308

08001d08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b086      	sub	sp, #24
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d10:	4a14      	ldr	r2, [pc, #80]	; (8001d64 <_sbrk+0x5c>)
 8001d12:	4b15      	ldr	r3, [pc, #84]	; (8001d68 <_sbrk+0x60>)
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d1c:	4b13      	ldr	r3, [pc, #76]	; (8001d6c <_sbrk+0x64>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d102      	bne.n	8001d2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d24:	4b11      	ldr	r3, [pc, #68]	; (8001d6c <_sbrk+0x64>)
 8001d26:	4a12      	ldr	r2, [pc, #72]	; (8001d70 <_sbrk+0x68>)
 8001d28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d2a:	4b10      	ldr	r3, [pc, #64]	; (8001d6c <_sbrk+0x64>)
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	18d3      	adds	r3, r2, r3
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d207      	bcs.n	8001d48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d38:	f006 fdce 	bl	80088d8 <__errno>
 8001d3c:	0003      	movs	r3, r0
 8001d3e:	220c      	movs	r2, #12
 8001d40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d42:	2301      	movs	r3, #1
 8001d44:	425b      	negs	r3, r3
 8001d46:	e009      	b.n	8001d5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d48:	4b08      	ldr	r3, [pc, #32]	; (8001d6c <_sbrk+0x64>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d4e:	4b07      	ldr	r3, [pc, #28]	; (8001d6c <_sbrk+0x64>)
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	18d2      	adds	r2, r2, r3
 8001d56:	4b05      	ldr	r3, [pc, #20]	; (8001d6c <_sbrk+0x64>)
 8001d58:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
}
 8001d5c:	0018      	movs	r0, r3
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	b006      	add	sp, #24
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	20009000 	.word	0x20009000
 8001d68:	00000400 	.word	0x00000400
 8001d6c:	20000400 	.word	0x20000400
 8001d70:	20000558 	.word	0x20000558

08001d74 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d78:	46c0      	nop			; (mov r8, r8)
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
	...

08001d80 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d80:	480d      	ldr	r0, [pc, #52]	; (8001db8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d82:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001d84:	f7ff fff6 	bl	8001d74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d88:	480c      	ldr	r0, [pc, #48]	; (8001dbc <LoopForever+0x6>)
  ldr r1, =_edata
 8001d8a:	490d      	ldr	r1, [pc, #52]	; (8001dc0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d8c:	4a0d      	ldr	r2, [pc, #52]	; (8001dc4 <LoopForever+0xe>)
  movs r3, #0
 8001d8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d90:	e002      	b.n	8001d98 <LoopCopyDataInit>

08001d92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d96:	3304      	adds	r3, #4

08001d98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d9c:	d3f9      	bcc.n	8001d92 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d9e:	4a0a      	ldr	r2, [pc, #40]	; (8001dc8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001da0:	4c0a      	ldr	r4, [pc, #40]	; (8001dcc <LoopForever+0x16>)
  movs r3, #0
 8001da2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001da4:	e001      	b.n	8001daa <LoopFillZerobss>

08001da6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001da6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001da8:	3204      	adds	r2, #4

08001daa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001daa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dac:	d3fb      	bcc.n	8001da6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001dae:	f006 fd99 	bl	80088e4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001db2:	f7fe fc4f 	bl	8000654 <main>

08001db6 <LoopForever>:

LoopForever:
  b LoopForever
 8001db6:	e7fe      	b.n	8001db6 <LoopForever>
  ldr   r0, =_estack
 8001db8:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8001dbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dc0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001dc4:	080094cc 	.word	0x080094cc
  ldr r2, =_sbss
 8001dc8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001dcc:	20000554 	.word	0x20000554

08001dd0 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001dd0:	e7fe      	b.n	8001dd0 <ADC1_COMP_IRQHandler>
	...

08001dd4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001dda:	1dfb      	adds	r3, r7, #7
 8001ddc:	2200      	movs	r2, #0
 8001dde:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001de0:	4b0b      	ldr	r3, [pc, #44]	; (8001e10 <HAL_Init+0x3c>)
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	4b0a      	ldr	r3, [pc, #40]	; (8001e10 <HAL_Init+0x3c>)
 8001de6:	2180      	movs	r1, #128	; 0x80
 8001de8:	0049      	lsls	r1, r1, #1
 8001dea:	430a      	orrs	r2, r1
 8001dec:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001dee:	2000      	movs	r0, #0
 8001df0:	f000 f810 	bl	8001e14 <HAL_InitTick>
 8001df4:	1e03      	subs	r3, r0, #0
 8001df6:	d003      	beq.n	8001e00 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001df8:	1dfb      	adds	r3, r7, #7
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	701a      	strb	r2, [r3, #0]
 8001dfe:	e001      	b.n	8001e04 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001e00:	f7ff fce2 	bl	80017c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e04:	1dfb      	adds	r3, r7, #7
 8001e06:	781b      	ldrb	r3, [r3, #0]
}
 8001e08:	0018      	movs	r0, r3
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	b002      	add	sp, #8
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	40022000 	.word	0x40022000

08001e14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e14:	b590      	push	{r4, r7, lr}
 8001e16:	b085      	sub	sp, #20
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e1c:	230f      	movs	r3, #15
 8001e1e:	18fb      	adds	r3, r7, r3
 8001e20:	2200      	movs	r2, #0
 8001e22:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001e24:	4b1d      	ldr	r3, [pc, #116]	; (8001e9c <HAL_InitTick+0x88>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d02b      	beq.n	8001e84 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001e2c:	4b1c      	ldr	r3, [pc, #112]	; (8001ea0 <HAL_InitTick+0x8c>)
 8001e2e:	681c      	ldr	r4, [r3, #0]
 8001e30:	4b1a      	ldr	r3, [pc, #104]	; (8001e9c <HAL_InitTick+0x88>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	0019      	movs	r1, r3
 8001e36:	23fa      	movs	r3, #250	; 0xfa
 8001e38:	0098      	lsls	r0, r3, #2
 8001e3a:	f7fe f97f 	bl	800013c <__udivsi3>
 8001e3e:	0003      	movs	r3, r0
 8001e40:	0019      	movs	r1, r3
 8001e42:	0020      	movs	r0, r4
 8001e44:	f7fe f97a 	bl	800013c <__udivsi3>
 8001e48:	0003      	movs	r3, r0
 8001e4a:	0018      	movs	r0, r3
 8001e4c:	f000 ffd9 	bl	8002e02 <HAL_SYSTICK_Config>
 8001e50:	1e03      	subs	r3, r0, #0
 8001e52:	d112      	bne.n	8001e7a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2b03      	cmp	r3, #3
 8001e58:	d80a      	bhi.n	8001e70 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e5a:	6879      	ldr	r1, [r7, #4]
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	425b      	negs	r3, r3
 8001e60:	2200      	movs	r2, #0
 8001e62:	0018      	movs	r0, r3
 8001e64:	f000 ff98 	bl	8002d98 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e68:	4b0e      	ldr	r3, [pc, #56]	; (8001ea4 <HAL_InitTick+0x90>)
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	601a      	str	r2, [r3, #0]
 8001e6e:	e00d      	b.n	8001e8c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001e70:	230f      	movs	r3, #15
 8001e72:	18fb      	adds	r3, r7, r3
 8001e74:	2201      	movs	r2, #1
 8001e76:	701a      	strb	r2, [r3, #0]
 8001e78:	e008      	b.n	8001e8c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e7a:	230f      	movs	r3, #15
 8001e7c:	18fb      	adds	r3, r7, r3
 8001e7e:	2201      	movs	r2, #1
 8001e80:	701a      	strb	r2, [r3, #0]
 8001e82:	e003      	b.n	8001e8c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e84:	230f      	movs	r3, #15
 8001e86:	18fb      	adds	r3, r7, r3
 8001e88:	2201      	movs	r2, #1
 8001e8a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001e8c:	230f      	movs	r3, #15
 8001e8e:	18fb      	adds	r3, r7, r3
 8001e90:	781b      	ldrb	r3, [r3, #0]
}
 8001e92:	0018      	movs	r0, r3
 8001e94:	46bd      	mov	sp, r7
 8001e96:	b005      	add	sp, #20
 8001e98:	bd90      	pop	{r4, r7, pc}
 8001e9a:	46c0      	nop			; (mov r8, r8)
 8001e9c:	20000018 	.word	0x20000018
 8001ea0:	20000010 	.word	0x20000010
 8001ea4:	20000014 	.word	0x20000014

08001ea8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001eac:	4b05      	ldr	r3, [pc, #20]	; (8001ec4 <HAL_IncTick+0x1c>)
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	001a      	movs	r2, r3
 8001eb2:	4b05      	ldr	r3, [pc, #20]	; (8001ec8 <HAL_IncTick+0x20>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	18d2      	adds	r2, r2, r3
 8001eb8:	4b03      	ldr	r3, [pc, #12]	; (8001ec8 <HAL_IncTick+0x20>)
 8001eba:	601a      	str	r2, [r3, #0]
}
 8001ebc:	46c0      	nop			; (mov r8, r8)
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	46c0      	nop			; (mov r8, r8)
 8001ec4:	20000018 	.word	0x20000018
 8001ec8:	20000404 	.word	0x20000404

08001ecc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  return uwTick;
 8001ed0:	4b02      	ldr	r3, [pc, #8]	; (8001edc <HAL_GetTick+0x10>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
}
 8001ed4:	0018      	movs	r0, r3
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	46c0      	nop			; (mov r8, r8)
 8001edc:	20000404 	.word	0x20000404

08001ee0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ee8:	f7ff fff0 	bl	8001ecc <HAL_GetTick>
 8001eec:	0003      	movs	r3, r0
 8001eee:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	d005      	beq.n	8001f06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001efa:	4b0a      	ldr	r3, [pc, #40]	; (8001f24 <HAL_Delay+0x44>)
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	001a      	movs	r2, r3
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	189b      	adds	r3, r3, r2
 8001f04:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f06:	46c0      	nop			; (mov r8, r8)
 8001f08:	f7ff ffe0 	bl	8001ecc <HAL_GetTick>
 8001f0c:	0002      	movs	r2, r0
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	68fa      	ldr	r2, [r7, #12]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d8f7      	bhi.n	8001f08 <HAL_Delay+0x28>
  {
  }
}
 8001f18:	46c0      	nop			; (mov r8, r8)
 8001f1a:	46c0      	nop			; (mov r8, r8)
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	b004      	add	sp, #16
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	46c0      	nop			; (mov r8, r8)
 8001f24:	20000018 	.word	0x20000018

08001f28 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8001f30:	4b06      	ldr	r3, [pc, #24]	; (8001f4c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a06      	ldr	r2, [pc, #24]	; (8001f50 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8001f36:	4013      	ands	r3, r2
 8001f38:	0019      	movs	r1, r3
 8001f3a:	4b04      	ldr	r3, [pc, #16]	; (8001f4c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001f3c:	687a      	ldr	r2, [r7, #4]
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	601a      	str	r2, [r3, #0]
}
 8001f42:	46c0      	nop			; (mov r8, r8)
 8001f44:	46bd      	mov	sp, r7
 8001f46:	b002      	add	sp, #8
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	46c0      	nop			; (mov r8, r8)
 8001f4c:	40010000 	.word	0x40010000
 8001f50:	fffff9ff 	.word	0xfffff9ff

08001f54 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a05      	ldr	r2, [pc, #20]	; (8001f78 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001f64:	401a      	ands	r2, r3
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	431a      	orrs	r2, r3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	601a      	str	r2, [r3, #0]
}
 8001f6e:	46c0      	nop			; (mov r8, r8)
 8001f70:	46bd      	mov	sp, r7
 8001f72:	b002      	add	sp, #8
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	46c0      	nop			; (mov r8, r8)
 8001f78:	fe3fffff 	.word	0xfe3fffff

08001f7c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	23e0      	movs	r3, #224	; 0xe0
 8001f8a:	045b      	lsls	r3, r3, #17
 8001f8c:	4013      	ands	r3, r2
}
 8001f8e:	0018      	movs	r0, r3
 8001f90:	46bd      	mov	sp, r7
 8001f92:	b002      	add	sp, #8
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001f96:	b580      	push	{r7, lr}
 8001f98:	b084      	sub	sp, #16
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	60f8      	str	r0, [r7, #12]
 8001f9e:	60b9      	str	r1, [r7, #8]
 8001fa0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	695b      	ldr	r3, [r3, #20]
 8001fa6:	68ba      	ldr	r2, [r7, #8]
 8001fa8:	2104      	movs	r1, #4
 8001faa:	400a      	ands	r2, r1
 8001fac:	2107      	movs	r1, #7
 8001fae:	4091      	lsls	r1, r2
 8001fb0:	000a      	movs	r2, r1
 8001fb2:	43d2      	mvns	r2, r2
 8001fb4:	401a      	ands	r2, r3
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	2104      	movs	r1, #4
 8001fba:	400b      	ands	r3, r1
 8001fbc:	6879      	ldr	r1, [r7, #4]
 8001fbe:	4099      	lsls	r1, r3
 8001fc0:	000b      	movs	r3, r1
 8001fc2:	431a      	orrs	r2, r3
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001fc8:	46c0      	nop			; (mov r8, r8)
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	b004      	add	sp, #16
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
 8001fd8:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	695b      	ldr	r3, [r3, #20]
 8001fde:	683a      	ldr	r2, [r7, #0]
 8001fe0:	2104      	movs	r1, #4
 8001fe2:	400a      	ands	r2, r1
 8001fe4:	2107      	movs	r1, #7
 8001fe6:	4091      	lsls	r1, r2
 8001fe8:	000a      	movs	r2, r1
 8001fea:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	2104      	movs	r1, #4
 8001ff0:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001ff2:	40da      	lsrs	r2, r3
 8001ff4:	0013      	movs	r3, r2
}
 8001ff6:	0018      	movs	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	b002      	add	sp, #8
 8001ffc:	bd80      	pop	{r7, pc}

08001ffe <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001ffe:	b580      	push	{r7, lr}
 8002000:	b082      	sub	sp, #8
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	68da      	ldr	r2, [r3, #12]
 800200a:	23c0      	movs	r3, #192	; 0xc0
 800200c:	011b      	lsls	r3, r3, #4
 800200e:	4013      	ands	r3, r2
 8002010:	d101      	bne.n	8002016 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002012:	2301      	movs	r3, #1
 8002014:	e000      	b.n	8002018 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002016:	2300      	movs	r3, #0
}
 8002018:	0018      	movs	r0, r3
 800201a:	46bd      	mov	sp, r7
 800201c:	b002      	add	sp, #8
 800201e:	bd80      	pop	{r7, pc}

08002020 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	60f8      	str	r0, [r7, #12]
 8002028:	60b9      	str	r1, [r7, #8]
 800202a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002030:	68ba      	ldr	r2, [r7, #8]
 8002032:	211f      	movs	r1, #31
 8002034:	400a      	ands	r2, r1
 8002036:	210f      	movs	r1, #15
 8002038:	4091      	lsls	r1, r2
 800203a:	000a      	movs	r2, r1
 800203c:	43d2      	mvns	r2, r2
 800203e:	401a      	ands	r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	0e9b      	lsrs	r3, r3, #26
 8002044:	210f      	movs	r1, #15
 8002046:	4019      	ands	r1, r3
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	201f      	movs	r0, #31
 800204c:	4003      	ands	r3, r0
 800204e:	4099      	lsls	r1, r3
 8002050:	000b      	movs	r3, r1
 8002052:	431a      	orrs	r2, r3
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002058:	46c0      	nop			; (mov r8, r8)
 800205a:	46bd      	mov	sp, r7
 800205c:	b004      	add	sp, #16
 800205e:	bd80      	pop	{r7, pc}

08002060 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	035b      	lsls	r3, r3, #13
 8002072:	0b5b      	lsrs	r3, r3, #13
 8002074:	431a      	orrs	r2, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	629a      	str	r2, [r3, #40]	; 0x28
}
 800207a:	46c0      	nop			; (mov r8, r8)
 800207c:	46bd      	mov	sp, r7
 800207e:	b002      	add	sp, #8
 8002080:	bd80      	pop	{r7, pc}

08002082 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b082      	sub	sp, #8
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
 800208a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002090:	683a      	ldr	r2, [r7, #0]
 8002092:	0352      	lsls	r2, r2, #13
 8002094:	0b52      	lsrs	r2, r2, #13
 8002096:	43d2      	mvns	r2, r2
 8002098:	401a      	ands	r2, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800209e:	46c0      	nop			; (mov r8, r8)
 80020a0:	46bd      	mov	sp, r7
 80020a2:	b002      	add	sp, #8
 80020a4:	bd80      	pop	{r7, pc}
	...

080020a8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	60f8      	str	r0, [r7, #12]
 80020b0:	60b9      	str	r1, [r7, #8]
 80020b2:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	695b      	ldr	r3, [r3, #20]
 80020b8:	68ba      	ldr	r2, [r7, #8]
 80020ba:	0212      	lsls	r2, r2, #8
 80020bc:	43d2      	mvns	r2, r2
 80020be:	401a      	ands	r2, r3
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	021b      	lsls	r3, r3, #8
 80020c4:	6879      	ldr	r1, [r7, #4]
 80020c6:	400b      	ands	r3, r1
 80020c8:	4904      	ldr	r1, [pc, #16]	; (80020dc <LL_ADC_SetChannelSamplingTime+0x34>)
 80020ca:	400b      	ands	r3, r1
 80020cc:	431a      	orrs	r2, r3
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80020d2:	46c0      	nop			; (mov r8, r8)
 80020d4:	46bd      	mov	sp, r7
 80020d6:	b004      	add	sp, #16
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	46c0      	nop			; (mov r8, r8)
 80020dc:	07ffff00 	.word	0x07ffff00

080020e0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	4a05      	ldr	r2, [pc, #20]	; (8002104 <LL_ADC_EnableInternalRegulator+0x24>)
 80020ee:	4013      	ands	r3, r2
 80020f0:	2280      	movs	r2, #128	; 0x80
 80020f2:	0552      	lsls	r2, r2, #21
 80020f4:	431a      	orrs	r2, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80020fa:	46c0      	nop			; (mov r8, r8)
 80020fc:	46bd      	mov	sp, r7
 80020fe:	b002      	add	sp, #8
 8002100:	bd80      	pop	{r7, pc}
 8002102:	46c0      	nop			; (mov r8, r8)
 8002104:	6fffffe8 	.word	0x6fffffe8

08002108 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689a      	ldr	r2, [r3, #8]
 8002114:	2380      	movs	r3, #128	; 0x80
 8002116:	055b      	lsls	r3, r3, #21
 8002118:	401a      	ands	r2, r3
 800211a:	2380      	movs	r3, #128	; 0x80
 800211c:	055b      	lsls	r3, r3, #21
 800211e:	429a      	cmp	r2, r3
 8002120:	d101      	bne.n	8002126 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8002122:	2301      	movs	r3, #1
 8002124:	e000      	b.n	8002128 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8002126:	2300      	movs	r3, #0
}
 8002128:	0018      	movs	r0, r3
 800212a:	46bd      	mov	sp, r7
 800212c:	b002      	add	sp, #8
 800212e:	bd80      	pop	{r7, pc}

08002130 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	4a04      	ldr	r2, [pc, #16]	; (8002150 <LL_ADC_Enable+0x20>)
 800213e:	4013      	ands	r3, r2
 8002140:	2201      	movs	r2, #1
 8002142:	431a      	orrs	r2, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002148:	46c0      	nop			; (mov r8, r8)
 800214a:	46bd      	mov	sp, r7
 800214c:	b002      	add	sp, #8
 800214e:	bd80      	pop	{r7, pc}
 8002150:	7fffffe8 	.word	0x7fffffe8

08002154 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	2201      	movs	r2, #1
 8002162:	4013      	ands	r3, r2
 8002164:	2b01      	cmp	r3, #1
 8002166:	d101      	bne.n	800216c <LL_ADC_IsEnabled+0x18>
 8002168:	2301      	movs	r3, #1
 800216a:	e000      	b.n	800216e <LL_ADC_IsEnabled+0x1a>
 800216c:	2300      	movs	r3, #0
}
 800216e:	0018      	movs	r0, r3
 8002170:	46bd      	mov	sp, r7
 8002172:	b002      	add	sp, #8
 8002174:	bd80      	pop	{r7, pc}
	...

08002178 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	4a04      	ldr	r2, [pc, #16]	; (8002198 <LL_ADC_REG_StartConversion+0x20>)
 8002186:	4013      	ands	r3, r2
 8002188:	2204      	movs	r2, #4
 800218a:	431a      	orrs	r2, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002190:	46c0      	nop			; (mov r8, r8)
 8002192:	46bd      	mov	sp, r7
 8002194:	b002      	add	sp, #8
 8002196:	bd80      	pop	{r7, pc}
 8002198:	7fffffe8 	.word	0x7fffffe8

0800219c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	2204      	movs	r2, #4
 80021aa:	4013      	ands	r3, r2
 80021ac:	2b04      	cmp	r3, #4
 80021ae:	d101      	bne.n	80021b4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80021b0:	2301      	movs	r3, #1
 80021b2:	e000      	b.n	80021b6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	0018      	movs	r0, r3
 80021b8:	46bd      	mov	sp, r7
 80021ba:	b002      	add	sp, #8
 80021bc:	bd80      	pop	{r7, pc}
	...

080021c0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b088      	sub	sp, #32
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021c8:	231f      	movs	r3, #31
 80021ca:	18fb      	adds	r3, r7, r3
 80021cc:	2200      	movs	r2, #0
 80021ce:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80021d4:	2300      	movs	r3, #0
 80021d6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80021d8:	2300      	movs	r3, #0
 80021da:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d101      	bne.n	80021e6 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e17f      	b.n	80024e6 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d10a      	bne.n	8002204 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	0018      	movs	r0, r3
 80021f2:	f7ff fb11 	bl	8001818 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2254      	movs	r2, #84	; 0x54
 8002200:	2100      	movs	r1, #0
 8002202:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	0018      	movs	r0, r3
 800220a:	f7ff ff7d 	bl	8002108 <LL_ADC_IsInternalRegulatorEnabled>
 800220e:	1e03      	subs	r3, r0, #0
 8002210:	d115      	bne.n	800223e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	0018      	movs	r0, r3
 8002218:	f7ff ff62 	bl	80020e0 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800221c:	4bb4      	ldr	r3, [pc, #720]	; (80024f0 <HAL_ADC_Init+0x330>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	49b4      	ldr	r1, [pc, #720]	; (80024f4 <HAL_ADC_Init+0x334>)
 8002222:	0018      	movs	r0, r3
 8002224:	f7fd ff8a 	bl	800013c <__udivsi3>
 8002228:	0003      	movs	r3, r0
 800222a:	3301      	adds	r3, #1
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002230:	e002      	b.n	8002238 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	3b01      	subs	r3, #1
 8002236:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d1f9      	bne.n	8002232 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	0018      	movs	r0, r3
 8002244:	f7ff ff60 	bl	8002108 <LL_ADC_IsInternalRegulatorEnabled>
 8002248:	1e03      	subs	r3, r0, #0
 800224a:	d10f      	bne.n	800226c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002250:	2210      	movs	r2, #16
 8002252:	431a      	orrs	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800225c:	2201      	movs	r2, #1
 800225e:	431a      	orrs	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002264:	231f      	movs	r3, #31
 8002266:	18fb      	adds	r3, r7, r3
 8002268:	2201      	movs	r2, #1
 800226a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	0018      	movs	r0, r3
 8002272:	f7ff ff93 	bl	800219c <LL_ADC_REG_IsConversionOngoing>
 8002276:	0003      	movs	r3, r0
 8002278:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800227e:	2210      	movs	r2, #16
 8002280:	4013      	ands	r3, r2
 8002282:	d000      	beq.n	8002286 <HAL_ADC_Init+0xc6>
 8002284:	e122      	b.n	80024cc <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d000      	beq.n	800228e <HAL_ADC_Init+0xce>
 800228c:	e11e      	b.n	80024cc <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002292:	4a99      	ldr	r2, [pc, #612]	; (80024f8 <HAL_ADC_Init+0x338>)
 8002294:	4013      	ands	r3, r2
 8002296:	2202      	movs	r2, #2
 8002298:	431a      	orrs	r2, r3
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	0018      	movs	r0, r3
 80022a4:	f7ff ff56 	bl	8002154 <LL_ADC_IsEnabled>
 80022a8:	1e03      	subs	r3, r0, #0
 80022aa:	d000      	beq.n	80022ae <HAL_ADC_Init+0xee>
 80022ac:	e0ad      	b.n	800240a <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	7e1b      	ldrb	r3, [r3, #24]
 80022b6:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80022b8:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	7e5b      	ldrb	r3, [r3, #25]
 80022be:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80022c0:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	7e9b      	ldrb	r3, [r3, #26]
 80022c6:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80022c8:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d002      	beq.n	80022d8 <HAL_ADC_Init+0x118>
 80022d2:	2380      	movs	r3, #128	; 0x80
 80022d4:	015b      	lsls	r3, r3, #5
 80022d6:	e000      	b.n	80022da <HAL_ADC_Init+0x11a>
 80022d8:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80022da:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80022e0:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	691b      	ldr	r3, [r3, #16]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	da04      	bge.n	80022f4 <HAL_ADC_Init+0x134>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	691b      	ldr	r3, [r3, #16]
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	085b      	lsrs	r3, r3, #1
 80022f2:	e001      	b.n	80022f8 <HAL_ADC_Init+0x138>
 80022f4:	2380      	movs	r3, #128	; 0x80
 80022f6:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80022f8:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	212c      	movs	r1, #44	; 0x2c
 80022fe:	5c5b      	ldrb	r3, [r3, r1]
 8002300:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002302:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8002304:	69ba      	ldr	r2, [r7, #24]
 8002306:	4313      	orrs	r3, r2
 8002308:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2220      	movs	r2, #32
 800230e:	5c9b      	ldrb	r3, [r3, r2]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d115      	bne.n	8002340 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	7e9b      	ldrb	r3, [r3, #26]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d105      	bne.n	8002328 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 800231c:	69bb      	ldr	r3, [r7, #24]
 800231e:	2280      	movs	r2, #128	; 0x80
 8002320:	0252      	lsls	r2, r2, #9
 8002322:	4313      	orrs	r3, r2
 8002324:	61bb      	str	r3, [r7, #24]
 8002326:	e00b      	b.n	8002340 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800232c:	2220      	movs	r2, #32
 800232e:	431a      	orrs	r2, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002338:	2201      	movs	r2, #1
 800233a:	431a      	orrs	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002344:	2b00      	cmp	r3, #0
 8002346:	d00a      	beq.n	800235e <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800234c:	23e0      	movs	r3, #224	; 0xe0
 800234e:	005b      	lsls	r3, r3, #1
 8002350:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002356:	4313      	orrs	r3, r2
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	4313      	orrs	r3, r2
 800235c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	4a65      	ldr	r2, [pc, #404]	; (80024fc <HAL_ADC_Init+0x33c>)
 8002366:	4013      	ands	r3, r2
 8002368:	0019      	movs	r1, r3
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	69ba      	ldr	r2, [r7, #24]
 8002370:	430a      	orrs	r2, r1
 8002372:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	0f9b      	lsrs	r3, r3, #30
 800237a:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002380:	4313      	orrs	r3, r2
 8002382:	697a      	ldr	r2, [r7, #20]
 8002384:	4313      	orrs	r3, r2
 8002386:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	223c      	movs	r2, #60	; 0x3c
 800238c:	5c9b      	ldrb	r3, [r3, r2]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d111      	bne.n	80023b6 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	0f9b      	lsrs	r3, r3, #30
 8002398:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800239e:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                      hadc->Init.Oversampling.Ratio         |
 80023a4:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                      hadc->Init.Oversampling.RightBitShift |
 80023aa:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	2201      	movs	r2, #1
 80023b2:	4313      	orrs	r3, r2
 80023b4:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	691b      	ldr	r3, [r3, #16]
 80023bc:	4a50      	ldr	r2, [pc, #320]	; (8002500 <HAL_ADC_Init+0x340>)
 80023be:	4013      	ands	r3, r2
 80023c0:	0019      	movs	r1, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	697a      	ldr	r2, [r7, #20]
 80023c8:	430a      	orrs	r2, r1
 80023ca:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	685a      	ldr	r2, [r3, #4]
 80023d0:	23c0      	movs	r3, #192	; 0xc0
 80023d2:	061b      	lsls	r3, r3, #24
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d018      	beq.n	800240a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80023dc:	2380      	movs	r3, #128	; 0x80
 80023de:	05db      	lsls	r3, r3, #23
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d012      	beq.n	800240a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80023e8:	2380      	movs	r3, #128	; 0x80
 80023ea:	061b      	lsls	r3, r3, #24
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d00c      	beq.n	800240a <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80023f0:	4b44      	ldr	r3, [pc, #272]	; (8002504 <HAL_ADC_Init+0x344>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a44      	ldr	r2, [pc, #272]	; (8002508 <HAL_ADC_Init+0x348>)
 80023f6:	4013      	ands	r3, r2
 80023f8:	0019      	movs	r1, r3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685a      	ldr	r2, [r3, #4]
 80023fe:	23f0      	movs	r3, #240	; 0xf0
 8002400:	039b      	lsls	r3, r3, #14
 8002402:	401a      	ands	r2, r3
 8002404:	4b3f      	ldr	r3, [pc, #252]	; (8002504 <HAL_ADC_Init+0x344>)
 8002406:	430a      	orrs	r2, r1
 8002408:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6818      	ldr	r0, [r3, #0]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002412:	001a      	movs	r2, r3
 8002414:	2100      	movs	r1, #0
 8002416:	f7ff fdbe 	bl	8001f96 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6818      	ldr	r0, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002422:	493a      	ldr	r1, [pc, #232]	; (800250c <HAL_ADC_Init+0x34c>)
 8002424:	001a      	movs	r2, r3
 8002426:	f7ff fdb6 	bl	8001f96 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	691b      	ldr	r3, [r3, #16]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d109      	bne.n	8002446 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2110      	movs	r1, #16
 800243e:	4249      	negs	r1, r1
 8002440:	430a      	orrs	r2, r1
 8002442:	629a      	str	r2, [r3, #40]	; 0x28
 8002444:	e018      	b.n	8002478 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	691a      	ldr	r2, [r3, #16]
 800244a:	2380      	movs	r3, #128	; 0x80
 800244c:	039b      	lsls	r3, r3, #14
 800244e:	429a      	cmp	r2, r3
 8002450:	d112      	bne.n	8002478 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	69db      	ldr	r3, [r3, #28]
 800245c:	3b01      	subs	r3, #1
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	221c      	movs	r2, #28
 8002462:	4013      	ands	r3, r2
 8002464:	2210      	movs	r2, #16
 8002466:	4252      	negs	r2, r2
 8002468:	409a      	lsls	r2, r3
 800246a:	0011      	movs	r1, r2
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	430a      	orrs	r2, r1
 8002476:	629a      	str	r2, [r3, #40]	; 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	2100      	movs	r1, #0
 800247e:	0018      	movs	r0, r3
 8002480:	f7ff fda6 	bl	8001fd0 <LL_ADC_GetSamplingTimeCommonChannels>
 8002484:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800248a:	429a      	cmp	r2, r3
 800248c:	d10b      	bne.n	80024a6 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2200      	movs	r2, #0
 8002492:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002498:	2203      	movs	r2, #3
 800249a:	4393      	bics	r3, r2
 800249c:	2201      	movs	r2, #1
 800249e:	431a      	orrs	r2, r3
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	659a      	str	r2, [r3, #88]	; 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80024a4:	e01c      	b.n	80024e0 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024aa:	2212      	movs	r2, #18
 80024ac:	4393      	bics	r3, r2
 80024ae:	2210      	movs	r2, #16
 80024b0:	431a      	orrs	r2, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ba:	2201      	movs	r2, #1
 80024bc:	431a      	orrs	r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80024c2:	231f      	movs	r3, #31
 80024c4:	18fb      	adds	r3, r7, r3
 80024c6:	2201      	movs	r2, #1
 80024c8:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80024ca:	e009      	b.n	80024e0 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024d0:	2210      	movs	r2, #16
 80024d2:	431a      	orrs	r2, r3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80024d8:	231f      	movs	r3, #31
 80024da:	18fb      	adds	r3, r7, r3
 80024dc:	2201      	movs	r2, #1
 80024de:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80024e0:	231f      	movs	r3, #31
 80024e2:	18fb      	adds	r3, r7, r3
 80024e4:	781b      	ldrb	r3, [r3, #0]
}
 80024e6:	0018      	movs	r0, r3
 80024e8:	46bd      	mov	sp, r7
 80024ea:	b008      	add	sp, #32
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	46c0      	nop			; (mov r8, r8)
 80024f0:	20000010 	.word	0x20000010
 80024f4:	00030d40 	.word	0x00030d40
 80024f8:	fffffefd 	.word	0xfffffefd
 80024fc:	ffde0201 	.word	0xffde0201
 8002500:	1ffffc02 	.word	0x1ffffc02
 8002504:	40012708 	.word	0x40012708
 8002508:	ffc3ffff 	.word	0xffc3ffff
 800250c:	07ffff04 	.word	0x07ffff04

08002510 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	695b      	ldr	r3, [r3, #20]
 800251e:	2b08      	cmp	r3, #8
 8002520:	d102      	bne.n	8002528 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8002522:	2308      	movs	r3, #8
 8002524:	60fb      	str	r3, [r7, #12]
 8002526:	e00f      	b.n	8002548 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	68db      	ldr	r3, [r3, #12]
 800252e:	2201      	movs	r2, #1
 8002530:	4013      	ands	r3, r2
 8002532:	d007      	beq.n	8002544 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002538:	2220      	movs	r2, #32
 800253a:	431a      	orrs	r2, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e072      	b.n	800262a <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8002544:	2304      	movs	r3, #4
 8002546:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002548:	f7ff fcc0 	bl	8001ecc <HAL_GetTick>
 800254c:	0003      	movs	r3, r0
 800254e:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002550:	e01f      	b.n	8002592 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	3301      	adds	r3, #1
 8002556:	d01c      	beq.n	8002592 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002558:	f7ff fcb8 	bl	8001ecc <HAL_GetTick>
 800255c:	0002      	movs	r2, r0
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	683a      	ldr	r2, [r7, #0]
 8002564:	429a      	cmp	r2, r3
 8002566:	d302      	bcc.n	800256e <HAL_ADC_PollForConversion+0x5e>
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d111      	bne.n	8002592 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	68fa      	ldr	r2, [r7, #12]
 8002576:	4013      	ands	r3, r2
 8002578:	d10b      	bne.n	8002592 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800257e:	2204      	movs	r2, #4
 8002580:	431a      	orrs	r2, r3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2254      	movs	r2, #84	; 0x54
 800258a:	2100      	movs	r1, #0
 800258c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e04b      	b.n	800262a <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	68fa      	ldr	r2, [r7, #12]
 800259a:	4013      	ands	r3, r2
 800259c:	d0d9      	beq.n	8002552 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025a2:	2280      	movs	r2, #128	; 0x80
 80025a4:	0092      	lsls	r2, r2, #2
 80025a6:	431a      	orrs	r2, r3
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	0018      	movs	r0, r3
 80025b2:	f7ff fd24 	bl	8001ffe <LL_ADC_REG_IsTriggerSourceSWStart>
 80025b6:	1e03      	subs	r3, r0, #0
 80025b8:	d02e      	beq.n	8002618 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	7e9b      	ldrb	r3, [r3, #26]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d12a      	bne.n	8002618 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2208      	movs	r2, #8
 80025ca:	4013      	ands	r3, r2
 80025cc:	2b08      	cmp	r3, #8
 80025ce:	d123      	bne.n	8002618 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	0018      	movs	r0, r3
 80025d6:	f7ff fde1 	bl	800219c <LL_ADC_REG_IsConversionOngoing>
 80025da:	1e03      	subs	r3, r0, #0
 80025dc:	d110      	bne.n	8002600 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	685a      	ldr	r2, [r3, #4]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	210c      	movs	r1, #12
 80025ea:	438a      	bics	r2, r1
 80025ec:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025f2:	4a10      	ldr	r2, [pc, #64]	; (8002634 <HAL_ADC_PollForConversion+0x124>)
 80025f4:	4013      	ands	r3, r2
 80025f6:	2201      	movs	r2, #1
 80025f8:	431a      	orrs	r2, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	659a      	str	r2, [r3, #88]	; 0x58
 80025fe:	e00b      	b.n	8002618 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002604:	2220      	movs	r2, #32
 8002606:	431a      	orrs	r2, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002610:	2201      	movs	r2, #1
 8002612:	431a      	orrs	r2, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	7e1b      	ldrb	r3, [r3, #24]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d103      	bne.n	8002628 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	220c      	movs	r2, #12
 8002626:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002628:	2300      	movs	r3, #0
}
 800262a:	0018      	movs	r0, r3
 800262c:	46bd      	mov	sp, r7
 800262e:	b004      	add	sp, #16
 8002630:	bd80      	pop	{r7, pc}
 8002632:	46c0      	nop			; (mov r8, r8)
 8002634:	fffffefe 	.word	0xfffffefe

08002638 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002638:	b5b0      	push	{r4, r5, r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	0018      	movs	r0, r3
 8002646:	f7ff fda9 	bl	800219c <LL_ADC_REG_IsConversionOngoing>
 800264a:	1e03      	subs	r3, r0, #0
 800264c:	d15f      	bne.n	800270e <HAL_ADC_Start_IT+0xd6>
  {
    __HAL_LOCK(hadc);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2254      	movs	r2, #84	; 0x54
 8002652:	5c9b      	ldrb	r3, [r3, r2]
 8002654:	2b01      	cmp	r3, #1
 8002656:	d101      	bne.n	800265c <HAL_ADC_Start_IT+0x24>
 8002658:	2302      	movs	r3, #2
 800265a:	e05f      	b.n	800271c <HAL_ADC_Start_IT+0xe4>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2254      	movs	r2, #84	; 0x54
 8002660:	2101      	movs	r1, #1
 8002662:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002664:	250f      	movs	r5, #15
 8002666:	197c      	adds	r4, r7, r5
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	0018      	movs	r0, r3
 800266c:	f000 fa40 	bl	8002af0 <ADC_Enable>
 8002670:	0003      	movs	r3, r0
 8002672:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002674:	197b      	adds	r3, r7, r5
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d143      	bne.n	8002704 <HAL_ADC_Start_IT+0xcc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002680:	4a28      	ldr	r2, [pc, #160]	; (8002724 <HAL_ADC_Start_IT+0xec>)
 8002682:	4013      	ands	r3, r2
 8002684:	2280      	movs	r2, #128	; 0x80
 8002686:	0052      	lsls	r2, r2, #1
 8002688:	431a      	orrs	r2, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY);


      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	221c      	movs	r2, #28
 800269a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2254      	movs	r2, #84	; 0x54
 80026a0:	2100      	movs	r1, #0
 80026a2:	5499      	strb	r1, [r3, r2]

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	685a      	ldr	r2, [r3, #4]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	211c      	movs	r1, #28
 80026b0:	438a      	bics	r2, r1
 80026b2:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	695b      	ldr	r3, [r3, #20]
 80026b8:	2b08      	cmp	r3, #8
 80026ba:	d108      	bne.n	80026ce <HAL_ADC_Start_IT+0x96>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	685a      	ldr	r2, [r3, #4]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2108      	movs	r1, #8
 80026c8:	430a      	orrs	r2, r1
 80026ca:	605a      	str	r2, [r3, #4]
          break;
 80026cc:	e008      	b.n	80026e0 <HAL_ADC_Start_IT+0xa8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	685a      	ldr	r2, [r3, #4]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2104      	movs	r1, #4
 80026da:	430a      	orrs	r2, r1
 80026dc:	605a      	str	r2, [r3, #4]
          break;
 80026de:	46c0      	nop			; (mov r8, r8)

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d107      	bne.n	80026f8 <HAL_ADC_Start_IT+0xc0>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	685a      	ldr	r2, [r3, #4]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2110      	movs	r1, #16
 80026f4:	430a      	orrs	r2, r1
 80026f6:	605a      	str	r2, [r3, #4]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	0018      	movs	r0, r3
 80026fe:	f7ff fd3b 	bl	8002178 <LL_ADC_REG_StartConversion>
 8002702:	e008      	b.n	8002716 <HAL_ADC_Start_IT+0xde>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2254      	movs	r2, #84	; 0x54
 8002708:	2100      	movs	r1, #0
 800270a:	5499      	strb	r1, [r3, r2]
 800270c:	e003      	b.n	8002716 <HAL_ADC_Start_IT+0xde>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800270e:	230f      	movs	r3, #15
 8002710:	18fb      	adds	r3, r7, r3
 8002712:	2202      	movs	r2, #2
 8002714:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002716:	230f      	movs	r3, #15
 8002718:	18fb      	adds	r3, r7, r3
 800271a:	781b      	ldrb	r3, [r3, #0]
}
 800271c:	0018      	movs	r0, r3
 800271e:	46bd      	mov	sp, r7
 8002720:	b004      	add	sp, #16
 8002722:	bdb0      	pop	{r4, r5, r7, pc}
 8002724:	fffff0fe 	.word	0xfffff0fe

08002728 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002736:	0018      	movs	r0, r3
 8002738:	46bd      	mov	sp, r7
 800273a:	b002      	add	sp, #8
 800273c:	bd80      	pop	{r7, pc}
	...

08002740 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800274a:	2317      	movs	r3, #23
 800274c:	18fb      	adds	r3, r7, r3
 800274e:	2200      	movs	r2, #0
 8002750:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002752:	2300      	movs	r3, #0
 8002754:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2254      	movs	r2, #84	; 0x54
 800275a:	5c9b      	ldrb	r3, [r3, r2]
 800275c:	2b01      	cmp	r3, #1
 800275e:	d101      	bne.n	8002764 <HAL_ADC_ConfigChannel+0x24>
 8002760:	2302      	movs	r3, #2
 8002762:	e1c0      	b.n	8002ae6 <HAL_ADC_ConfigChannel+0x3a6>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2254      	movs	r2, #84	; 0x54
 8002768:	2101      	movs	r1, #1
 800276a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	0018      	movs	r0, r3
 8002772:	f7ff fd13 	bl	800219c <LL_ADC_REG_IsConversionOngoing>
 8002776:	1e03      	subs	r3, r0, #0
 8002778:	d000      	beq.n	800277c <HAL_ADC_ConfigChannel+0x3c>
 800277a:	e1a3      	b.n	8002ac4 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	2b02      	cmp	r3, #2
 8002782:	d100      	bne.n	8002786 <HAL_ADC_ConfigChannel+0x46>
 8002784:	e143      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	691a      	ldr	r2, [r3, #16]
 800278a:	2380      	movs	r3, #128	; 0x80
 800278c:	061b      	lsls	r3, r3, #24
 800278e:	429a      	cmp	r2, r3
 8002790:	d004      	beq.n	800279c <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002796:	4ac1      	ldr	r2, [pc, #772]	; (8002a9c <HAL_ADC_ConfigChannel+0x35c>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d108      	bne.n	80027ae <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	0019      	movs	r1, r3
 80027a6:	0010      	movs	r0, r2
 80027a8:	f7ff fc5a 	bl	8002060 <LL_ADC_REG_SetSequencerChAdd>
 80027ac:	e0c9      	b.n	8002942 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	211f      	movs	r1, #31
 80027b8:	400b      	ands	r3, r1
 80027ba:	210f      	movs	r1, #15
 80027bc:	4099      	lsls	r1, r3
 80027be:	000b      	movs	r3, r1
 80027c0:	43db      	mvns	r3, r3
 80027c2:	4013      	ands	r3, r2
 80027c4:	0019      	movs	r1, r3
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	035b      	lsls	r3, r3, #13
 80027cc:	0b5b      	lsrs	r3, r3, #13
 80027ce:	d105      	bne.n	80027dc <HAL_ADC_ConfigChannel+0x9c>
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	0e9b      	lsrs	r3, r3, #26
 80027d6:	221f      	movs	r2, #31
 80027d8:	4013      	ands	r3, r2
 80027da:	e098      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2201      	movs	r2, #1
 80027e2:	4013      	ands	r3, r2
 80027e4:	d000      	beq.n	80027e8 <HAL_ADC_ConfigChannel+0xa8>
 80027e6:	e091      	b.n	800290c <HAL_ADC_ConfigChannel+0x1cc>
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2202      	movs	r2, #2
 80027ee:	4013      	ands	r3, r2
 80027f0:	d000      	beq.n	80027f4 <HAL_ADC_ConfigChannel+0xb4>
 80027f2:	e089      	b.n	8002908 <HAL_ADC_ConfigChannel+0x1c8>
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2204      	movs	r2, #4
 80027fa:	4013      	ands	r3, r2
 80027fc:	d000      	beq.n	8002800 <HAL_ADC_ConfigChannel+0xc0>
 80027fe:	e081      	b.n	8002904 <HAL_ADC_ConfigChannel+0x1c4>
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2208      	movs	r2, #8
 8002806:	4013      	ands	r3, r2
 8002808:	d000      	beq.n	800280c <HAL_ADC_ConfigChannel+0xcc>
 800280a:	e079      	b.n	8002900 <HAL_ADC_ConfigChannel+0x1c0>
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2210      	movs	r2, #16
 8002812:	4013      	ands	r3, r2
 8002814:	d000      	beq.n	8002818 <HAL_ADC_ConfigChannel+0xd8>
 8002816:	e071      	b.n	80028fc <HAL_ADC_ConfigChannel+0x1bc>
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2220      	movs	r2, #32
 800281e:	4013      	ands	r3, r2
 8002820:	d000      	beq.n	8002824 <HAL_ADC_ConfigChannel+0xe4>
 8002822:	e069      	b.n	80028f8 <HAL_ADC_ConfigChannel+0x1b8>
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2240      	movs	r2, #64	; 0x40
 800282a:	4013      	ands	r3, r2
 800282c:	d000      	beq.n	8002830 <HAL_ADC_ConfigChannel+0xf0>
 800282e:	e061      	b.n	80028f4 <HAL_ADC_ConfigChannel+0x1b4>
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2280      	movs	r2, #128	; 0x80
 8002836:	4013      	ands	r3, r2
 8002838:	d000      	beq.n	800283c <HAL_ADC_ConfigChannel+0xfc>
 800283a:	e059      	b.n	80028f0 <HAL_ADC_ConfigChannel+0x1b0>
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	2380      	movs	r3, #128	; 0x80
 8002842:	005b      	lsls	r3, r3, #1
 8002844:	4013      	ands	r3, r2
 8002846:	d151      	bne.n	80028ec <HAL_ADC_ConfigChannel+0x1ac>
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	2380      	movs	r3, #128	; 0x80
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	4013      	ands	r3, r2
 8002852:	d149      	bne.n	80028e8 <HAL_ADC_ConfigChannel+0x1a8>
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	2380      	movs	r3, #128	; 0x80
 800285a:	00db      	lsls	r3, r3, #3
 800285c:	4013      	ands	r3, r2
 800285e:	d141      	bne.n	80028e4 <HAL_ADC_ConfigChannel+0x1a4>
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	2380      	movs	r3, #128	; 0x80
 8002866:	011b      	lsls	r3, r3, #4
 8002868:	4013      	ands	r3, r2
 800286a:	d139      	bne.n	80028e0 <HAL_ADC_ConfigChannel+0x1a0>
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	2380      	movs	r3, #128	; 0x80
 8002872:	015b      	lsls	r3, r3, #5
 8002874:	4013      	ands	r3, r2
 8002876:	d131      	bne.n	80028dc <HAL_ADC_ConfigChannel+0x19c>
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	2380      	movs	r3, #128	; 0x80
 800287e:	019b      	lsls	r3, r3, #6
 8002880:	4013      	ands	r3, r2
 8002882:	d129      	bne.n	80028d8 <HAL_ADC_ConfigChannel+0x198>
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	2380      	movs	r3, #128	; 0x80
 800288a:	01db      	lsls	r3, r3, #7
 800288c:	4013      	ands	r3, r2
 800288e:	d121      	bne.n	80028d4 <HAL_ADC_ConfigChannel+0x194>
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	2380      	movs	r3, #128	; 0x80
 8002896:	021b      	lsls	r3, r3, #8
 8002898:	4013      	ands	r3, r2
 800289a:	d119      	bne.n	80028d0 <HAL_ADC_ConfigChannel+0x190>
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	2380      	movs	r3, #128	; 0x80
 80028a2:	025b      	lsls	r3, r3, #9
 80028a4:	4013      	ands	r3, r2
 80028a6:	d111      	bne.n	80028cc <HAL_ADC_ConfigChannel+0x18c>
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	2380      	movs	r3, #128	; 0x80
 80028ae:	029b      	lsls	r3, r3, #10
 80028b0:	4013      	ands	r3, r2
 80028b2:	d109      	bne.n	80028c8 <HAL_ADC_ConfigChannel+0x188>
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	2380      	movs	r3, #128	; 0x80
 80028ba:	02db      	lsls	r3, r3, #11
 80028bc:	4013      	ands	r3, r2
 80028be:	d001      	beq.n	80028c4 <HAL_ADC_ConfigChannel+0x184>
 80028c0:	2312      	movs	r3, #18
 80028c2:	e024      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 80028c4:	2300      	movs	r3, #0
 80028c6:	e022      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 80028c8:	2311      	movs	r3, #17
 80028ca:	e020      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 80028cc:	2310      	movs	r3, #16
 80028ce:	e01e      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 80028d0:	230f      	movs	r3, #15
 80028d2:	e01c      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 80028d4:	230e      	movs	r3, #14
 80028d6:	e01a      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 80028d8:	230d      	movs	r3, #13
 80028da:	e018      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 80028dc:	230c      	movs	r3, #12
 80028de:	e016      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 80028e0:	230b      	movs	r3, #11
 80028e2:	e014      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 80028e4:	230a      	movs	r3, #10
 80028e6:	e012      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 80028e8:	2309      	movs	r3, #9
 80028ea:	e010      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 80028ec:	2308      	movs	r3, #8
 80028ee:	e00e      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 80028f0:	2307      	movs	r3, #7
 80028f2:	e00c      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 80028f4:	2306      	movs	r3, #6
 80028f6:	e00a      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 80028f8:	2305      	movs	r3, #5
 80028fa:	e008      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 80028fc:	2304      	movs	r3, #4
 80028fe:	e006      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 8002900:	2303      	movs	r3, #3
 8002902:	e004      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 8002904:	2302      	movs	r3, #2
 8002906:	e002      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 8002908:	2301      	movs	r3, #1
 800290a:	e000      	b.n	800290e <HAL_ADC_ConfigChannel+0x1ce>
 800290c:	2300      	movs	r3, #0
 800290e:	683a      	ldr	r2, [r7, #0]
 8002910:	6852      	ldr	r2, [r2, #4]
 8002912:	201f      	movs	r0, #31
 8002914:	4002      	ands	r2, r0
 8002916:	4093      	lsls	r3, r2
 8002918:	000a      	movs	r2, r1
 800291a:	431a      	orrs	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	089b      	lsrs	r3, r3, #2
 8002926:	1c5a      	adds	r2, r3, #1
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	69db      	ldr	r3, [r3, #28]
 800292c:	429a      	cmp	r2, r3
 800292e:	d808      	bhi.n	8002942 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6818      	ldr	r0, [r3, #0]
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	6859      	ldr	r1, [r3, #4]
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	001a      	movs	r2, r3
 800293e:	f7ff fb6f 	bl	8002020 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6818      	ldr	r0, [r3, #0]
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	6819      	ldr	r1, [r3, #0]
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	001a      	movs	r2, r3
 8002950:	f7ff fbaa 	bl	80020a8 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2b00      	cmp	r3, #0
 800295a:	db00      	blt.n	800295e <HAL_ADC_ConfigChannel+0x21e>
 800295c:	e0bc      	b.n	8002ad8 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800295e:	4b50      	ldr	r3, [pc, #320]	; (8002aa0 <HAL_ADC_ConfigChannel+0x360>)
 8002960:	0018      	movs	r0, r3
 8002962:	f7ff fb0b 	bl	8001f7c <LL_ADC_GetCommonPathInternalCh>
 8002966:	0003      	movs	r3, r0
 8002968:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a4d      	ldr	r2, [pc, #308]	; (8002aa4 <HAL_ADC_ConfigChannel+0x364>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d122      	bne.n	80029ba <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002974:	693a      	ldr	r2, [r7, #16]
 8002976:	2380      	movs	r3, #128	; 0x80
 8002978:	041b      	lsls	r3, r3, #16
 800297a:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800297c:	d11d      	bne.n	80029ba <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	2280      	movs	r2, #128	; 0x80
 8002982:	0412      	lsls	r2, r2, #16
 8002984:	4313      	orrs	r3, r2
 8002986:	4a46      	ldr	r2, [pc, #280]	; (8002aa0 <HAL_ADC_ConfigChannel+0x360>)
 8002988:	0019      	movs	r1, r3
 800298a:	0010      	movs	r0, r2
 800298c:	f7ff fae2 	bl	8001f54 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002990:	4b45      	ldr	r3, [pc, #276]	; (8002aa8 <HAL_ADC_ConfigChannel+0x368>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4945      	ldr	r1, [pc, #276]	; (8002aac <HAL_ADC_ConfigChannel+0x36c>)
 8002996:	0018      	movs	r0, r3
 8002998:	f7fd fbd0 	bl	800013c <__udivsi3>
 800299c:	0003      	movs	r3, r0
 800299e:	1c5a      	adds	r2, r3, #1
 80029a0:	0013      	movs	r3, r2
 80029a2:	005b      	lsls	r3, r3, #1
 80029a4:	189b      	adds	r3, r3, r2
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80029aa:	e002      	b.n	80029b2 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	3b01      	subs	r3, #1
 80029b0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d1f9      	bne.n	80029ac <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80029b8:	e08e      	b.n	8002ad8 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a3c      	ldr	r2, [pc, #240]	; (8002ab0 <HAL_ADC_ConfigChannel+0x370>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d10e      	bne.n	80029e2 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80029c4:	693a      	ldr	r2, [r7, #16]
 80029c6:	2380      	movs	r3, #128	; 0x80
 80029c8:	045b      	lsls	r3, r3, #17
 80029ca:	4013      	ands	r3, r2
 80029cc:	d109      	bne.n	80029e2 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	2280      	movs	r2, #128	; 0x80
 80029d2:	0452      	lsls	r2, r2, #17
 80029d4:	4313      	orrs	r3, r2
 80029d6:	4a32      	ldr	r2, [pc, #200]	; (8002aa0 <HAL_ADC_ConfigChannel+0x360>)
 80029d8:	0019      	movs	r1, r3
 80029da:	0010      	movs	r0, r2
 80029dc:	f7ff faba 	bl	8001f54 <LL_ADC_SetCommonPathInternalCh>
 80029e0:	e07a      	b.n	8002ad8 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a33      	ldr	r2, [pc, #204]	; (8002ab4 <HAL_ADC_ConfigChannel+0x374>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d000      	beq.n	80029ee <HAL_ADC_ConfigChannel+0x2ae>
 80029ec:	e074      	b.n	8002ad8 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80029ee:	693a      	ldr	r2, [r7, #16]
 80029f0:	2380      	movs	r3, #128	; 0x80
 80029f2:	03db      	lsls	r3, r3, #15
 80029f4:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80029f6:	d000      	beq.n	80029fa <HAL_ADC_ConfigChannel+0x2ba>
 80029f8:	e06e      	b.n	8002ad8 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	2280      	movs	r2, #128	; 0x80
 80029fe:	03d2      	lsls	r2, r2, #15
 8002a00:	4313      	orrs	r3, r2
 8002a02:	4a27      	ldr	r2, [pc, #156]	; (8002aa0 <HAL_ADC_ConfigChannel+0x360>)
 8002a04:	0019      	movs	r1, r3
 8002a06:	0010      	movs	r0, r2
 8002a08:	f7ff faa4 	bl	8001f54 <LL_ADC_SetCommonPathInternalCh>
 8002a0c:	e064      	b.n	8002ad8 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	691a      	ldr	r2, [r3, #16]
 8002a12:	2380      	movs	r3, #128	; 0x80
 8002a14:	061b      	lsls	r3, r3, #24
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d004      	beq.n	8002a24 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002a1e:	4a1f      	ldr	r2, [pc, #124]	; (8002a9c <HAL_ADC_ConfigChannel+0x35c>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d107      	bne.n	8002a34 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	0019      	movs	r1, r3
 8002a2e:	0010      	movs	r0, r2
 8002a30:	f7ff fb27 	bl	8002082 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	da4d      	bge.n	8002ad8 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a3c:	4b18      	ldr	r3, [pc, #96]	; (8002aa0 <HAL_ADC_ConfigChannel+0x360>)
 8002a3e:	0018      	movs	r0, r3
 8002a40:	f7ff fa9c 	bl	8001f7c <LL_ADC_GetCommonPathInternalCh>
 8002a44:	0003      	movs	r3, r0
 8002a46:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a15      	ldr	r2, [pc, #84]	; (8002aa4 <HAL_ADC_ConfigChannel+0x364>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d108      	bne.n	8002a64 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	4a18      	ldr	r2, [pc, #96]	; (8002ab8 <HAL_ADC_ConfigChannel+0x378>)
 8002a56:	4013      	ands	r3, r2
 8002a58:	4a11      	ldr	r2, [pc, #68]	; (8002aa0 <HAL_ADC_ConfigChannel+0x360>)
 8002a5a:	0019      	movs	r1, r3
 8002a5c:	0010      	movs	r0, r2
 8002a5e:	f7ff fa79 	bl	8001f54 <LL_ADC_SetCommonPathInternalCh>
 8002a62:	e039      	b.n	8002ad8 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a11      	ldr	r2, [pc, #68]	; (8002ab0 <HAL_ADC_ConfigChannel+0x370>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d108      	bne.n	8002a80 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	4a12      	ldr	r2, [pc, #72]	; (8002abc <HAL_ADC_ConfigChannel+0x37c>)
 8002a72:	4013      	ands	r3, r2
 8002a74:	4a0a      	ldr	r2, [pc, #40]	; (8002aa0 <HAL_ADC_ConfigChannel+0x360>)
 8002a76:	0019      	movs	r1, r3
 8002a78:	0010      	movs	r0, r2
 8002a7a:	f7ff fa6b 	bl	8001f54 <LL_ADC_SetCommonPathInternalCh>
 8002a7e:	e02b      	b.n	8002ad8 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a0b      	ldr	r2, [pc, #44]	; (8002ab4 <HAL_ADC_ConfigChannel+0x374>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d126      	bne.n	8002ad8 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	4a0c      	ldr	r2, [pc, #48]	; (8002ac0 <HAL_ADC_ConfigChannel+0x380>)
 8002a8e:	4013      	ands	r3, r2
 8002a90:	4a03      	ldr	r2, [pc, #12]	; (8002aa0 <HAL_ADC_ConfigChannel+0x360>)
 8002a92:	0019      	movs	r1, r3
 8002a94:	0010      	movs	r0, r2
 8002a96:	f7ff fa5d 	bl	8001f54 <LL_ADC_SetCommonPathInternalCh>
 8002a9a:	e01d      	b.n	8002ad8 <HAL_ADC_ConfigChannel+0x398>
 8002a9c:	80000004 	.word	0x80000004
 8002aa0:	40012708 	.word	0x40012708
 8002aa4:	b0001000 	.word	0xb0001000
 8002aa8:	20000010 	.word	0x20000010
 8002aac:	00030d40 	.word	0x00030d40
 8002ab0:	b8004000 	.word	0xb8004000
 8002ab4:	b4002000 	.word	0xb4002000
 8002ab8:	ff7fffff 	.word	0xff7fffff
 8002abc:	feffffff 	.word	0xfeffffff
 8002ac0:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ac8:	2220      	movs	r2, #32
 8002aca:	431a      	orrs	r2, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002ad0:	2317      	movs	r3, #23
 8002ad2:	18fb      	adds	r3, r7, r3
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2254      	movs	r2, #84	; 0x54
 8002adc:	2100      	movs	r1, #0
 8002ade:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002ae0:	2317      	movs	r3, #23
 8002ae2:	18fb      	adds	r3, r7, r3
 8002ae4:	781b      	ldrb	r3, [r3, #0]
}
 8002ae6:	0018      	movs	r0, r3
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	b006      	add	sp, #24
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	46c0      	nop			; (mov r8, r8)

08002af0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b084      	sub	sp, #16
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002af8:	2300      	movs	r3, #0
 8002afa:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	0018      	movs	r0, r3
 8002b02:	f7ff fb27 	bl	8002154 <LL_ADC_IsEnabled>
 8002b06:	1e03      	subs	r3, r0, #0
 8002b08:	d000      	beq.n	8002b0c <ADC_Enable+0x1c>
 8002b0a:	e069      	b.n	8002be0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	4a36      	ldr	r2, [pc, #216]	; (8002bec <ADC_Enable+0xfc>)
 8002b14:	4013      	ands	r3, r2
 8002b16:	d00d      	beq.n	8002b34 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b1c:	2210      	movs	r2, #16
 8002b1e:	431a      	orrs	r2, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b28:	2201      	movs	r2, #1
 8002b2a:	431a      	orrs	r2, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	e056      	b.n	8002be2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	0018      	movs	r0, r3
 8002b3a:	f7ff faf9 	bl	8002130 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8002b3e:	4b2c      	ldr	r3, [pc, #176]	; (8002bf0 <ADC_Enable+0x100>)
 8002b40:	0018      	movs	r0, r3
 8002b42:	f7ff fa1b 	bl	8001f7c <LL_ADC_GetCommonPathInternalCh>
 8002b46:	0002      	movs	r2, r0
 8002b48:	2380      	movs	r3, #128	; 0x80
 8002b4a:	041b      	lsls	r3, r3, #16
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	d00f      	beq.n	8002b70 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b50:	4b28      	ldr	r3, [pc, #160]	; (8002bf4 <ADC_Enable+0x104>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4928      	ldr	r1, [pc, #160]	; (8002bf8 <ADC_Enable+0x108>)
 8002b56:	0018      	movs	r0, r3
 8002b58:	f7fd faf0 	bl	800013c <__udivsi3>
 8002b5c:	0003      	movs	r3, r0
 8002b5e:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8002b60:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002b62:	e002      	b.n	8002b6a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	3b01      	subs	r3, #1
 8002b68:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d1f9      	bne.n	8002b64 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	7e5b      	ldrb	r3, [r3, #25]
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d033      	beq.n	8002be0 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8002b78:	f7ff f9a8 	bl	8001ecc <HAL_GetTick>
 8002b7c:	0003      	movs	r3, r0
 8002b7e:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b80:	e027      	b.n	8002bd2 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	0018      	movs	r0, r3
 8002b88:	f7ff fae4 	bl	8002154 <LL_ADC_IsEnabled>
 8002b8c:	1e03      	subs	r3, r0, #0
 8002b8e:	d104      	bne.n	8002b9a <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	0018      	movs	r0, r3
 8002b96:	f7ff facb 	bl	8002130 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002b9a:	f7ff f997 	bl	8001ecc <HAL_GetTick>
 8002b9e:	0002      	movs	r2, r0
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d914      	bls.n	8002bd2 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d00d      	beq.n	8002bd2 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bba:	2210      	movs	r2, #16
 8002bbc:	431a      	orrs	r2, r3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	431a      	orrs	r2, r3
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e007      	b.n	8002be2 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2201      	movs	r2, #1
 8002bda:	4013      	ands	r3, r2
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d1d0      	bne.n	8002b82 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	0018      	movs	r0, r3
 8002be4:	46bd      	mov	sp, r7
 8002be6:	b004      	add	sp, #16
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	46c0      	nop			; (mov r8, r8)
 8002bec:	80000017 	.word	0x80000017
 8002bf0:	40012708 	.word	0x40012708
 8002bf4:	20000010 	.word	0x20000010
 8002bf8:	00030d40 	.word	0x00030d40

08002bfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	0002      	movs	r2, r0
 8002c04:	1dfb      	adds	r3, r7, #7
 8002c06:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002c08:	1dfb      	adds	r3, r7, #7
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	2b7f      	cmp	r3, #127	; 0x7f
 8002c0e:	d809      	bhi.n	8002c24 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c10:	1dfb      	adds	r3, r7, #7
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	001a      	movs	r2, r3
 8002c16:	231f      	movs	r3, #31
 8002c18:	401a      	ands	r2, r3
 8002c1a:	4b04      	ldr	r3, [pc, #16]	; (8002c2c <__NVIC_EnableIRQ+0x30>)
 8002c1c:	2101      	movs	r1, #1
 8002c1e:	4091      	lsls	r1, r2
 8002c20:	000a      	movs	r2, r1
 8002c22:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002c24:	46c0      	nop			; (mov r8, r8)
 8002c26:	46bd      	mov	sp, r7
 8002c28:	b002      	add	sp, #8
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	e000e100 	.word	0xe000e100

08002c30 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	0002      	movs	r2, r0
 8002c38:	1dfb      	adds	r3, r7, #7
 8002c3a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002c3c:	1dfb      	adds	r3, r7, #7
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	2b7f      	cmp	r3, #127	; 0x7f
 8002c42:	d810      	bhi.n	8002c66 <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c44:	1dfb      	adds	r3, r7, #7
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	001a      	movs	r2, r3
 8002c4a:	231f      	movs	r3, #31
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	4908      	ldr	r1, [pc, #32]	; (8002c70 <__NVIC_DisableIRQ+0x40>)
 8002c50:	2201      	movs	r2, #1
 8002c52:	409a      	lsls	r2, r3
 8002c54:	0013      	movs	r3, r2
 8002c56:	2280      	movs	r2, #128	; 0x80
 8002c58:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002c5a:	f3bf 8f4f 	dsb	sy
}
 8002c5e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8002c60:	f3bf 8f6f 	isb	sy
}
 8002c64:	46c0      	nop			; (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 8002c66:	46c0      	nop			; (mov r8, r8)
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	b002      	add	sp, #8
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	46c0      	nop			; (mov r8, r8)
 8002c70:	e000e100 	.word	0xe000e100

08002c74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c74:	b590      	push	{r4, r7, lr}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	0002      	movs	r2, r0
 8002c7c:	6039      	str	r1, [r7, #0]
 8002c7e:	1dfb      	adds	r3, r7, #7
 8002c80:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002c82:	1dfb      	adds	r3, r7, #7
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	2b7f      	cmp	r3, #127	; 0x7f
 8002c88:	d828      	bhi.n	8002cdc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c8a:	4a2f      	ldr	r2, [pc, #188]	; (8002d48 <__NVIC_SetPriority+0xd4>)
 8002c8c:	1dfb      	adds	r3, r7, #7
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	b25b      	sxtb	r3, r3
 8002c92:	089b      	lsrs	r3, r3, #2
 8002c94:	33c0      	adds	r3, #192	; 0xc0
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	589b      	ldr	r3, [r3, r2]
 8002c9a:	1dfa      	adds	r2, r7, #7
 8002c9c:	7812      	ldrb	r2, [r2, #0]
 8002c9e:	0011      	movs	r1, r2
 8002ca0:	2203      	movs	r2, #3
 8002ca2:	400a      	ands	r2, r1
 8002ca4:	00d2      	lsls	r2, r2, #3
 8002ca6:	21ff      	movs	r1, #255	; 0xff
 8002ca8:	4091      	lsls	r1, r2
 8002caa:	000a      	movs	r2, r1
 8002cac:	43d2      	mvns	r2, r2
 8002cae:	401a      	ands	r2, r3
 8002cb0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	019b      	lsls	r3, r3, #6
 8002cb6:	22ff      	movs	r2, #255	; 0xff
 8002cb8:	401a      	ands	r2, r3
 8002cba:	1dfb      	adds	r3, r7, #7
 8002cbc:	781b      	ldrb	r3, [r3, #0]
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	4003      	ands	r3, r0
 8002cc4:	00db      	lsls	r3, r3, #3
 8002cc6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002cc8:	481f      	ldr	r0, [pc, #124]	; (8002d48 <__NVIC_SetPriority+0xd4>)
 8002cca:	1dfb      	adds	r3, r7, #7
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	b25b      	sxtb	r3, r3
 8002cd0:	089b      	lsrs	r3, r3, #2
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	33c0      	adds	r3, #192	; 0xc0
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002cda:	e031      	b.n	8002d40 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002cdc:	4a1b      	ldr	r2, [pc, #108]	; (8002d4c <__NVIC_SetPriority+0xd8>)
 8002cde:	1dfb      	adds	r3, r7, #7
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	0019      	movs	r1, r3
 8002ce4:	230f      	movs	r3, #15
 8002ce6:	400b      	ands	r3, r1
 8002ce8:	3b08      	subs	r3, #8
 8002cea:	089b      	lsrs	r3, r3, #2
 8002cec:	3306      	adds	r3, #6
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	18d3      	adds	r3, r2, r3
 8002cf2:	3304      	adds	r3, #4
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	1dfa      	adds	r2, r7, #7
 8002cf8:	7812      	ldrb	r2, [r2, #0]
 8002cfa:	0011      	movs	r1, r2
 8002cfc:	2203      	movs	r2, #3
 8002cfe:	400a      	ands	r2, r1
 8002d00:	00d2      	lsls	r2, r2, #3
 8002d02:	21ff      	movs	r1, #255	; 0xff
 8002d04:	4091      	lsls	r1, r2
 8002d06:	000a      	movs	r2, r1
 8002d08:	43d2      	mvns	r2, r2
 8002d0a:	401a      	ands	r2, r3
 8002d0c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	019b      	lsls	r3, r3, #6
 8002d12:	22ff      	movs	r2, #255	; 0xff
 8002d14:	401a      	ands	r2, r3
 8002d16:	1dfb      	adds	r3, r7, #7
 8002d18:	781b      	ldrb	r3, [r3, #0]
 8002d1a:	0018      	movs	r0, r3
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	4003      	ands	r3, r0
 8002d20:	00db      	lsls	r3, r3, #3
 8002d22:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d24:	4809      	ldr	r0, [pc, #36]	; (8002d4c <__NVIC_SetPriority+0xd8>)
 8002d26:	1dfb      	adds	r3, r7, #7
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	001c      	movs	r4, r3
 8002d2c:	230f      	movs	r3, #15
 8002d2e:	4023      	ands	r3, r4
 8002d30:	3b08      	subs	r3, #8
 8002d32:	089b      	lsrs	r3, r3, #2
 8002d34:	430a      	orrs	r2, r1
 8002d36:	3306      	adds	r3, #6
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	18c3      	adds	r3, r0, r3
 8002d3c:	3304      	adds	r3, #4
 8002d3e:	601a      	str	r2, [r3, #0]
}
 8002d40:	46c0      	nop			; (mov r8, r8)
 8002d42:	46bd      	mov	sp, r7
 8002d44:	b003      	add	sp, #12
 8002d46:	bd90      	pop	{r4, r7, pc}
 8002d48:	e000e100 	.word	0xe000e100
 8002d4c:	e000ed00 	.word	0xe000ed00

08002d50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	1e5a      	subs	r2, r3, #1
 8002d5c:	2380      	movs	r3, #128	; 0x80
 8002d5e:	045b      	lsls	r3, r3, #17
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d301      	bcc.n	8002d68 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d64:	2301      	movs	r3, #1
 8002d66:	e010      	b.n	8002d8a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d68:	4b0a      	ldr	r3, [pc, #40]	; (8002d94 <SysTick_Config+0x44>)
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	3a01      	subs	r2, #1
 8002d6e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d70:	2301      	movs	r3, #1
 8002d72:	425b      	negs	r3, r3
 8002d74:	2103      	movs	r1, #3
 8002d76:	0018      	movs	r0, r3
 8002d78:	f7ff ff7c 	bl	8002c74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d7c:	4b05      	ldr	r3, [pc, #20]	; (8002d94 <SysTick_Config+0x44>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d82:	4b04      	ldr	r3, [pc, #16]	; (8002d94 <SysTick_Config+0x44>)
 8002d84:	2207      	movs	r2, #7
 8002d86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	0018      	movs	r0, r3
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	b002      	add	sp, #8
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	46c0      	nop			; (mov r8, r8)
 8002d94:	e000e010 	.word	0xe000e010

08002d98 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	60b9      	str	r1, [r7, #8]
 8002da0:	607a      	str	r2, [r7, #4]
 8002da2:	210f      	movs	r1, #15
 8002da4:	187b      	adds	r3, r7, r1
 8002da6:	1c02      	adds	r2, r0, #0
 8002da8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002daa:	68ba      	ldr	r2, [r7, #8]
 8002dac:	187b      	adds	r3, r7, r1
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	b25b      	sxtb	r3, r3
 8002db2:	0011      	movs	r1, r2
 8002db4:	0018      	movs	r0, r3
 8002db6:	f7ff ff5d 	bl	8002c74 <__NVIC_SetPriority>
}
 8002dba:	46c0      	nop			; (mov r8, r8)
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	b004      	add	sp, #16
 8002dc0:	bd80      	pop	{r7, pc}

08002dc2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dc2:	b580      	push	{r7, lr}
 8002dc4:	b082      	sub	sp, #8
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	0002      	movs	r2, r0
 8002dca:	1dfb      	adds	r3, r7, #7
 8002dcc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dce:	1dfb      	adds	r3, r7, #7
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	b25b      	sxtb	r3, r3
 8002dd4:	0018      	movs	r0, r3
 8002dd6:	f7ff ff11 	bl	8002bfc <__NVIC_EnableIRQ>
}
 8002dda:	46c0      	nop			; (mov r8, r8)
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	b002      	add	sp, #8
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002de2:	b580      	push	{r7, lr}
 8002de4:	b082      	sub	sp, #8
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	0002      	movs	r2, r0
 8002dea:	1dfb      	adds	r3, r7, #7
 8002dec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002dee:	1dfb      	adds	r3, r7, #7
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	b25b      	sxtb	r3, r3
 8002df4:	0018      	movs	r0, r3
 8002df6:	f7ff ff1b 	bl	8002c30 <__NVIC_DisableIRQ>
}
 8002dfa:	46c0      	nop			; (mov r8, r8)
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	b002      	add	sp, #8
 8002e00:	bd80      	pop	{r7, pc}

08002e02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e02:	b580      	push	{r7, lr}
 8002e04:	b082      	sub	sp, #8
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	0018      	movs	r0, r3
 8002e0e:	f7ff ff9f 	bl	8002d50 <SysTick_Config>
 8002e12:	0003      	movs	r3, r0
}
 8002e14:	0018      	movs	r0, r3
 8002e16:	46bd      	mov	sp, r7
 8002e18:	b002      	add	sp, #8
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d101      	bne.n	8002e2e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e050      	b.n	8002ed0 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2225      	movs	r2, #37	; 0x25
 8002e32:	5c9b      	ldrb	r3, [r3, r2]
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d008      	beq.n	8002e4c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2204      	movs	r2, #4
 8002e3e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2224      	movs	r2, #36	; 0x24
 8002e44:	2100      	movs	r1, #0
 8002e46:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e041      	b.n	8002ed0 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	210e      	movs	r1, #14
 8002e58:	438a      	bics	r2, r1
 8002e5a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e66:	491c      	ldr	r1, [pc, #112]	; (8002ed8 <HAL_DMA_Abort+0xbc>)
 8002e68:	400a      	ands	r2, r1
 8002e6a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2101      	movs	r1, #1
 8002e78:	438a      	bics	r2, r1
 8002e7a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8002e7c:	4b17      	ldr	r3, [pc, #92]	; (8002edc <HAL_DMA_Abort+0xc0>)
 8002e7e:	6859      	ldr	r1, [r3, #4]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e84:	221c      	movs	r2, #28
 8002e86:	4013      	ands	r3, r2
 8002e88:	2201      	movs	r2, #1
 8002e8a:	409a      	lsls	r2, r3
 8002e8c:	4b13      	ldr	r3, [pc, #76]	; (8002edc <HAL_DMA_Abort+0xc0>)
 8002e8e:	430a      	orrs	r2, r1
 8002e90:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002e9a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d00c      	beq.n	8002ebe <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002eae:	490a      	ldr	r1, [pc, #40]	; (8002ed8 <HAL_DMA_Abort+0xbc>)
 8002eb0:	400a      	ands	r2, r1
 8002eb2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002ebc:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2225      	movs	r2, #37	; 0x25
 8002ec2:	2101      	movs	r1, #1
 8002ec4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2224      	movs	r2, #36	; 0x24
 8002eca:	2100      	movs	r1, #0
 8002ecc:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	0018      	movs	r0, r3
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	b002      	add	sp, #8
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	fffffeff 	.word	0xfffffeff
 8002edc:	40020000 	.word	0x40020000

08002ee0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b084      	sub	sp, #16
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ee8:	210f      	movs	r1, #15
 8002eea:	187b      	adds	r3, r7, r1
 8002eec:	2200      	movs	r2, #0
 8002eee:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2225      	movs	r2, #37	; 0x25
 8002ef4:	5c9b      	ldrb	r3, [r3, r2]
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d006      	beq.n	8002f0a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2204      	movs	r2, #4
 8002f00:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002f02:	187b      	adds	r3, r7, r1
 8002f04:	2201      	movs	r2, #1
 8002f06:	701a      	strb	r2, [r3, #0]
 8002f08:	e049      	b.n	8002f9e <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	210e      	movs	r1, #14
 8002f16:	438a      	bics	r2, r1
 8002f18:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2101      	movs	r1, #1
 8002f26:	438a      	bics	r2, r1
 8002f28:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f34:	491d      	ldr	r1, [pc, #116]	; (8002fac <HAL_DMA_Abort_IT+0xcc>)
 8002f36:	400a      	ands	r2, r1
 8002f38:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8002f3a:	4b1d      	ldr	r3, [pc, #116]	; (8002fb0 <HAL_DMA_Abort_IT+0xd0>)
 8002f3c:	6859      	ldr	r1, [r3, #4]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f42:	221c      	movs	r2, #28
 8002f44:	4013      	ands	r3, r2
 8002f46:	2201      	movs	r2, #1
 8002f48:	409a      	lsls	r2, r3
 8002f4a:	4b19      	ldr	r3, [pc, #100]	; (8002fb0 <HAL_DMA_Abort_IT+0xd0>)
 8002f4c:	430a      	orrs	r2, r1
 8002f4e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f54:	687a      	ldr	r2, [r7, #4]
 8002f56:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002f58:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d00c      	beq.n	8002f7c <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f6c:	490f      	ldr	r1, [pc, #60]	; (8002fac <HAL_DMA_Abort_IT+0xcc>)
 8002f6e:	400a      	ands	r2, r1
 8002f70:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002f7a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2225      	movs	r2, #37	; 0x25
 8002f80:	2101      	movs	r1, #1
 8002f82:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2224      	movs	r2, #36	; 0x24
 8002f88:	2100      	movs	r1, #0
 8002f8a:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d004      	beq.n	8002f9e <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	0010      	movs	r0, r2
 8002f9c:	4798      	blx	r3
    }
  }
  return status;
 8002f9e:	230f      	movs	r3, #15
 8002fa0:	18fb      	adds	r3, r7, r3
 8002fa2:	781b      	ldrb	r3, [r3, #0]
}
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	b004      	add	sp, #16
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	fffffeff 	.word	0xfffffeff
 8002fb0:	40020000 	.word	0x40020000

08002fb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fc2:	e147      	b.n	8003254 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	2101      	movs	r1, #1
 8002fca:	697a      	ldr	r2, [r7, #20]
 8002fcc:	4091      	lsls	r1, r2
 8002fce:	000a      	movs	r2, r1
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d100      	bne.n	8002fdc <HAL_GPIO_Init+0x28>
 8002fda:	e138      	b.n	800324e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	2203      	movs	r2, #3
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d005      	beq.n	8002ff4 <HAL_GPIO_Init+0x40>
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	2203      	movs	r2, #3
 8002fee:	4013      	ands	r3, r2
 8002ff0:	2b02      	cmp	r3, #2
 8002ff2:	d130      	bne.n	8003056 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	005b      	lsls	r3, r3, #1
 8002ffe:	2203      	movs	r2, #3
 8003000:	409a      	lsls	r2, r3
 8003002:	0013      	movs	r3, r2
 8003004:	43da      	mvns	r2, r3
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	4013      	ands	r3, r2
 800300a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	68da      	ldr	r2, [r3, #12]
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	005b      	lsls	r3, r3, #1
 8003014:	409a      	lsls	r2, r3
 8003016:	0013      	movs	r3, r2
 8003018:	693a      	ldr	r2, [r7, #16]
 800301a:	4313      	orrs	r3, r2
 800301c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	693a      	ldr	r2, [r7, #16]
 8003022:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800302a:	2201      	movs	r2, #1
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	409a      	lsls	r2, r3
 8003030:	0013      	movs	r3, r2
 8003032:	43da      	mvns	r2, r3
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	4013      	ands	r3, r2
 8003038:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	091b      	lsrs	r3, r3, #4
 8003040:	2201      	movs	r2, #1
 8003042:	401a      	ands	r2, r3
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	409a      	lsls	r2, r3
 8003048:	0013      	movs	r3, r2
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	4313      	orrs	r3, r2
 800304e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	693a      	ldr	r2, [r7, #16]
 8003054:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	2203      	movs	r2, #3
 800305c:	4013      	ands	r3, r2
 800305e:	2b03      	cmp	r3, #3
 8003060:	d017      	beq.n	8003092 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	68db      	ldr	r3, [r3, #12]
 8003066:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	2203      	movs	r2, #3
 800306e:	409a      	lsls	r2, r3
 8003070:	0013      	movs	r3, r2
 8003072:	43da      	mvns	r2, r3
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	4013      	ands	r3, r2
 8003078:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	689a      	ldr	r2, [r3, #8]
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	409a      	lsls	r2, r3
 8003084:	0013      	movs	r3, r2
 8003086:	693a      	ldr	r2, [r7, #16]
 8003088:	4313      	orrs	r3, r2
 800308a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	693a      	ldr	r2, [r7, #16]
 8003090:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	2203      	movs	r2, #3
 8003098:	4013      	ands	r3, r2
 800309a:	2b02      	cmp	r3, #2
 800309c:	d123      	bne.n	80030e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	08da      	lsrs	r2, r3, #3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	3208      	adds	r2, #8
 80030a6:	0092      	lsls	r2, r2, #2
 80030a8:	58d3      	ldr	r3, [r2, r3]
 80030aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	2207      	movs	r2, #7
 80030b0:	4013      	ands	r3, r2
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	220f      	movs	r2, #15
 80030b6:	409a      	lsls	r2, r3
 80030b8:	0013      	movs	r3, r2
 80030ba:	43da      	mvns	r2, r3
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	4013      	ands	r3, r2
 80030c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	691a      	ldr	r2, [r3, #16]
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	2107      	movs	r1, #7
 80030ca:	400b      	ands	r3, r1
 80030cc:	009b      	lsls	r3, r3, #2
 80030ce:	409a      	lsls	r2, r3
 80030d0:	0013      	movs	r3, r2
 80030d2:	693a      	ldr	r2, [r7, #16]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	08da      	lsrs	r2, r3, #3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	3208      	adds	r2, #8
 80030e0:	0092      	lsls	r2, r2, #2
 80030e2:	6939      	ldr	r1, [r7, #16]
 80030e4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	005b      	lsls	r3, r3, #1
 80030f0:	2203      	movs	r2, #3
 80030f2:	409a      	lsls	r2, r3
 80030f4:	0013      	movs	r3, r2
 80030f6:	43da      	mvns	r2, r3
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	4013      	ands	r3, r2
 80030fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	2203      	movs	r2, #3
 8003104:	401a      	ands	r2, r3
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	409a      	lsls	r2, r3
 800310c:	0013      	movs	r3, r2
 800310e:	693a      	ldr	r2, [r7, #16]
 8003110:	4313      	orrs	r3, r2
 8003112:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	693a      	ldr	r2, [r7, #16]
 8003118:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	685a      	ldr	r2, [r3, #4]
 800311e:	23c0      	movs	r3, #192	; 0xc0
 8003120:	029b      	lsls	r3, r3, #10
 8003122:	4013      	ands	r3, r2
 8003124:	d100      	bne.n	8003128 <HAL_GPIO_Init+0x174>
 8003126:	e092      	b.n	800324e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003128:	4a50      	ldr	r2, [pc, #320]	; (800326c <HAL_GPIO_Init+0x2b8>)
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	089b      	lsrs	r3, r3, #2
 800312e:	3318      	adds	r3, #24
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	589b      	ldr	r3, [r3, r2]
 8003134:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	2203      	movs	r2, #3
 800313a:	4013      	ands	r3, r2
 800313c:	00db      	lsls	r3, r3, #3
 800313e:	220f      	movs	r2, #15
 8003140:	409a      	lsls	r2, r3
 8003142:	0013      	movs	r3, r2
 8003144:	43da      	mvns	r2, r3
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	4013      	ands	r3, r2
 800314a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	23a0      	movs	r3, #160	; 0xa0
 8003150:	05db      	lsls	r3, r3, #23
 8003152:	429a      	cmp	r2, r3
 8003154:	d013      	beq.n	800317e <HAL_GPIO_Init+0x1ca>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4a45      	ldr	r2, [pc, #276]	; (8003270 <HAL_GPIO_Init+0x2bc>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d00d      	beq.n	800317a <HAL_GPIO_Init+0x1c6>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a44      	ldr	r2, [pc, #272]	; (8003274 <HAL_GPIO_Init+0x2c0>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d007      	beq.n	8003176 <HAL_GPIO_Init+0x1c2>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4a43      	ldr	r2, [pc, #268]	; (8003278 <HAL_GPIO_Init+0x2c4>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d101      	bne.n	8003172 <HAL_GPIO_Init+0x1be>
 800316e:	2303      	movs	r3, #3
 8003170:	e006      	b.n	8003180 <HAL_GPIO_Init+0x1cc>
 8003172:	2305      	movs	r3, #5
 8003174:	e004      	b.n	8003180 <HAL_GPIO_Init+0x1cc>
 8003176:	2302      	movs	r3, #2
 8003178:	e002      	b.n	8003180 <HAL_GPIO_Init+0x1cc>
 800317a:	2301      	movs	r3, #1
 800317c:	e000      	b.n	8003180 <HAL_GPIO_Init+0x1cc>
 800317e:	2300      	movs	r3, #0
 8003180:	697a      	ldr	r2, [r7, #20]
 8003182:	2103      	movs	r1, #3
 8003184:	400a      	ands	r2, r1
 8003186:	00d2      	lsls	r2, r2, #3
 8003188:	4093      	lsls	r3, r2
 800318a:	693a      	ldr	r2, [r7, #16]
 800318c:	4313      	orrs	r3, r2
 800318e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003190:	4936      	ldr	r1, [pc, #216]	; (800326c <HAL_GPIO_Init+0x2b8>)
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	089b      	lsrs	r3, r3, #2
 8003196:	3318      	adds	r3, #24
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	693a      	ldr	r2, [r7, #16]
 800319c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800319e:	4b33      	ldr	r3, [pc, #204]	; (800326c <HAL_GPIO_Init+0x2b8>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	43da      	mvns	r2, r3
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	4013      	ands	r3, r2
 80031ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	685a      	ldr	r2, [r3, #4]
 80031b2:	2380      	movs	r3, #128	; 0x80
 80031b4:	035b      	lsls	r3, r3, #13
 80031b6:	4013      	ands	r3, r2
 80031b8:	d003      	beq.n	80031c2 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80031ba:	693a      	ldr	r2, [r7, #16]
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	4313      	orrs	r3, r2
 80031c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80031c2:	4b2a      	ldr	r3, [pc, #168]	; (800326c <HAL_GPIO_Init+0x2b8>)
 80031c4:	693a      	ldr	r2, [r7, #16]
 80031c6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80031c8:	4b28      	ldr	r3, [pc, #160]	; (800326c <HAL_GPIO_Init+0x2b8>)
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	43da      	mvns	r2, r3
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	4013      	ands	r3, r2
 80031d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	685a      	ldr	r2, [r3, #4]
 80031dc:	2380      	movs	r3, #128	; 0x80
 80031de:	039b      	lsls	r3, r3, #14
 80031e0:	4013      	ands	r3, r2
 80031e2:	d003      	beq.n	80031ec <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80031e4:	693a      	ldr	r2, [r7, #16]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80031ec:	4b1f      	ldr	r3, [pc, #124]	; (800326c <HAL_GPIO_Init+0x2b8>)
 80031ee:	693a      	ldr	r2, [r7, #16]
 80031f0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80031f2:	4a1e      	ldr	r2, [pc, #120]	; (800326c <HAL_GPIO_Init+0x2b8>)
 80031f4:	2384      	movs	r3, #132	; 0x84
 80031f6:	58d3      	ldr	r3, [r2, r3]
 80031f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	43da      	mvns	r2, r3
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	4013      	ands	r3, r2
 8003202:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	685a      	ldr	r2, [r3, #4]
 8003208:	2380      	movs	r3, #128	; 0x80
 800320a:	029b      	lsls	r3, r3, #10
 800320c:	4013      	ands	r3, r2
 800320e:	d003      	beq.n	8003218 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003210:	693a      	ldr	r2, [r7, #16]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	4313      	orrs	r3, r2
 8003216:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003218:	4914      	ldr	r1, [pc, #80]	; (800326c <HAL_GPIO_Init+0x2b8>)
 800321a:	2284      	movs	r2, #132	; 0x84
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003220:	4a12      	ldr	r2, [pc, #72]	; (800326c <HAL_GPIO_Init+0x2b8>)
 8003222:	2380      	movs	r3, #128	; 0x80
 8003224:	58d3      	ldr	r3, [r2, r3]
 8003226:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	43da      	mvns	r2, r3
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	4013      	ands	r3, r2
 8003230:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	685a      	ldr	r2, [r3, #4]
 8003236:	2380      	movs	r3, #128	; 0x80
 8003238:	025b      	lsls	r3, r3, #9
 800323a:	4013      	ands	r3, r2
 800323c:	d003      	beq.n	8003246 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800323e:	693a      	ldr	r2, [r7, #16]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	4313      	orrs	r3, r2
 8003244:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003246:	4909      	ldr	r1, [pc, #36]	; (800326c <HAL_GPIO_Init+0x2b8>)
 8003248:	2280      	movs	r2, #128	; 0x80
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	3301      	adds	r3, #1
 8003252:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	40da      	lsrs	r2, r3
 800325c:	1e13      	subs	r3, r2, #0
 800325e:	d000      	beq.n	8003262 <HAL_GPIO_Init+0x2ae>
 8003260:	e6b0      	b.n	8002fc4 <HAL_GPIO_Init+0x10>
  }
}
 8003262:	46c0      	nop			; (mov r8, r8)
 8003264:	46c0      	nop			; (mov r8, r8)
 8003266:	46bd      	mov	sp, r7
 8003268:	b006      	add	sp, #24
 800326a:	bd80      	pop	{r7, pc}
 800326c:	40021800 	.word	0x40021800
 8003270:	50000400 	.word	0x50000400
 8003274:	50000800 	.word	0x50000800
 8003278:	50000c00 	.word	0x50000c00

0800327c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b086      	sub	sp, #24
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003286:	2300      	movs	r3, #0
 8003288:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800328a:	e0b4      	b.n	80033f6 <HAL_GPIO_DeInit+0x17a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800328c:	2201      	movs	r2, #1
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	409a      	lsls	r2, r3
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	4013      	ands	r3, r2
 8003296:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d100      	bne.n	80032a0 <HAL_GPIO_DeInit+0x24>
 800329e:	e0a7      	b.n	80033f0 <HAL_GPIO_DeInit+0x174>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 80032a0:	4a5a      	ldr	r2, [pc, #360]	; (800340c <HAL_GPIO_DeInit+0x190>)
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	089b      	lsrs	r3, r3, #2
 80032a6:	3318      	adds	r3, #24
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	589b      	ldr	r3, [r3, r2]
 80032ac:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	2203      	movs	r2, #3
 80032b2:	4013      	ands	r3, r2
 80032b4:	00db      	lsls	r3, r3, #3
 80032b6:	220f      	movs	r2, #15
 80032b8:	409a      	lsls	r2, r3
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	4013      	ands	r3, r2
 80032be:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	23a0      	movs	r3, #160	; 0xa0
 80032c4:	05db      	lsls	r3, r3, #23
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d013      	beq.n	80032f2 <HAL_GPIO_DeInit+0x76>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4a50      	ldr	r2, [pc, #320]	; (8003410 <HAL_GPIO_DeInit+0x194>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d00d      	beq.n	80032ee <HAL_GPIO_DeInit+0x72>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a4f      	ldr	r2, [pc, #316]	; (8003414 <HAL_GPIO_DeInit+0x198>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d007      	beq.n	80032ea <HAL_GPIO_DeInit+0x6e>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a4e      	ldr	r2, [pc, #312]	; (8003418 <HAL_GPIO_DeInit+0x19c>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d101      	bne.n	80032e6 <HAL_GPIO_DeInit+0x6a>
 80032e2:	2303      	movs	r3, #3
 80032e4:	e006      	b.n	80032f4 <HAL_GPIO_DeInit+0x78>
 80032e6:	2305      	movs	r3, #5
 80032e8:	e004      	b.n	80032f4 <HAL_GPIO_DeInit+0x78>
 80032ea:	2302      	movs	r3, #2
 80032ec:	e002      	b.n	80032f4 <HAL_GPIO_DeInit+0x78>
 80032ee:	2301      	movs	r3, #1
 80032f0:	e000      	b.n	80032f4 <HAL_GPIO_DeInit+0x78>
 80032f2:	2300      	movs	r3, #0
 80032f4:	697a      	ldr	r2, [r7, #20]
 80032f6:	2103      	movs	r1, #3
 80032f8:	400a      	ands	r2, r1
 80032fa:	00d2      	lsls	r2, r2, #3
 80032fc:	4093      	lsls	r3, r2
 80032fe:	68fa      	ldr	r2, [r7, #12]
 8003300:	429a      	cmp	r2, r3
 8003302:	d136      	bne.n	8003372 <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003304:	4a41      	ldr	r2, [pc, #260]	; (800340c <HAL_GPIO_DeInit+0x190>)
 8003306:	2380      	movs	r3, #128	; 0x80
 8003308:	58d3      	ldr	r3, [r2, r3]
 800330a:	693a      	ldr	r2, [r7, #16]
 800330c:	43d2      	mvns	r2, r2
 800330e:	493f      	ldr	r1, [pc, #252]	; (800340c <HAL_GPIO_DeInit+0x190>)
 8003310:	4013      	ands	r3, r2
 8003312:	2280      	movs	r2, #128	; 0x80
 8003314:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8003316:	4a3d      	ldr	r2, [pc, #244]	; (800340c <HAL_GPIO_DeInit+0x190>)
 8003318:	2384      	movs	r3, #132	; 0x84
 800331a:	58d3      	ldr	r3, [r2, r3]
 800331c:	693a      	ldr	r2, [r7, #16]
 800331e:	43d2      	mvns	r2, r2
 8003320:	493a      	ldr	r1, [pc, #232]	; (800340c <HAL_GPIO_DeInit+0x190>)
 8003322:	4013      	ands	r3, r2
 8003324:	2284      	movs	r2, #132	; 0x84
 8003326:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003328:	4b38      	ldr	r3, [pc, #224]	; (800340c <HAL_GPIO_DeInit+0x190>)
 800332a:	685a      	ldr	r2, [r3, #4]
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	43d9      	mvns	r1, r3
 8003330:	4b36      	ldr	r3, [pc, #216]	; (800340c <HAL_GPIO_DeInit+0x190>)
 8003332:	400a      	ands	r2, r1
 8003334:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8003336:	4b35      	ldr	r3, [pc, #212]	; (800340c <HAL_GPIO_DeInit+0x190>)
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	43d9      	mvns	r1, r3
 800333e:	4b33      	ldr	r3, [pc, #204]	; (800340c <HAL_GPIO_DeInit+0x190>)
 8003340:	400a      	ands	r2, r1
 8003342:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	2203      	movs	r2, #3
 8003348:	4013      	ands	r3, r2
 800334a:	00db      	lsls	r3, r3, #3
 800334c:	220f      	movs	r2, #15
 800334e:	409a      	lsls	r2, r3
 8003350:	0013      	movs	r3, r2
 8003352:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8003354:	4a2d      	ldr	r2, [pc, #180]	; (800340c <HAL_GPIO_DeInit+0x190>)
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	089b      	lsrs	r3, r3, #2
 800335a:	3318      	adds	r3, #24
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	589a      	ldr	r2, [r3, r2]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	43d9      	mvns	r1, r3
 8003364:	4829      	ldr	r0, [pc, #164]	; (800340c <HAL_GPIO_DeInit+0x190>)
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	089b      	lsrs	r3, r3, #2
 800336a:	400a      	ands	r2, r1
 800336c:	3318      	adds	r3, #24
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	2103      	movs	r1, #3
 800337c:	4099      	lsls	r1, r3
 800337e:	000b      	movs	r3, r1
 8003380:	431a      	orrs	r2, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	08da      	lsrs	r2, r3, #3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	3208      	adds	r2, #8
 800338e:	0092      	lsls	r2, r2, #2
 8003390:	58d3      	ldr	r3, [r2, r3]
 8003392:	697a      	ldr	r2, [r7, #20]
 8003394:	2107      	movs	r1, #7
 8003396:	400a      	ands	r2, r1
 8003398:	0092      	lsls	r2, r2, #2
 800339a:	210f      	movs	r1, #15
 800339c:	4091      	lsls	r1, r2
 800339e:	000a      	movs	r2, r1
 80033a0:	43d1      	mvns	r1, r2
 80033a2:	697a      	ldr	r2, [r7, #20]
 80033a4:	08d2      	lsrs	r2, r2, #3
 80033a6:	4019      	ands	r1, r3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	3208      	adds	r2, #8
 80033ac:	0092      	lsls	r2, r2, #2
 80033ae:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	697a      	ldr	r2, [r7, #20]
 80033b6:	0052      	lsls	r2, r2, #1
 80033b8:	2103      	movs	r1, #3
 80033ba:	4091      	lsls	r1, r2
 80033bc:	000a      	movs	r2, r1
 80033be:	43d2      	mvns	r2, r2
 80033c0:	401a      	ands	r2, r3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	2101      	movs	r1, #1
 80033cc:	697a      	ldr	r2, [r7, #20]
 80033ce:	4091      	lsls	r1, r2
 80033d0:	000a      	movs	r2, r1
 80033d2:	43d2      	mvns	r2, r2
 80033d4:	401a      	ands	r2, r3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	697a      	ldr	r2, [r7, #20]
 80033e0:	0052      	lsls	r2, r2, #1
 80033e2:	2103      	movs	r1, #3
 80033e4:	4091      	lsls	r1, r2
 80033e6:	000a      	movs	r2, r1
 80033e8:	43d2      	mvns	r2, r2
 80033ea:	401a      	ands	r2, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	60da      	str	r2, [r3, #12]
    }

    position++;
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	3301      	adds	r3, #1
 80033f4:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80033f6:	683a      	ldr	r2, [r7, #0]
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	40da      	lsrs	r2, r3
 80033fc:	1e13      	subs	r3, r2, #0
 80033fe:	d000      	beq.n	8003402 <HAL_GPIO_DeInit+0x186>
 8003400:	e744      	b.n	800328c <HAL_GPIO_DeInit+0x10>
  }
}
 8003402:	46c0      	nop			; (mov r8, r8)
 8003404:	46c0      	nop			; (mov r8, r8)
 8003406:	46bd      	mov	sp, r7
 8003408:	b006      	add	sp, #24
 800340a:	bd80      	pop	{r7, pc}
 800340c:	40021800 	.word	0x40021800
 8003410:	50000400 	.word	0x50000400
 8003414:	50000800 	.word	0x50000800
 8003418:	50000c00 	.word	0x50000c00

0800341c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	000a      	movs	r2, r1
 8003426:	1cbb      	adds	r3, r7, #2
 8003428:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	691b      	ldr	r3, [r3, #16]
 800342e:	1cba      	adds	r2, r7, #2
 8003430:	8812      	ldrh	r2, [r2, #0]
 8003432:	4013      	ands	r3, r2
 8003434:	d004      	beq.n	8003440 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003436:	230f      	movs	r3, #15
 8003438:	18fb      	adds	r3, r7, r3
 800343a:	2201      	movs	r2, #1
 800343c:	701a      	strb	r2, [r3, #0]
 800343e:	e003      	b.n	8003448 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003440:	230f      	movs	r3, #15
 8003442:	18fb      	adds	r3, r7, r3
 8003444:	2200      	movs	r2, #0
 8003446:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003448:	230f      	movs	r3, #15
 800344a:	18fb      	adds	r3, r7, r3
 800344c:	781b      	ldrb	r3, [r3, #0]
}
 800344e:	0018      	movs	r0, r3
 8003450:	46bd      	mov	sp, r7
 8003452:	b004      	add	sp, #16
 8003454:	bd80      	pop	{r7, pc}

08003456 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003456:	b580      	push	{r7, lr}
 8003458:	b082      	sub	sp, #8
 800345a:	af00      	add	r7, sp, #0
 800345c:	6078      	str	r0, [r7, #4]
 800345e:	0008      	movs	r0, r1
 8003460:	0011      	movs	r1, r2
 8003462:	1cbb      	adds	r3, r7, #2
 8003464:	1c02      	adds	r2, r0, #0
 8003466:	801a      	strh	r2, [r3, #0]
 8003468:	1c7b      	adds	r3, r7, #1
 800346a:	1c0a      	adds	r2, r1, #0
 800346c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800346e:	1c7b      	adds	r3, r7, #1
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d004      	beq.n	8003480 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003476:	1cbb      	adds	r3, r7, #2
 8003478:	881a      	ldrh	r2, [r3, #0]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800347e:	e003      	b.n	8003488 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003480:	1cbb      	adds	r3, r7, #2
 8003482:	881a      	ldrh	r2, [r3, #0]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003488:	46c0      	nop			; (mov r8, r8)
 800348a:	46bd      	mov	sp, r7
 800348c:	b002      	add	sp, #8
 800348e:	bd80      	pop	{r7, pc}

08003490 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	000a      	movs	r2, r1
 800349a:	1cbb      	adds	r3, r7, #2
 800349c:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	695b      	ldr	r3, [r3, #20]
 80034a2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80034a4:	1cbb      	adds	r3, r7, #2
 80034a6:	881b      	ldrh	r3, [r3, #0]
 80034a8:	68fa      	ldr	r2, [r7, #12]
 80034aa:	4013      	ands	r3, r2
 80034ac:	041a      	lsls	r2, r3, #16
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	43db      	mvns	r3, r3
 80034b2:	1cb9      	adds	r1, r7, #2
 80034b4:	8809      	ldrh	r1, [r1, #0]
 80034b6:	400b      	ands	r3, r1
 80034b8:	431a      	orrs	r2, r3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	619a      	str	r2, [r3, #24]
}
 80034be:	46c0      	nop			; (mov r8, r8)
 80034c0:	46bd      	mov	sp, r7
 80034c2:	b004      	add	sp, #16
 80034c4:	bd80      	pop	{r7, pc}
	...

080034c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d101      	bne.n	80034da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e08f      	b.n	80035fa <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2241      	movs	r2, #65	; 0x41
 80034de:	5c9b      	ldrb	r3, [r3, r2]
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d107      	bne.n	80034f6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2240      	movs	r2, #64	; 0x40
 80034ea:	2100      	movs	r1, #0
 80034ec:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	0018      	movs	r0, r3
 80034f2:	f7fe f9d5 	bl	80018a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2241      	movs	r2, #65	; 0x41
 80034fa:	2124      	movs	r1, #36	; 0x24
 80034fc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2101      	movs	r1, #1
 800350a:	438a      	bics	r2, r1
 800350c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685a      	ldr	r2, [r3, #4]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	493b      	ldr	r1, [pc, #236]	; (8003604 <HAL_I2C_Init+0x13c>)
 8003518:	400a      	ands	r2, r1
 800351a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	689a      	ldr	r2, [r3, #8]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4938      	ldr	r1, [pc, #224]	; (8003608 <HAL_I2C_Init+0x140>)
 8003528:	400a      	ands	r2, r1
 800352a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	2b01      	cmp	r3, #1
 8003532:	d108      	bne.n	8003546 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	689a      	ldr	r2, [r3, #8]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2180      	movs	r1, #128	; 0x80
 800353e:	0209      	lsls	r1, r1, #8
 8003540:	430a      	orrs	r2, r1
 8003542:	609a      	str	r2, [r3, #8]
 8003544:	e007      	b.n	8003556 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	689a      	ldr	r2, [r3, #8]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2184      	movs	r1, #132	; 0x84
 8003550:	0209      	lsls	r1, r1, #8
 8003552:	430a      	orrs	r2, r1
 8003554:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	68db      	ldr	r3, [r3, #12]
 800355a:	2b02      	cmp	r3, #2
 800355c:	d109      	bne.n	8003572 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2180      	movs	r1, #128	; 0x80
 800356a:	0109      	lsls	r1, r1, #4
 800356c:	430a      	orrs	r2, r1
 800356e:	605a      	str	r2, [r3, #4]
 8003570:	e007      	b.n	8003582 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	685a      	ldr	r2, [r3, #4]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4923      	ldr	r1, [pc, #140]	; (800360c <HAL_I2C_Init+0x144>)
 800357e:	400a      	ands	r2, r1
 8003580:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	685a      	ldr	r2, [r3, #4]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4920      	ldr	r1, [pc, #128]	; (8003610 <HAL_I2C_Init+0x148>)
 800358e:	430a      	orrs	r2, r1
 8003590:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	68da      	ldr	r2, [r3, #12]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	491a      	ldr	r1, [pc, #104]	; (8003608 <HAL_I2C_Init+0x140>)
 800359e:	400a      	ands	r2, r1
 80035a0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	691a      	ldr	r2, [r3, #16]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	695b      	ldr	r3, [r3, #20]
 80035aa:	431a      	orrs	r2, r3
 80035ac:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	699b      	ldr	r3, [r3, #24]
 80035b2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	430a      	orrs	r2, r1
 80035ba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	69d9      	ldr	r1, [r3, #28]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6a1a      	ldr	r2, [r3, #32]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	430a      	orrs	r2, r1
 80035ca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	2101      	movs	r1, #1
 80035d8:	430a      	orrs	r2, r1
 80035da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2241      	movs	r2, #65	; 0x41
 80035e6:	2120      	movs	r1, #32
 80035e8:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2242      	movs	r2, #66	; 0x42
 80035f4:	2100      	movs	r1, #0
 80035f6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	0018      	movs	r0, r3
 80035fc:	46bd      	mov	sp, r7
 80035fe:	b002      	add	sp, #8
 8003600:	bd80      	pop	{r7, pc}
 8003602:	46c0      	nop			; (mov r8, r8)
 8003604:	f0ffffff 	.word	0xf0ffffff
 8003608:	ffff7fff 	.word	0xffff7fff
 800360c:	fffff7ff 	.word	0xfffff7ff
 8003610:	02008000 	.word	0x02008000

08003614 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003614:	b590      	push	{r4, r7, lr}
 8003616:	b089      	sub	sp, #36	; 0x24
 8003618:	af02      	add	r7, sp, #8
 800361a:	60f8      	str	r0, [r7, #12]
 800361c:	0008      	movs	r0, r1
 800361e:	607a      	str	r2, [r7, #4]
 8003620:	0019      	movs	r1, r3
 8003622:	230a      	movs	r3, #10
 8003624:	18fb      	adds	r3, r7, r3
 8003626:	1c02      	adds	r2, r0, #0
 8003628:	801a      	strh	r2, [r3, #0]
 800362a:	2308      	movs	r3, #8
 800362c:	18fb      	adds	r3, r7, r3
 800362e:	1c0a      	adds	r2, r1, #0
 8003630:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2241      	movs	r2, #65	; 0x41
 8003636:	5c9b      	ldrb	r3, [r3, r2]
 8003638:	b2db      	uxtb	r3, r3
 800363a:	2b20      	cmp	r3, #32
 800363c:	d000      	beq.n	8003640 <HAL_I2C_Master_Transmit+0x2c>
 800363e:	e10a      	b.n	8003856 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2240      	movs	r2, #64	; 0x40
 8003644:	5c9b      	ldrb	r3, [r3, r2]
 8003646:	2b01      	cmp	r3, #1
 8003648:	d101      	bne.n	800364e <HAL_I2C_Master_Transmit+0x3a>
 800364a:	2302      	movs	r3, #2
 800364c:	e104      	b.n	8003858 <HAL_I2C_Master_Transmit+0x244>
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2240      	movs	r2, #64	; 0x40
 8003652:	2101      	movs	r1, #1
 8003654:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003656:	f7fe fc39 	bl	8001ecc <HAL_GetTick>
 800365a:	0003      	movs	r3, r0
 800365c:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800365e:	2380      	movs	r3, #128	; 0x80
 8003660:	0219      	lsls	r1, r3, #8
 8003662:	68f8      	ldr	r0, [r7, #12]
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	9300      	str	r3, [sp, #0]
 8003668:	2319      	movs	r3, #25
 800366a:	2201      	movs	r2, #1
 800366c:	f000 f91e 	bl	80038ac <I2C_WaitOnFlagUntilTimeout>
 8003670:	1e03      	subs	r3, r0, #0
 8003672:	d001      	beq.n	8003678 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e0ef      	b.n	8003858 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2241      	movs	r2, #65	; 0x41
 800367c:	2121      	movs	r1, #33	; 0x21
 800367e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2242      	movs	r2, #66	; 0x42
 8003684:	2110      	movs	r1, #16
 8003686:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	687a      	ldr	r2, [r7, #4]
 8003692:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2208      	movs	r2, #8
 8003698:	18ba      	adds	r2, r7, r2
 800369a:	8812      	ldrh	r2, [r2, #0]
 800369c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2200      	movs	r2, #0
 80036a2:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	2bff      	cmp	r3, #255	; 0xff
 80036ac:	d906      	bls.n	80036bc <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	22ff      	movs	r2, #255	; 0xff
 80036b2:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80036b4:	2380      	movs	r3, #128	; 0x80
 80036b6:	045b      	lsls	r3, r3, #17
 80036b8:	617b      	str	r3, [r7, #20]
 80036ba:	e007      	b.n	80036cc <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c0:	b29a      	uxth	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80036c6:	2380      	movs	r3, #128	; 0x80
 80036c8:	049b      	lsls	r3, r3, #18
 80036ca:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d027      	beq.n	8003724 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d8:	781a      	ldrb	r2, [r3, #0]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e4:	1c5a      	adds	r2, r3, #1
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	3b01      	subs	r3, #1
 80036f2:	b29a      	uxth	r2, r3
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036fc:	3b01      	subs	r3, #1
 80036fe:	b29a      	uxth	r2, r3
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003708:	b2db      	uxtb	r3, r3
 800370a:	3301      	adds	r3, #1
 800370c:	b2da      	uxtb	r2, r3
 800370e:	697c      	ldr	r4, [r7, #20]
 8003710:	230a      	movs	r3, #10
 8003712:	18fb      	adds	r3, r7, r3
 8003714:	8819      	ldrh	r1, [r3, #0]
 8003716:	68f8      	ldr	r0, [r7, #12]
 8003718:	4b51      	ldr	r3, [pc, #324]	; (8003860 <HAL_I2C_Master_Transmit+0x24c>)
 800371a:	9300      	str	r3, [sp, #0]
 800371c:	0023      	movs	r3, r4
 800371e:	f000 faa7 	bl	8003c70 <I2C_TransferConfig>
 8003722:	e06f      	b.n	8003804 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003728:	b2da      	uxtb	r2, r3
 800372a:	697c      	ldr	r4, [r7, #20]
 800372c:	230a      	movs	r3, #10
 800372e:	18fb      	adds	r3, r7, r3
 8003730:	8819      	ldrh	r1, [r3, #0]
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	4b4a      	ldr	r3, [pc, #296]	; (8003860 <HAL_I2C_Master_Transmit+0x24c>)
 8003736:	9300      	str	r3, [sp, #0]
 8003738:	0023      	movs	r3, r4
 800373a:	f000 fa99 	bl	8003c70 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800373e:	e061      	b.n	8003804 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003740:	693a      	ldr	r2, [r7, #16]
 8003742:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	0018      	movs	r0, r3
 8003748:	f000 f908 	bl	800395c <I2C_WaitOnTXISFlagUntilTimeout>
 800374c:	1e03      	subs	r3, r0, #0
 800374e:	d001      	beq.n	8003754 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e081      	b.n	8003858 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003758:	781a      	ldrb	r2, [r3, #0]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003764:	1c5a      	adds	r2, r3, #1
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800376e:	b29b      	uxth	r3, r3
 8003770:	3b01      	subs	r3, #1
 8003772:	b29a      	uxth	r2, r3
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800377c:	3b01      	subs	r3, #1
 800377e:	b29a      	uxth	r2, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003788:	b29b      	uxth	r3, r3
 800378a:	2b00      	cmp	r3, #0
 800378c:	d03a      	beq.n	8003804 <HAL_I2C_Master_Transmit+0x1f0>
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003792:	2b00      	cmp	r3, #0
 8003794:	d136      	bne.n	8003804 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003796:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003798:	68f8      	ldr	r0, [r7, #12]
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	9300      	str	r3, [sp, #0]
 800379e:	0013      	movs	r3, r2
 80037a0:	2200      	movs	r2, #0
 80037a2:	2180      	movs	r1, #128	; 0x80
 80037a4:	f000 f882 	bl	80038ac <I2C_WaitOnFlagUntilTimeout>
 80037a8:	1e03      	subs	r3, r0, #0
 80037aa:	d001      	beq.n	80037b0 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e053      	b.n	8003858 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	2bff      	cmp	r3, #255	; 0xff
 80037b8:	d911      	bls.n	80037de <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	22ff      	movs	r2, #255	; 0xff
 80037be:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037c4:	b2da      	uxtb	r2, r3
 80037c6:	2380      	movs	r3, #128	; 0x80
 80037c8:	045c      	lsls	r4, r3, #17
 80037ca:	230a      	movs	r3, #10
 80037cc:	18fb      	adds	r3, r7, r3
 80037ce:	8819      	ldrh	r1, [r3, #0]
 80037d0:	68f8      	ldr	r0, [r7, #12]
 80037d2:	2300      	movs	r3, #0
 80037d4:	9300      	str	r3, [sp, #0]
 80037d6:	0023      	movs	r3, r4
 80037d8:	f000 fa4a 	bl	8003c70 <I2C_TransferConfig>
 80037dc:	e012      	b.n	8003804 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037e2:	b29a      	uxth	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ec:	b2da      	uxtb	r2, r3
 80037ee:	2380      	movs	r3, #128	; 0x80
 80037f0:	049c      	lsls	r4, r3, #18
 80037f2:	230a      	movs	r3, #10
 80037f4:	18fb      	adds	r3, r7, r3
 80037f6:	8819      	ldrh	r1, [r3, #0]
 80037f8:	68f8      	ldr	r0, [r7, #12]
 80037fa:	2300      	movs	r3, #0
 80037fc:	9300      	str	r3, [sp, #0]
 80037fe:	0023      	movs	r3, r4
 8003800:	f000 fa36 	bl	8003c70 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003808:	b29b      	uxth	r3, r3
 800380a:	2b00      	cmp	r3, #0
 800380c:	d198      	bne.n	8003740 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800380e:	693a      	ldr	r2, [r7, #16]
 8003810:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	0018      	movs	r0, r3
 8003816:	f000 f8e7 	bl	80039e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800381a:	1e03      	subs	r3, r0, #0
 800381c:	d001      	beq.n	8003822 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e01a      	b.n	8003858 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2220      	movs	r2, #32
 8003828:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	685a      	ldr	r2, [r3, #4]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	490b      	ldr	r1, [pc, #44]	; (8003864 <HAL_I2C_Master_Transmit+0x250>)
 8003836:	400a      	ands	r2, r1
 8003838:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2241      	movs	r2, #65	; 0x41
 800383e:	2120      	movs	r1, #32
 8003840:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2242      	movs	r2, #66	; 0x42
 8003846:	2100      	movs	r1, #0
 8003848:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2240      	movs	r2, #64	; 0x40
 800384e:	2100      	movs	r1, #0
 8003850:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003852:	2300      	movs	r3, #0
 8003854:	e000      	b.n	8003858 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8003856:	2302      	movs	r3, #2
  }
}
 8003858:	0018      	movs	r0, r3
 800385a:	46bd      	mov	sp, r7
 800385c:	b007      	add	sp, #28
 800385e:	bd90      	pop	{r4, r7, pc}
 8003860:	80002000 	.word	0x80002000
 8003864:	fe00e800 	.word	0xfe00e800

08003868 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b082      	sub	sp, #8
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	699b      	ldr	r3, [r3, #24]
 8003876:	2202      	movs	r2, #2
 8003878:	4013      	ands	r3, r2
 800387a:	2b02      	cmp	r3, #2
 800387c:	d103      	bne.n	8003886 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2200      	movs	r2, #0
 8003884:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	699b      	ldr	r3, [r3, #24]
 800388c:	2201      	movs	r2, #1
 800388e:	4013      	ands	r3, r2
 8003890:	2b01      	cmp	r3, #1
 8003892:	d007      	beq.n	80038a4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	699a      	ldr	r2, [r3, #24]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	2101      	movs	r1, #1
 80038a0:	430a      	orrs	r2, r1
 80038a2:	619a      	str	r2, [r3, #24]
  }
}
 80038a4:	46c0      	nop			; (mov r8, r8)
 80038a6:	46bd      	mov	sp, r7
 80038a8:	b002      	add	sp, #8
 80038aa:	bd80      	pop	{r7, pc}

080038ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	603b      	str	r3, [r7, #0]
 80038b8:	1dfb      	adds	r3, r7, #7
 80038ba:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038bc:	e03a      	b.n	8003934 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038be:	69ba      	ldr	r2, [r7, #24]
 80038c0:	6839      	ldr	r1, [r7, #0]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	0018      	movs	r0, r3
 80038c6:	f000 f8d3 	bl	8003a70 <I2C_IsErrorOccurred>
 80038ca:	1e03      	subs	r3, r0, #0
 80038cc:	d001      	beq.n	80038d2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e040      	b.n	8003954 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	3301      	adds	r3, #1
 80038d6:	d02d      	beq.n	8003934 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038d8:	f7fe faf8 	bl	8001ecc <HAL_GetTick>
 80038dc:	0002      	movs	r2, r0
 80038de:	69bb      	ldr	r3, [r7, #24]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	683a      	ldr	r2, [r7, #0]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d302      	bcc.n	80038ee <I2C_WaitOnFlagUntilTimeout+0x42>
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d122      	bne.n	8003934 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	699b      	ldr	r3, [r3, #24]
 80038f4:	68ba      	ldr	r2, [r7, #8]
 80038f6:	4013      	ands	r3, r2
 80038f8:	68ba      	ldr	r2, [r7, #8]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	425a      	negs	r2, r3
 80038fe:	4153      	adcs	r3, r2
 8003900:	b2db      	uxtb	r3, r3
 8003902:	001a      	movs	r2, r3
 8003904:	1dfb      	adds	r3, r7, #7
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	429a      	cmp	r2, r3
 800390a:	d113      	bne.n	8003934 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003910:	2220      	movs	r2, #32
 8003912:	431a      	orrs	r2, r3
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2241      	movs	r2, #65	; 0x41
 800391c:	2120      	movs	r1, #32
 800391e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2242      	movs	r2, #66	; 0x42
 8003924:	2100      	movs	r1, #0
 8003926:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2240      	movs	r2, #64	; 0x40
 800392c:	2100      	movs	r1, #0
 800392e:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e00f      	b.n	8003954 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	699b      	ldr	r3, [r3, #24]
 800393a:	68ba      	ldr	r2, [r7, #8]
 800393c:	4013      	ands	r3, r2
 800393e:	68ba      	ldr	r2, [r7, #8]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	425a      	negs	r2, r3
 8003944:	4153      	adcs	r3, r2
 8003946:	b2db      	uxtb	r3, r3
 8003948:	001a      	movs	r2, r3
 800394a:	1dfb      	adds	r3, r7, #7
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	429a      	cmp	r2, r3
 8003950:	d0b5      	beq.n	80038be <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003952:	2300      	movs	r3, #0
}
 8003954:	0018      	movs	r0, r3
 8003956:	46bd      	mov	sp, r7
 8003958:	b004      	add	sp, #16
 800395a:	bd80      	pop	{r7, pc}

0800395c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	60b9      	str	r1, [r7, #8]
 8003966:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003968:	e032      	b.n	80039d0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	68b9      	ldr	r1, [r7, #8]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	0018      	movs	r0, r3
 8003972:	f000 f87d 	bl	8003a70 <I2C_IsErrorOccurred>
 8003976:	1e03      	subs	r3, r0, #0
 8003978:	d001      	beq.n	800397e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e030      	b.n	80039e0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	3301      	adds	r3, #1
 8003982:	d025      	beq.n	80039d0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003984:	f7fe faa2 	bl	8001ecc <HAL_GetTick>
 8003988:	0002      	movs	r2, r0
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	68ba      	ldr	r2, [r7, #8]
 8003990:	429a      	cmp	r2, r3
 8003992:	d302      	bcc.n	800399a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d11a      	bne.n	80039d0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	699b      	ldr	r3, [r3, #24]
 80039a0:	2202      	movs	r2, #2
 80039a2:	4013      	ands	r3, r2
 80039a4:	2b02      	cmp	r3, #2
 80039a6:	d013      	beq.n	80039d0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ac:	2220      	movs	r2, #32
 80039ae:	431a      	orrs	r2, r3
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2241      	movs	r2, #65	; 0x41
 80039b8:	2120      	movs	r1, #32
 80039ba:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2242      	movs	r2, #66	; 0x42
 80039c0:	2100      	movs	r1, #0
 80039c2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2240      	movs	r2, #64	; 0x40
 80039c8:	2100      	movs	r1, #0
 80039ca:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e007      	b.n	80039e0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	2202      	movs	r2, #2
 80039d8:	4013      	ands	r3, r2
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d1c5      	bne.n	800396a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80039de:	2300      	movs	r3, #0
}
 80039e0:	0018      	movs	r0, r3
 80039e2:	46bd      	mov	sp, r7
 80039e4:	b004      	add	sp, #16
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b084      	sub	sp, #16
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	60b9      	str	r1, [r7, #8]
 80039f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039f4:	e02f      	b.n	8003a56 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	68b9      	ldr	r1, [r7, #8]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	0018      	movs	r0, r3
 80039fe:	f000 f837 	bl	8003a70 <I2C_IsErrorOccurred>
 8003a02:	1e03      	subs	r3, r0, #0
 8003a04:	d001      	beq.n	8003a0a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e02d      	b.n	8003a66 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a0a:	f7fe fa5f 	bl	8001ecc <HAL_GetTick>
 8003a0e:	0002      	movs	r2, r0
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	68ba      	ldr	r2, [r7, #8]
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d302      	bcc.n	8003a20 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d11a      	bne.n	8003a56 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	699b      	ldr	r3, [r3, #24]
 8003a26:	2220      	movs	r2, #32
 8003a28:	4013      	ands	r3, r2
 8003a2a:	2b20      	cmp	r3, #32
 8003a2c:	d013      	beq.n	8003a56 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a32:	2220      	movs	r2, #32
 8003a34:	431a      	orrs	r2, r3
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2241      	movs	r2, #65	; 0x41
 8003a3e:	2120      	movs	r1, #32
 8003a40:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2242      	movs	r2, #66	; 0x42
 8003a46:	2100      	movs	r1, #0
 8003a48:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2240      	movs	r2, #64	; 0x40
 8003a4e:	2100      	movs	r1, #0
 8003a50:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e007      	b.n	8003a66 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	699b      	ldr	r3, [r3, #24]
 8003a5c:	2220      	movs	r2, #32
 8003a5e:	4013      	ands	r3, r2
 8003a60:	2b20      	cmp	r3, #32
 8003a62:	d1c8      	bne.n	80039f6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	0018      	movs	r0, r3
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	b004      	add	sp, #16
 8003a6c:	bd80      	pop	{r7, pc}
	...

08003a70 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a70:	b590      	push	{r4, r7, lr}
 8003a72:	b08b      	sub	sp, #44	; 0x2c
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	60b9      	str	r1, [r7, #8]
 8003a7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a7c:	2327      	movs	r3, #39	; 0x27
 8003a7e:	18fb      	adds	r3, r7, r3
 8003a80:	2200      	movs	r2, #0
 8003a82:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	699b      	ldr	r3, [r3, #24]
 8003a8a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003a94:	69bb      	ldr	r3, [r7, #24]
 8003a96:	2210      	movs	r2, #16
 8003a98:	4013      	ands	r3, r2
 8003a9a:	d100      	bne.n	8003a9e <I2C_IsErrorOccurred+0x2e>
 8003a9c:	e082      	b.n	8003ba4 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	2210      	movs	r2, #16
 8003aa4:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003aa6:	e060      	b.n	8003b6a <I2C_IsErrorOccurred+0xfa>
 8003aa8:	2427      	movs	r4, #39	; 0x27
 8003aaa:	193b      	adds	r3, r7, r4
 8003aac:	193a      	adds	r2, r7, r4
 8003aae:	7812      	ldrb	r2, [r2, #0]
 8003ab0:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	3301      	adds	r3, #1
 8003ab6:	d058      	beq.n	8003b6a <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003ab8:	f7fe fa08 	bl	8001ecc <HAL_GetTick>
 8003abc:	0002      	movs	r2, r0
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	68ba      	ldr	r2, [r7, #8]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d306      	bcc.n	8003ad6 <I2C_IsErrorOccurred+0x66>
 8003ac8:	193b      	adds	r3, r7, r4
 8003aca:	193a      	adds	r2, r7, r4
 8003acc:	7812      	ldrb	r2, [r2, #0]
 8003ace:	701a      	strb	r2, [r3, #0]
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d149      	bne.n	8003b6a <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	685a      	ldr	r2, [r3, #4]
 8003adc:	2380      	movs	r3, #128	; 0x80
 8003ade:	01db      	lsls	r3, r3, #7
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003ae4:	2013      	movs	r0, #19
 8003ae6:	183b      	adds	r3, r7, r0
 8003ae8:	68fa      	ldr	r2, [r7, #12]
 8003aea:	2142      	movs	r1, #66	; 0x42
 8003aec:	5c52      	ldrb	r2, [r2, r1]
 8003aee:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	699a      	ldr	r2, [r3, #24]
 8003af6:	2380      	movs	r3, #128	; 0x80
 8003af8:	021b      	lsls	r3, r3, #8
 8003afa:	401a      	ands	r2, r3
 8003afc:	2380      	movs	r3, #128	; 0x80
 8003afe:	021b      	lsls	r3, r3, #8
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d126      	bne.n	8003b52 <I2C_IsErrorOccurred+0xe2>
 8003b04:	697a      	ldr	r2, [r7, #20]
 8003b06:	2380      	movs	r3, #128	; 0x80
 8003b08:	01db      	lsls	r3, r3, #7
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d021      	beq.n	8003b52 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8003b0e:	183b      	adds	r3, r7, r0
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	2b20      	cmp	r3, #32
 8003b14:	d01d      	beq.n	8003b52 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	685a      	ldr	r2, [r3, #4]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	2180      	movs	r1, #128	; 0x80
 8003b22:	01c9      	lsls	r1, r1, #7
 8003b24:	430a      	orrs	r2, r1
 8003b26:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003b28:	f7fe f9d0 	bl	8001ecc <HAL_GetTick>
 8003b2c:	0003      	movs	r3, r0
 8003b2e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b30:	e00f      	b.n	8003b52 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003b32:	f7fe f9cb 	bl	8001ecc <HAL_GetTick>
 8003b36:	0002      	movs	r2, r0
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	2b19      	cmp	r3, #25
 8003b3e:	d908      	bls.n	8003b52 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003b40:	6a3b      	ldr	r3, [r7, #32]
 8003b42:	2220      	movs	r2, #32
 8003b44:	4313      	orrs	r3, r2
 8003b46:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003b48:	2327      	movs	r3, #39	; 0x27
 8003b4a:	18fb      	adds	r3, r7, r3
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	701a      	strb	r2, [r3, #0]

              break;
 8003b50:	e00b      	b.n	8003b6a <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	699b      	ldr	r3, [r3, #24]
 8003b58:	2220      	movs	r2, #32
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	2127      	movs	r1, #39	; 0x27
 8003b5e:	187a      	adds	r2, r7, r1
 8003b60:	1879      	adds	r1, r7, r1
 8003b62:	7809      	ldrb	r1, [r1, #0]
 8003b64:	7011      	strb	r1, [r2, #0]
 8003b66:	2b20      	cmp	r3, #32
 8003b68:	d1e3      	bne.n	8003b32 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	699b      	ldr	r3, [r3, #24]
 8003b70:	2220      	movs	r2, #32
 8003b72:	4013      	ands	r3, r2
 8003b74:	2b20      	cmp	r3, #32
 8003b76:	d004      	beq.n	8003b82 <I2C_IsErrorOccurred+0x112>
 8003b78:	2327      	movs	r3, #39	; 0x27
 8003b7a:	18fb      	adds	r3, r7, r3
 8003b7c:	781b      	ldrb	r3, [r3, #0]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d092      	beq.n	8003aa8 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003b82:	2327      	movs	r3, #39	; 0x27
 8003b84:	18fb      	adds	r3, r7, r3
 8003b86:	781b      	ldrb	r3, [r3, #0]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d103      	bne.n	8003b94 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2220      	movs	r2, #32
 8003b92:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003b94:	6a3b      	ldr	r3, [r7, #32]
 8003b96:	2204      	movs	r2, #4
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003b9c:	2327      	movs	r3, #39	; 0x27
 8003b9e:	18fb      	adds	r3, r7, r3
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	699b      	ldr	r3, [r3, #24]
 8003baa:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003bac:	69ba      	ldr	r2, [r7, #24]
 8003bae:	2380      	movs	r3, #128	; 0x80
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	d00c      	beq.n	8003bd0 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003bb6:	6a3b      	ldr	r3, [r7, #32]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2280      	movs	r2, #128	; 0x80
 8003bc4:	0052      	lsls	r2, r2, #1
 8003bc6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003bc8:	2327      	movs	r3, #39	; 0x27
 8003bca:	18fb      	adds	r3, r7, r3
 8003bcc:	2201      	movs	r2, #1
 8003bce:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003bd0:	69ba      	ldr	r2, [r7, #24]
 8003bd2:	2380      	movs	r3, #128	; 0x80
 8003bd4:	00db      	lsls	r3, r3, #3
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	d00c      	beq.n	8003bf4 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003bda:	6a3b      	ldr	r3, [r7, #32]
 8003bdc:	2208      	movs	r2, #8
 8003bde:	4313      	orrs	r3, r2
 8003be0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	2280      	movs	r2, #128	; 0x80
 8003be8:	00d2      	lsls	r2, r2, #3
 8003bea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003bec:	2327      	movs	r3, #39	; 0x27
 8003bee:	18fb      	adds	r3, r7, r3
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003bf4:	69ba      	ldr	r2, [r7, #24]
 8003bf6:	2380      	movs	r3, #128	; 0x80
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	d00c      	beq.n	8003c18 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003bfe:	6a3b      	ldr	r3, [r7, #32]
 8003c00:	2202      	movs	r2, #2
 8003c02:	4313      	orrs	r3, r2
 8003c04:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	2280      	movs	r2, #128	; 0x80
 8003c0c:	0092      	lsls	r2, r2, #2
 8003c0e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c10:	2327      	movs	r3, #39	; 0x27
 8003c12:	18fb      	adds	r3, r7, r3
 8003c14:	2201      	movs	r2, #1
 8003c16:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8003c18:	2327      	movs	r3, #39	; 0x27
 8003c1a:	18fb      	adds	r3, r7, r3
 8003c1c:	781b      	ldrb	r3, [r3, #0]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d01d      	beq.n	8003c5e <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	0018      	movs	r0, r3
 8003c26:	f7ff fe1f 	bl	8003868 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	685a      	ldr	r2, [r3, #4]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	490d      	ldr	r1, [pc, #52]	; (8003c6c <I2C_IsErrorOccurred+0x1fc>)
 8003c36:	400a      	ands	r2, r1
 8003c38:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c3e:	6a3b      	ldr	r3, [r7, #32]
 8003c40:	431a      	orrs	r2, r3
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2241      	movs	r2, #65	; 0x41
 8003c4a:	2120      	movs	r1, #32
 8003c4c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2242      	movs	r2, #66	; 0x42
 8003c52:	2100      	movs	r1, #0
 8003c54:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2240      	movs	r2, #64	; 0x40
 8003c5a:	2100      	movs	r1, #0
 8003c5c:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003c5e:	2327      	movs	r3, #39	; 0x27
 8003c60:	18fb      	adds	r3, r7, r3
 8003c62:	781b      	ldrb	r3, [r3, #0]
}
 8003c64:	0018      	movs	r0, r3
 8003c66:	46bd      	mov	sp, r7
 8003c68:	b00b      	add	sp, #44	; 0x2c
 8003c6a:	bd90      	pop	{r4, r7, pc}
 8003c6c:	fe00e800 	.word	0xfe00e800

08003c70 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003c70:	b590      	push	{r4, r7, lr}
 8003c72:	b087      	sub	sp, #28
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	60f8      	str	r0, [r7, #12]
 8003c78:	0008      	movs	r0, r1
 8003c7a:	0011      	movs	r1, r2
 8003c7c:	607b      	str	r3, [r7, #4]
 8003c7e:	240a      	movs	r4, #10
 8003c80:	193b      	adds	r3, r7, r4
 8003c82:	1c02      	adds	r2, r0, #0
 8003c84:	801a      	strh	r2, [r3, #0]
 8003c86:	2009      	movs	r0, #9
 8003c88:	183b      	adds	r3, r7, r0
 8003c8a:	1c0a      	adds	r2, r1, #0
 8003c8c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c8e:	193b      	adds	r3, r7, r4
 8003c90:	881b      	ldrh	r3, [r3, #0]
 8003c92:	059b      	lsls	r3, r3, #22
 8003c94:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c96:	183b      	adds	r3, r7, r0
 8003c98:	781b      	ldrb	r3, [r3, #0]
 8003c9a:	0419      	lsls	r1, r3, #16
 8003c9c:	23ff      	movs	r3, #255	; 0xff
 8003c9e:	041b      	lsls	r3, r3, #16
 8003ca0:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ca2:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003caa:	4313      	orrs	r3, r2
 8003cac:	005b      	lsls	r3, r3, #1
 8003cae:	085b      	lsrs	r3, r3, #1
 8003cb0:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003cba:	0d51      	lsrs	r1, r2, #21
 8003cbc:	2280      	movs	r2, #128	; 0x80
 8003cbe:	00d2      	lsls	r2, r2, #3
 8003cc0:	400a      	ands	r2, r1
 8003cc2:	4907      	ldr	r1, [pc, #28]	; (8003ce0 <I2C_TransferConfig+0x70>)
 8003cc4:	430a      	orrs	r2, r1
 8003cc6:	43d2      	mvns	r2, r2
 8003cc8:	401a      	ands	r2, r3
 8003cca:	0011      	movs	r1, r2
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	697a      	ldr	r2, [r7, #20]
 8003cd2:	430a      	orrs	r2, r1
 8003cd4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003cd6:	46c0      	nop			; (mov r8, r8)
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	b007      	add	sp, #28
 8003cdc:	bd90      	pop	{r4, r7, pc}
 8003cde:	46c0      	nop			; (mov r8, r8)
 8003ce0:	03ff63ff 	.word	0x03ff63ff

08003ce4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b082      	sub	sp, #8
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2241      	movs	r2, #65	; 0x41
 8003cf2:	5c9b      	ldrb	r3, [r3, r2]
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	2b20      	cmp	r3, #32
 8003cf8:	d138      	bne.n	8003d6c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2240      	movs	r2, #64	; 0x40
 8003cfe:	5c9b      	ldrb	r3, [r3, r2]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d101      	bne.n	8003d08 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d04:	2302      	movs	r3, #2
 8003d06:	e032      	b.n	8003d6e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2240      	movs	r2, #64	; 0x40
 8003d0c:	2101      	movs	r1, #1
 8003d0e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2241      	movs	r2, #65	; 0x41
 8003d14:	2124      	movs	r1, #36	; 0x24
 8003d16:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2101      	movs	r1, #1
 8003d24:	438a      	bics	r2, r1
 8003d26:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4911      	ldr	r1, [pc, #68]	; (8003d78 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003d34:	400a      	ands	r2, r1
 8003d36:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	6819      	ldr	r1, [r3, #0]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	683a      	ldr	r2, [r7, #0]
 8003d44:	430a      	orrs	r2, r1
 8003d46:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2101      	movs	r1, #1
 8003d54:	430a      	orrs	r2, r1
 8003d56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2241      	movs	r2, #65	; 0x41
 8003d5c:	2120      	movs	r1, #32
 8003d5e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2240      	movs	r2, #64	; 0x40
 8003d64:	2100      	movs	r1, #0
 8003d66:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	e000      	b.n	8003d6e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003d6c:	2302      	movs	r3, #2
  }
}
 8003d6e:	0018      	movs	r0, r3
 8003d70:	46bd      	mov	sp, r7
 8003d72:	b002      	add	sp, #8
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	46c0      	nop			; (mov r8, r8)
 8003d78:	ffffefff 	.word	0xffffefff

08003d7c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2241      	movs	r2, #65	; 0x41
 8003d8a:	5c9b      	ldrb	r3, [r3, r2]
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	2b20      	cmp	r3, #32
 8003d90:	d139      	bne.n	8003e06 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2240      	movs	r2, #64	; 0x40
 8003d96:	5c9b      	ldrb	r3, [r3, r2]
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d101      	bne.n	8003da0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003d9c:	2302      	movs	r3, #2
 8003d9e:	e033      	b.n	8003e08 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2240      	movs	r2, #64	; 0x40
 8003da4:	2101      	movs	r1, #1
 8003da6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2241      	movs	r2, #65	; 0x41
 8003dac:	2124      	movs	r1, #36	; 0x24
 8003dae:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	681a      	ldr	r2, [r3, #0]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2101      	movs	r1, #1
 8003dbc:	438a      	bics	r2, r1
 8003dbe:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	4a11      	ldr	r2, [pc, #68]	; (8003e10 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003dcc:	4013      	ands	r3, r2
 8003dce:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	021b      	lsls	r3, r3, #8
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	68fa      	ldr	r2, [r7, #12]
 8003de0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2101      	movs	r1, #1
 8003dee:	430a      	orrs	r2, r1
 8003df0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2241      	movs	r2, #65	; 0x41
 8003df6:	2120      	movs	r1, #32
 8003df8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2240      	movs	r2, #64	; 0x40
 8003dfe:	2100      	movs	r1, #0
 8003e00:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003e02:	2300      	movs	r3, #0
 8003e04:	e000      	b.n	8003e08 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e06:	2302      	movs	r3, #2
  }
}
 8003e08:	0018      	movs	r0, r3
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	b004      	add	sp, #16
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	fffff0ff 	.word	0xfffff0ff

08003e14 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003e1c:	4b19      	ldr	r3, [pc, #100]	; (8003e84 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a19      	ldr	r2, [pc, #100]	; (8003e88 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003e22:	4013      	ands	r3, r2
 8003e24:	0019      	movs	r1, r3
 8003e26:	4b17      	ldr	r3, [pc, #92]	; (8003e84 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003e28:	687a      	ldr	r2, [r7, #4]
 8003e2a:	430a      	orrs	r2, r1
 8003e2c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	2380      	movs	r3, #128	; 0x80
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d11f      	bne.n	8003e78 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003e38:	4b14      	ldr	r3, [pc, #80]	; (8003e8c <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	0013      	movs	r3, r2
 8003e3e:	005b      	lsls	r3, r3, #1
 8003e40:	189b      	adds	r3, r3, r2
 8003e42:	005b      	lsls	r3, r3, #1
 8003e44:	4912      	ldr	r1, [pc, #72]	; (8003e90 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003e46:	0018      	movs	r0, r3
 8003e48:	f7fc f978 	bl	800013c <__udivsi3>
 8003e4c:	0003      	movs	r3, r0
 8003e4e:	3301      	adds	r3, #1
 8003e50:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003e52:	e008      	b.n	8003e66 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d003      	beq.n	8003e62 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	3b01      	subs	r3, #1
 8003e5e:	60fb      	str	r3, [r7, #12]
 8003e60:	e001      	b.n	8003e66 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e009      	b.n	8003e7a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003e66:	4b07      	ldr	r3, [pc, #28]	; (8003e84 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003e68:	695a      	ldr	r2, [r3, #20]
 8003e6a:	2380      	movs	r3, #128	; 0x80
 8003e6c:	00db      	lsls	r3, r3, #3
 8003e6e:	401a      	ands	r2, r3
 8003e70:	2380      	movs	r3, #128	; 0x80
 8003e72:	00db      	lsls	r3, r3, #3
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d0ed      	beq.n	8003e54 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	0018      	movs	r0, r3
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	b004      	add	sp, #16
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	46c0      	nop			; (mov r8, r8)
 8003e84:	40007000 	.word	0x40007000
 8003e88:	fffff9ff 	.word	0xfffff9ff
 8003e8c:	20000010 	.word	0x20000010
 8003e90:	000f4240 	.word	0x000f4240

08003e94 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003e98:	4b03      	ldr	r3, [pc, #12]	; (8003ea8 <LL_RCC_GetAPB1Prescaler+0x14>)
 8003e9a:	689a      	ldr	r2, [r3, #8]
 8003e9c:	23e0      	movs	r3, #224	; 0xe0
 8003e9e:	01db      	lsls	r3, r3, #7
 8003ea0:	4013      	ands	r3, r2
}
 8003ea2:	0018      	movs	r0, r3
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	40021000 	.word	0x40021000

08003eac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b088      	sub	sp, #32
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d101      	bne.n	8003ebe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e2fe      	b.n	80044bc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	d100      	bne.n	8003eca <HAL_RCC_OscConfig+0x1e>
 8003ec8:	e07c      	b.n	8003fc4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003eca:	4bc3      	ldr	r3, [pc, #780]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	2238      	movs	r2, #56	; 0x38
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ed4:	4bc0      	ldr	r3, [pc, #768]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	2203      	movs	r2, #3
 8003eda:	4013      	ands	r3, r2
 8003edc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003ede:	69bb      	ldr	r3, [r7, #24]
 8003ee0:	2b10      	cmp	r3, #16
 8003ee2:	d102      	bne.n	8003eea <HAL_RCC_OscConfig+0x3e>
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	2b03      	cmp	r3, #3
 8003ee8:	d002      	beq.n	8003ef0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003eea:	69bb      	ldr	r3, [r7, #24]
 8003eec:	2b08      	cmp	r3, #8
 8003eee:	d10b      	bne.n	8003f08 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ef0:	4bb9      	ldr	r3, [pc, #740]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	2380      	movs	r3, #128	; 0x80
 8003ef6:	029b      	lsls	r3, r3, #10
 8003ef8:	4013      	ands	r3, r2
 8003efa:	d062      	beq.n	8003fc2 <HAL_RCC_OscConfig+0x116>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d15e      	bne.n	8003fc2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e2d9      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	685a      	ldr	r2, [r3, #4]
 8003f0c:	2380      	movs	r3, #128	; 0x80
 8003f0e:	025b      	lsls	r3, r3, #9
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d107      	bne.n	8003f24 <HAL_RCC_OscConfig+0x78>
 8003f14:	4bb0      	ldr	r3, [pc, #704]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	4baf      	ldr	r3, [pc, #700]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8003f1a:	2180      	movs	r1, #128	; 0x80
 8003f1c:	0249      	lsls	r1, r1, #9
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	601a      	str	r2, [r3, #0]
 8003f22:	e020      	b.n	8003f66 <HAL_RCC_OscConfig+0xba>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	685a      	ldr	r2, [r3, #4]
 8003f28:	23a0      	movs	r3, #160	; 0xa0
 8003f2a:	02db      	lsls	r3, r3, #11
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d10e      	bne.n	8003f4e <HAL_RCC_OscConfig+0xa2>
 8003f30:	4ba9      	ldr	r3, [pc, #676]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	4ba8      	ldr	r3, [pc, #672]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8003f36:	2180      	movs	r1, #128	; 0x80
 8003f38:	02c9      	lsls	r1, r1, #11
 8003f3a:	430a      	orrs	r2, r1
 8003f3c:	601a      	str	r2, [r3, #0]
 8003f3e:	4ba6      	ldr	r3, [pc, #664]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	4ba5      	ldr	r3, [pc, #660]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8003f44:	2180      	movs	r1, #128	; 0x80
 8003f46:	0249      	lsls	r1, r1, #9
 8003f48:	430a      	orrs	r2, r1
 8003f4a:	601a      	str	r2, [r3, #0]
 8003f4c:	e00b      	b.n	8003f66 <HAL_RCC_OscConfig+0xba>
 8003f4e:	4ba2      	ldr	r3, [pc, #648]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	4ba1      	ldr	r3, [pc, #644]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8003f54:	49a1      	ldr	r1, [pc, #644]	; (80041dc <HAL_RCC_OscConfig+0x330>)
 8003f56:	400a      	ands	r2, r1
 8003f58:	601a      	str	r2, [r3, #0]
 8003f5a:	4b9f      	ldr	r3, [pc, #636]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	4b9e      	ldr	r3, [pc, #632]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8003f60:	499f      	ldr	r1, [pc, #636]	; (80041e0 <HAL_RCC_OscConfig+0x334>)
 8003f62:	400a      	ands	r2, r1
 8003f64:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d014      	beq.n	8003f98 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f6e:	f7fd ffad 	bl	8001ecc <HAL_GetTick>
 8003f72:	0003      	movs	r3, r0
 8003f74:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f76:	e008      	b.n	8003f8a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f78:	f7fd ffa8 	bl	8001ecc <HAL_GetTick>
 8003f7c:	0002      	movs	r2, r0
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	2b64      	cmp	r3, #100	; 0x64
 8003f84:	d901      	bls.n	8003f8a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e298      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f8a:	4b93      	ldr	r3, [pc, #588]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	2380      	movs	r3, #128	; 0x80
 8003f90:	029b      	lsls	r3, r3, #10
 8003f92:	4013      	ands	r3, r2
 8003f94:	d0f0      	beq.n	8003f78 <HAL_RCC_OscConfig+0xcc>
 8003f96:	e015      	b.n	8003fc4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f98:	f7fd ff98 	bl	8001ecc <HAL_GetTick>
 8003f9c:	0003      	movs	r3, r0
 8003f9e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003fa0:	e008      	b.n	8003fb4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fa2:	f7fd ff93 	bl	8001ecc <HAL_GetTick>
 8003fa6:	0002      	movs	r2, r0
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	2b64      	cmp	r3, #100	; 0x64
 8003fae:	d901      	bls.n	8003fb4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e283      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003fb4:	4b88      	ldr	r3, [pc, #544]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	2380      	movs	r3, #128	; 0x80
 8003fba:	029b      	lsls	r3, r3, #10
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	d1f0      	bne.n	8003fa2 <HAL_RCC_OscConfig+0xf6>
 8003fc0:	e000      	b.n	8003fc4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fc2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	2202      	movs	r2, #2
 8003fca:	4013      	ands	r3, r2
 8003fcc:	d100      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x124>
 8003fce:	e099      	b.n	8004104 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fd0:	4b81      	ldr	r3, [pc, #516]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	2238      	movs	r2, #56	; 0x38
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003fda:	4b7f      	ldr	r3, [pc, #508]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	2203      	movs	r2, #3
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003fe4:	69bb      	ldr	r3, [r7, #24]
 8003fe6:	2b10      	cmp	r3, #16
 8003fe8:	d102      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x144>
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d002      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003ff0:	69bb      	ldr	r3, [r7, #24]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d135      	bne.n	8004062 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ff6:	4b78      	ldr	r3, [pc, #480]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	2380      	movs	r3, #128	; 0x80
 8003ffc:	00db      	lsls	r3, r3, #3
 8003ffe:	4013      	ands	r3, r2
 8004000:	d005      	beq.n	800400e <HAL_RCC_OscConfig+0x162>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	68db      	ldr	r3, [r3, #12]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d101      	bne.n	800400e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e256      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800400e:	4b72      	ldr	r3, [pc, #456]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	4a74      	ldr	r2, [pc, #464]	; (80041e4 <HAL_RCC_OscConfig+0x338>)
 8004014:	4013      	ands	r3, r2
 8004016:	0019      	movs	r1, r3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	695b      	ldr	r3, [r3, #20]
 800401c:	021a      	lsls	r2, r3, #8
 800401e:	4b6e      	ldr	r3, [pc, #440]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8004020:	430a      	orrs	r2, r1
 8004022:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004024:	69bb      	ldr	r3, [r7, #24]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d112      	bne.n	8004050 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800402a:	4b6b      	ldr	r3, [pc, #428]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a6e      	ldr	r2, [pc, #440]	; (80041e8 <HAL_RCC_OscConfig+0x33c>)
 8004030:	4013      	ands	r3, r2
 8004032:	0019      	movs	r1, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	691a      	ldr	r2, [r3, #16]
 8004038:	4b67      	ldr	r3, [pc, #412]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 800403a:	430a      	orrs	r2, r1
 800403c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800403e:	4b66      	ldr	r3, [pc, #408]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	0adb      	lsrs	r3, r3, #11
 8004044:	2207      	movs	r2, #7
 8004046:	4013      	ands	r3, r2
 8004048:	4a68      	ldr	r2, [pc, #416]	; (80041ec <HAL_RCC_OscConfig+0x340>)
 800404a:	40da      	lsrs	r2, r3
 800404c:	4b68      	ldr	r3, [pc, #416]	; (80041f0 <HAL_RCC_OscConfig+0x344>)
 800404e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004050:	4b68      	ldr	r3, [pc, #416]	; (80041f4 <HAL_RCC_OscConfig+0x348>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	0018      	movs	r0, r3
 8004056:	f7fd fedd 	bl	8001e14 <HAL_InitTick>
 800405a:	1e03      	subs	r3, r0, #0
 800405c:	d051      	beq.n	8004102 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e22c      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d030      	beq.n	80040cc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800406a:	4b5b      	ldr	r3, [pc, #364]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a5e      	ldr	r2, [pc, #376]	; (80041e8 <HAL_RCC_OscConfig+0x33c>)
 8004070:	4013      	ands	r3, r2
 8004072:	0019      	movs	r1, r3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	691a      	ldr	r2, [r3, #16]
 8004078:	4b57      	ldr	r3, [pc, #348]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 800407a:	430a      	orrs	r2, r1
 800407c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800407e:	4b56      	ldr	r3, [pc, #344]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	4b55      	ldr	r3, [pc, #340]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8004084:	2180      	movs	r1, #128	; 0x80
 8004086:	0049      	lsls	r1, r1, #1
 8004088:	430a      	orrs	r2, r1
 800408a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800408c:	f7fd ff1e 	bl	8001ecc <HAL_GetTick>
 8004090:	0003      	movs	r3, r0
 8004092:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004094:	e008      	b.n	80040a8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004096:	f7fd ff19 	bl	8001ecc <HAL_GetTick>
 800409a:	0002      	movs	r2, r0
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	1ad3      	subs	r3, r2, r3
 80040a0:	2b02      	cmp	r3, #2
 80040a2:	d901      	bls.n	80040a8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80040a4:	2303      	movs	r3, #3
 80040a6:	e209      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040a8:	4b4b      	ldr	r3, [pc, #300]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	2380      	movs	r3, #128	; 0x80
 80040ae:	00db      	lsls	r3, r3, #3
 80040b0:	4013      	ands	r3, r2
 80040b2:	d0f0      	beq.n	8004096 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040b4:	4b48      	ldr	r3, [pc, #288]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	4a4a      	ldr	r2, [pc, #296]	; (80041e4 <HAL_RCC_OscConfig+0x338>)
 80040ba:	4013      	ands	r3, r2
 80040bc:	0019      	movs	r1, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	021a      	lsls	r2, r3, #8
 80040c4:	4b44      	ldr	r3, [pc, #272]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 80040c6:	430a      	orrs	r2, r1
 80040c8:	605a      	str	r2, [r3, #4]
 80040ca:	e01b      	b.n	8004104 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80040cc:	4b42      	ldr	r3, [pc, #264]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	4b41      	ldr	r3, [pc, #260]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 80040d2:	4949      	ldr	r1, [pc, #292]	; (80041f8 <HAL_RCC_OscConfig+0x34c>)
 80040d4:	400a      	ands	r2, r1
 80040d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040d8:	f7fd fef8 	bl	8001ecc <HAL_GetTick>
 80040dc:	0003      	movs	r3, r0
 80040de:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80040e0:	e008      	b.n	80040f4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040e2:	f7fd fef3 	bl	8001ecc <HAL_GetTick>
 80040e6:	0002      	movs	r2, r0
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	2b02      	cmp	r3, #2
 80040ee:	d901      	bls.n	80040f4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80040f0:	2303      	movs	r3, #3
 80040f2:	e1e3      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80040f4:	4b38      	ldr	r3, [pc, #224]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	2380      	movs	r3, #128	; 0x80
 80040fa:	00db      	lsls	r3, r3, #3
 80040fc:	4013      	ands	r3, r2
 80040fe:	d1f0      	bne.n	80040e2 <HAL_RCC_OscConfig+0x236>
 8004100:	e000      	b.n	8004104 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004102:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	2208      	movs	r2, #8
 800410a:	4013      	ands	r3, r2
 800410c:	d047      	beq.n	800419e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800410e:	4b32      	ldr	r3, [pc, #200]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	2238      	movs	r2, #56	; 0x38
 8004114:	4013      	ands	r3, r2
 8004116:	2b18      	cmp	r3, #24
 8004118:	d10a      	bne.n	8004130 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800411a:	4b2f      	ldr	r3, [pc, #188]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 800411c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800411e:	2202      	movs	r2, #2
 8004120:	4013      	ands	r3, r2
 8004122:	d03c      	beq.n	800419e <HAL_RCC_OscConfig+0x2f2>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	699b      	ldr	r3, [r3, #24]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d138      	bne.n	800419e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e1c5      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	699b      	ldr	r3, [r3, #24]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d019      	beq.n	800416c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004138:	4b27      	ldr	r3, [pc, #156]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 800413a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800413c:	4b26      	ldr	r3, [pc, #152]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 800413e:	2101      	movs	r1, #1
 8004140:	430a      	orrs	r2, r1
 8004142:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004144:	f7fd fec2 	bl	8001ecc <HAL_GetTick>
 8004148:	0003      	movs	r3, r0
 800414a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800414c:	e008      	b.n	8004160 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800414e:	f7fd febd 	bl	8001ecc <HAL_GetTick>
 8004152:	0002      	movs	r2, r0
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	1ad3      	subs	r3, r2, r3
 8004158:	2b02      	cmp	r3, #2
 800415a:	d901      	bls.n	8004160 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800415c:	2303      	movs	r3, #3
 800415e:	e1ad      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004160:	4b1d      	ldr	r3, [pc, #116]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8004162:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004164:	2202      	movs	r2, #2
 8004166:	4013      	ands	r3, r2
 8004168:	d0f1      	beq.n	800414e <HAL_RCC_OscConfig+0x2a2>
 800416a:	e018      	b.n	800419e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800416c:	4b1a      	ldr	r3, [pc, #104]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 800416e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004170:	4b19      	ldr	r3, [pc, #100]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8004172:	2101      	movs	r1, #1
 8004174:	438a      	bics	r2, r1
 8004176:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004178:	f7fd fea8 	bl	8001ecc <HAL_GetTick>
 800417c:	0003      	movs	r3, r0
 800417e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004180:	e008      	b.n	8004194 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004182:	f7fd fea3 	bl	8001ecc <HAL_GetTick>
 8004186:	0002      	movs	r2, r0
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	2b02      	cmp	r3, #2
 800418e:	d901      	bls.n	8004194 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e193      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004194:	4b10      	ldr	r3, [pc, #64]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 8004196:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004198:	2202      	movs	r2, #2
 800419a:	4013      	ands	r3, r2
 800419c:	d1f1      	bne.n	8004182 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	2204      	movs	r2, #4
 80041a4:	4013      	ands	r3, r2
 80041a6:	d100      	bne.n	80041aa <HAL_RCC_OscConfig+0x2fe>
 80041a8:	e0c6      	b.n	8004338 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041aa:	231f      	movs	r3, #31
 80041ac:	18fb      	adds	r3, r7, r3
 80041ae:	2200      	movs	r2, #0
 80041b0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80041b2:	4b09      	ldr	r3, [pc, #36]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	2238      	movs	r2, #56	; 0x38
 80041b8:	4013      	ands	r3, r2
 80041ba:	2b20      	cmp	r3, #32
 80041bc:	d11e      	bne.n	80041fc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80041be:	4b06      	ldr	r3, [pc, #24]	; (80041d8 <HAL_RCC_OscConfig+0x32c>)
 80041c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041c2:	2202      	movs	r2, #2
 80041c4:	4013      	ands	r3, r2
 80041c6:	d100      	bne.n	80041ca <HAL_RCC_OscConfig+0x31e>
 80041c8:	e0b6      	b.n	8004338 <HAL_RCC_OscConfig+0x48c>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d000      	beq.n	80041d4 <HAL_RCC_OscConfig+0x328>
 80041d2:	e0b1      	b.n	8004338 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e171      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
 80041d8:	40021000 	.word	0x40021000
 80041dc:	fffeffff 	.word	0xfffeffff
 80041e0:	fffbffff 	.word	0xfffbffff
 80041e4:	ffff80ff 	.word	0xffff80ff
 80041e8:	ffffc7ff 	.word	0xffffc7ff
 80041ec:	00f42400 	.word	0x00f42400
 80041f0:	20000010 	.word	0x20000010
 80041f4:	20000014 	.word	0x20000014
 80041f8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80041fc:	4bb1      	ldr	r3, [pc, #708]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 80041fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004200:	2380      	movs	r3, #128	; 0x80
 8004202:	055b      	lsls	r3, r3, #21
 8004204:	4013      	ands	r3, r2
 8004206:	d101      	bne.n	800420c <HAL_RCC_OscConfig+0x360>
 8004208:	2301      	movs	r3, #1
 800420a:	e000      	b.n	800420e <HAL_RCC_OscConfig+0x362>
 800420c:	2300      	movs	r3, #0
 800420e:	2b00      	cmp	r3, #0
 8004210:	d011      	beq.n	8004236 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004212:	4bac      	ldr	r3, [pc, #688]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 8004214:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004216:	4bab      	ldr	r3, [pc, #684]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 8004218:	2180      	movs	r1, #128	; 0x80
 800421a:	0549      	lsls	r1, r1, #21
 800421c:	430a      	orrs	r2, r1
 800421e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004220:	4ba8      	ldr	r3, [pc, #672]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 8004222:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004224:	2380      	movs	r3, #128	; 0x80
 8004226:	055b      	lsls	r3, r3, #21
 8004228:	4013      	ands	r3, r2
 800422a:	60fb      	str	r3, [r7, #12]
 800422c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800422e:	231f      	movs	r3, #31
 8004230:	18fb      	adds	r3, r7, r3
 8004232:	2201      	movs	r2, #1
 8004234:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004236:	4ba4      	ldr	r3, [pc, #656]	; (80044c8 <HAL_RCC_OscConfig+0x61c>)
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	2380      	movs	r3, #128	; 0x80
 800423c:	005b      	lsls	r3, r3, #1
 800423e:	4013      	ands	r3, r2
 8004240:	d11a      	bne.n	8004278 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004242:	4ba1      	ldr	r3, [pc, #644]	; (80044c8 <HAL_RCC_OscConfig+0x61c>)
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	4ba0      	ldr	r3, [pc, #640]	; (80044c8 <HAL_RCC_OscConfig+0x61c>)
 8004248:	2180      	movs	r1, #128	; 0x80
 800424a:	0049      	lsls	r1, r1, #1
 800424c:	430a      	orrs	r2, r1
 800424e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004250:	f7fd fe3c 	bl	8001ecc <HAL_GetTick>
 8004254:	0003      	movs	r3, r0
 8004256:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004258:	e008      	b.n	800426c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800425a:	f7fd fe37 	bl	8001ecc <HAL_GetTick>
 800425e:	0002      	movs	r2, r0
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	1ad3      	subs	r3, r2, r3
 8004264:	2b02      	cmp	r3, #2
 8004266:	d901      	bls.n	800426c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e127      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800426c:	4b96      	ldr	r3, [pc, #600]	; (80044c8 <HAL_RCC_OscConfig+0x61c>)
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	2380      	movs	r3, #128	; 0x80
 8004272:	005b      	lsls	r3, r3, #1
 8004274:	4013      	ands	r3, r2
 8004276:	d0f0      	beq.n	800425a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	2b01      	cmp	r3, #1
 800427e:	d106      	bne.n	800428e <HAL_RCC_OscConfig+0x3e2>
 8004280:	4b90      	ldr	r3, [pc, #576]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 8004282:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004284:	4b8f      	ldr	r3, [pc, #572]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 8004286:	2101      	movs	r1, #1
 8004288:	430a      	orrs	r2, r1
 800428a:	65da      	str	r2, [r3, #92]	; 0x5c
 800428c:	e01c      	b.n	80042c8 <HAL_RCC_OscConfig+0x41c>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	2b05      	cmp	r3, #5
 8004294:	d10c      	bne.n	80042b0 <HAL_RCC_OscConfig+0x404>
 8004296:	4b8b      	ldr	r3, [pc, #556]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 8004298:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800429a:	4b8a      	ldr	r3, [pc, #552]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 800429c:	2104      	movs	r1, #4
 800429e:	430a      	orrs	r2, r1
 80042a0:	65da      	str	r2, [r3, #92]	; 0x5c
 80042a2:	4b88      	ldr	r3, [pc, #544]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 80042a4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80042a6:	4b87      	ldr	r3, [pc, #540]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 80042a8:	2101      	movs	r1, #1
 80042aa:	430a      	orrs	r2, r1
 80042ac:	65da      	str	r2, [r3, #92]	; 0x5c
 80042ae:	e00b      	b.n	80042c8 <HAL_RCC_OscConfig+0x41c>
 80042b0:	4b84      	ldr	r3, [pc, #528]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 80042b2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80042b4:	4b83      	ldr	r3, [pc, #524]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 80042b6:	2101      	movs	r1, #1
 80042b8:	438a      	bics	r2, r1
 80042ba:	65da      	str	r2, [r3, #92]	; 0x5c
 80042bc:	4b81      	ldr	r3, [pc, #516]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 80042be:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80042c0:	4b80      	ldr	r3, [pc, #512]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 80042c2:	2104      	movs	r1, #4
 80042c4:	438a      	bics	r2, r1
 80042c6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d014      	beq.n	80042fa <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042d0:	f7fd fdfc 	bl	8001ecc <HAL_GetTick>
 80042d4:	0003      	movs	r3, r0
 80042d6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042d8:	e009      	b.n	80042ee <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042da:	f7fd fdf7 	bl	8001ecc <HAL_GetTick>
 80042de:	0002      	movs	r2, r0
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	4a79      	ldr	r2, [pc, #484]	; (80044cc <HAL_RCC_OscConfig+0x620>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d901      	bls.n	80042ee <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80042ea:	2303      	movs	r3, #3
 80042ec:	e0e6      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042ee:	4b75      	ldr	r3, [pc, #468]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 80042f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042f2:	2202      	movs	r2, #2
 80042f4:	4013      	ands	r3, r2
 80042f6:	d0f0      	beq.n	80042da <HAL_RCC_OscConfig+0x42e>
 80042f8:	e013      	b.n	8004322 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042fa:	f7fd fde7 	bl	8001ecc <HAL_GetTick>
 80042fe:	0003      	movs	r3, r0
 8004300:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004302:	e009      	b.n	8004318 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004304:	f7fd fde2 	bl	8001ecc <HAL_GetTick>
 8004308:	0002      	movs	r2, r0
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	1ad3      	subs	r3, r2, r3
 800430e:	4a6f      	ldr	r2, [pc, #444]	; (80044cc <HAL_RCC_OscConfig+0x620>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d901      	bls.n	8004318 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8004314:	2303      	movs	r3, #3
 8004316:	e0d1      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004318:	4b6a      	ldr	r3, [pc, #424]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 800431a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800431c:	2202      	movs	r2, #2
 800431e:	4013      	ands	r3, r2
 8004320:	d1f0      	bne.n	8004304 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004322:	231f      	movs	r3, #31
 8004324:	18fb      	adds	r3, r7, r3
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d105      	bne.n	8004338 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800432c:	4b65      	ldr	r3, [pc, #404]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 800432e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004330:	4b64      	ldr	r3, [pc, #400]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 8004332:	4967      	ldr	r1, [pc, #412]	; (80044d0 <HAL_RCC_OscConfig+0x624>)
 8004334:	400a      	ands	r2, r1
 8004336:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	69db      	ldr	r3, [r3, #28]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d100      	bne.n	8004342 <HAL_RCC_OscConfig+0x496>
 8004340:	e0bb      	b.n	80044ba <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004342:	4b60      	ldr	r3, [pc, #384]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	2238      	movs	r2, #56	; 0x38
 8004348:	4013      	ands	r3, r2
 800434a:	2b10      	cmp	r3, #16
 800434c:	d100      	bne.n	8004350 <HAL_RCC_OscConfig+0x4a4>
 800434e:	e07b      	b.n	8004448 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	69db      	ldr	r3, [r3, #28]
 8004354:	2b02      	cmp	r3, #2
 8004356:	d156      	bne.n	8004406 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004358:	4b5a      	ldr	r3, [pc, #360]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	4b59      	ldr	r3, [pc, #356]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 800435e:	495d      	ldr	r1, [pc, #372]	; (80044d4 <HAL_RCC_OscConfig+0x628>)
 8004360:	400a      	ands	r2, r1
 8004362:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004364:	f7fd fdb2 	bl	8001ecc <HAL_GetTick>
 8004368:	0003      	movs	r3, r0
 800436a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800436c:	e008      	b.n	8004380 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800436e:	f7fd fdad 	bl	8001ecc <HAL_GetTick>
 8004372:	0002      	movs	r2, r0
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	2b02      	cmp	r3, #2
 800437a:	d901      	bls.n	8004380 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800437c:	2303      	movs	r3, #3
 800437e:	e09d      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004380:	4b50      	ldr	r3, [pc, #320]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	2380      	movs	r3, #128	; 0x80
 8004386:	049b      	lsls	r3, r3, #18
 8004388:	4013      	ands	r3, r2
 800438a:	d1f0      	bne.n	800436e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800438c:	4b4d      	ldr	r3, [pc, #308]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	4a51      	ldr	r2, [pc, #324]	; (80044d8 <HAL_RCC_OscConfig+0x62c>)
 8004392:	4013      	ands	r3, r2
 8004394:	0019      	movs	r1, r3
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6a1a      	ldr	r2, [r3, #32]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800439e:	431a      	orrs	r2, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043a4:	021b      	lsls	r3, r3, #8
 80043a6:	431a      	orrs	r2, r3
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ac:	431a      	orrs	r2, r3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b2:	431a      	orrs	r2, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043b8:	431a      	orrs	r2, r3
 80043ba:	4b42      	ldr	r3, [pc, #264]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 80043bc:	430a      	orrs	r2, r1
 80043be:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043c0:	4b40      	ldr	r3, [pc, #256]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 80043c2:	681a      	ldr	r2, [r3, #0]
 80043c4:	4b3f      	ldr	r3, [pc, #252]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 80043c6:	2180      	movs	r1, #128	; 0x80
 80043c8:	0449      	lsls	r1, r1, #17
 80043ca:	430a      	orrs	r2, r1
 80043cc:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80043ce:	4b3d      	ldr	r3, [pc, #244]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 80043d0:	68da      	ldr	r2, [r3, #12]
 80043d2:	4b3c      	ldr	r3, [pc, #240]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 80043d4:	2180      	movs	r1, #128	; 0x80
 80043d6:	0549      	lsls	r1, r1, #21
 80043d8:	430a      	orrs	r2, r1
 80043da:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043dc:	f7fd fd76 	bl	8001ecc <HAL_GetTick>
 80043e0:	0003      	movs	r3, r0
 80043e2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043e4:	e008      	b.n	80043f8 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043e6:	f7fd fd71 	bl	8001ecc <HAL_GetTick>
 80043ea:	0002      	movs	r2, r0
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	1ad3      	subs	r3, r2, r3
 80043f0:	2b02      	cmp	r3, #2
 80043f2:	d901      	bls.n	80043f8 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80043f4:	2303      	movs	r3, #3
 80043f6:	e061      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043f8:	4b32      	ldr	r3, [pc, #200]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	2380      	movs	r3, #128	; 0x80
 80043fe:	049b      	lsls	r3, r3, #18
 8004400:	4013      	ands	r3, r2
 8004402:	d0f0      	beq.n	80043e6 <HAL_RCC_OscConfig+0x53a>
 8004404:	e059      	b.n	80044ba <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004406:	4b2f      	ldr	r3, [pc, #188]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	4b2e      	ldr	r3, [pc, #184]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 800440c:	4931      	ldr	r1, [pc, #196]	; (80044d4 <HAL_RCC_OscConfig+0x628>)
 800440e:	400a      	ands	r2, r1
 8004410:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004412:	f7fd fd5b 	bl	8001ecc <HAL_GetTick>
 8004416:	0003      	movs	r3, r0
 8004418:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800441a:	e008      	b.n	800442e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800441c:	f7fd fd56 	bl	8001ecc <HAL_GetTick>
 8004420:	0002      	movs	r2, r0
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b02      	cmp	r3, #2
 8004428:	d901      	bls.n	800442e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e046      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800442e:	4b25      	ldr	r3, [pc, #148]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	2380      	movs	r3, #128	; 0x80
 8004434:	049b      	lsls	r3, r3, #18
 8004436:	4013      	ands	r3, r2
 8004438:	d1f0      	bne.n	800441c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800443a:	4b22      	ldr	r3, [pc, #136]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 800443c:	68da      	ldr	r2, [r3, #12]
 800443e:	4b21      	ldr	r3, [pc, #132]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 8004440:	4926      	ldr	r1, [pc, #152]	; (80044dc <HAL_RCC_OscConfig+0x630>)
 8004442:	400a      	ands	r2, r1
 8004444:	60da      	str	r2, [r3, #12]
 8004446:	e038      	b.n	80044ba <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	69db      	ldr	r3, [r3, #28]
 800444c:	2b01      	cmp	r3, #1
 800444e:	d101      	bne.n	8004454 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e033      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004454:	4b1b      	ldr	r3, [pc, #108]	; (80044c4 <HAL_RCC_OscConfig+0x618>)
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	2203      	movs	r2, #3
 800445e:	401a      	ands	r2, r3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6a1b      	ldr	r3, [r3, #32]
 8004464:	429a      	cmp	r2, r3
 8004466:	d126      	bne.n	80044b6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	2270      	movs	r2, #112	; 0x70
 800446c:	401a      	ands	r2, r3
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004472:	429a      	cmp	r2, r3
 8004474:	d11f      	bne.n	80044b6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004476:	697a      	ldr	r2, [r7, #20]
 8004478:	23fe      	movs	r3, #254	; 0xfe
 800447a:	01db      	lsls	r3, r3, #7
 800447c:	401a      	ands	r2, r3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004482:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004484:	429a      	cmp	r2, r3
 8004486:	d116      	bne.n	80044b6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004488:	697a      	ldr	r2, [r7, #20]
 800448a:	23f8      	movs	r3, #248	; 0xf8
 800448c:	039b      	lsls	r3, r3, #14
 800448e:	401a      	ands	r2, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004494:	429a      	cmp	r2, r3
 8004496:	d10e      	bne.n	80044b6 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004498:	697a      	ldr	r2, [r7, #20]
 800449a:	23e0      	movs	r3, #224	; 0xe0
 800449c:	051b      	lsls	r3, r3, #20
 800449e:	401a      	ands	r2, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d106      	bne.n	80044b6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	0f5b      	lsrs	r3, r3, #29
 80044ac:	075a      	lsls	r2, r3, #29
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d001      	beq.n	80044ba <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e000      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80044ba:	2300      	movs	r3, #0
}
 80044bc:	0018      	movs	r0, r3
 80044be:	46bd      	mov	sp, r7
 80044c0:	b008      	add	sp, #32
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	40021000 	.word	0x40021000
 80044c8:	40007000 	.word	0x40007000
 80044cc:	00001388 	.word	0x00001388
 80044d0:	efffffff 	.word	0xefffffff
 80044d4:	feffffff 	.word	0xfeffffff
 80044d8:	11c1808c 	.word	0x11c1808c
 80044dc:	eefefffc 	.word	0xeefefffc

080044e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d101      	bne.n	80044f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e0e9      	b.n	80046c8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044f4:	4b76      	ldr	r3, [pc, #472]	; (80046d0 <HAL_RCC_ClockConfig+0x1f0>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2207      	movs	r2, #7
 80044fa:	4013      	ands	r3, r2
 80044fc:	683a      	ldr	r2, [r7, #0]
 80044fe:	429a      	cmp	r2, r3
 8004500:	d91e      	bls.n	8004540 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004502:	4b73      	ldr	r3, [pc, #460]	; (80046d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	2207      	movs	r2, #7
 8004508:	4393      	bics	r3, r2
 800450a:	0019      	movs	r1, r3
 800450c:	4b70      	ldr	r3, [pc, #448]	; (80046d0 <HAL_RCC_ClockConfig+0x1f0>)
 800450e:	683a      	ldr	r2, [r7, #0]
 8004510:	430a      	orrs	r2, r1
 8004512:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004514:	f7fd fcda 	bl	8001ecc <HAL_GetTick>
 8004518:	0003      	movs	r3, r0
 800451a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800451c:	e009      	b.n	8004532 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800451e:	f7fd fcd5 	bl	8001ecc <HAL_GetTick>
 8004522:	0002      	movs	r2, r0
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	1ad3      	subs	r3, r2, r3
 8004528:	4a6a      	ldr	r2, [pc, #424]	; (80046d4 <HAL_RCC_ClockConfig+0x1f4>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d901      	bls.n	8004532 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800452e:	2303      	movs	r3, #3
 8004530:	e0ca      	b.n	80046c8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004532:	4b67      	ldr	r3, [pc, #412]	; (80046d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	2207      	movs	r2, #7
 8004538:	4013      	ands	r3, r2
 800453a:	683a      	ldr	r2, [r7, #0]
 800453c:	429a      	cmp	r2, r3
 800453e:	d1ee      	bne.n	800451e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	2202      	movs	r2, #2
 8004546:	4013      	ands	r3, r2
 8004548:	d015      	beq.n	8004576 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	2204      	movs	r2, #4
 8004550:	4013      	ands	r3, r2
 8004552:	d006      	beq.n	8004562 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004554:	4b60      	ldr	r3, [pc, #384]	; (80046d8 <HAL_RCC_ClockConfig+0x1f8>)
 8004556:	689a      	ldr	r2, [r3, #8]
 8004558:	4b5f      	ldr	r3, [pc, #380]	; (80046d8 <HAL_RCC_ClockConfig+0x1f8>)
 800455a:	21e0      	movs	r1, #224	; 0xe0
 800455c:	01c9      	lsls	r1, r1, #7
 800455e:	430a      	orrs	r2, r1
 8004560:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004562:	4b5d      	ldr	r3, [pc, #372]	; (80046d8 <HAL_RCC_ClockConfig+0x1f8>)
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	4a5d      	ldr	r2, [pc, #372]	; (80046dc <HAL_RCC_ClockConfig+0x1fc>)
 8004568:	4013      	ands	r3, r2
 800456a:	0019      	movs	r1, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	689a      	ldr	r2, [r3, #8]
 8004570:	4b59      	ldr	r3, [pc, #356]	; (80046d8 <HAL_RCC_ClockConfig+0x1f8>)
 8004572:	430a      	orrs	r2, r1
 8004574:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	2201      	movs	r2, #1
 800457c:	4013      	ands	r3, r2
 800457e:	d057      	beq.n	8004630 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	2b01      	cmp	r3, #1
 8004586:	d107      	bne.n	8004598 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004588:	4b53      	ldr	r3, [pc, #332]	; (80046d8 <HAL_RCC_ClockConfig+0x1f8>)
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	2380      	movs	r3, #128	; 0x80
 800458e:	029b      	lsls	r3, r3, #10
 8004590:	4013      	ands	r3, r2
 8004592:	d12b      	bne.n	80045ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	e097      	b.n	80046c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	2b02      	cmp	r3, #2
 800459e:	d107      	bne.n	80045b0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045a0:	4b4d      	ldr	r3, [pc, #308]	; (80046d8 <HAL_RCC_ClockConfig+0x1f8>)
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	2380      	movs	r3, #128	; 0x80
 80045a6:	049b      	lsls	r3, r3, #18
 80045a8:	4013      	ands	r3, r2
 80045aa:	d11f      	bne.n	80045ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e08b      	b.n	80046c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d107      	bne.n	80045c8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045b8:	4b47      	ldr	r3, [pc, #284]	; (80046d8 <HAL_RCC_ClockConfig+0x1f8>)
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	2380      	movs	r3, #128	; 0x80
 80045be:	00db      	lsls	r3, r3, #3
 80045c0:	4013      	ands	r3, r2
 80045c2:	d113      	bne.n	80045ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e07f      	b.n	80046c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	2b03      	cmp	r3, #3
 80045ce:	d106      	bne.n	80045de <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80045d0:	4b41      	ldr	r3, [pc, #260]	; (80046d8 <HAL_RCC_ClockConfig+0x1f8>)
 80045d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045d4:	2202      	movs	r2, #2
 80045d6:	4013      	ands	r3, r2
 80045d8:	d108      	bne.n	80045ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e074      	b.n	80046c8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045de:	4b3e      	ldr	r3, [pc, #248]	; (80046d8 <HAL_RCC_ClockConfig+0x1f8>)
 80045e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045e2:	2202      	movs	r2, #2
 80045e4:	4013      	ands	r3, r2
 80045e6:	d101      	bne.n	80045ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e06d      	b.n	80046c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80045ec:	4b3a      	ldr	r3, [pc, #232]	; (80046d8 <HAL_RCC_ClockConfig+0x1f8>)
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	2207      	movs	r2, #7
 80045f2:	4393      	bics	r3, r2
 80045f4:	0019      	movs	r1, r3
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	685a      	ldr	r2, [r3, #4]
 80045fa:	4b37      	ldr	r3, [pc, #220]	; (80046d8 <HAL_RCC_ClockConfig+0x1f8>)
 80045fc:	430a      	orrs	r2, r1
 80045fe:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004600:	f7fd fc64 	bl	8001ecc <HAL_GetTick>
 8004604:	0003      	movs	r3, r0
 8004606:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004608:	e009      	b.n	800461e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800460a:	f7fd fc5f 	bl	8001ecc <HAL_GetTick>
 800460e:	0002      	movs	r2, r0
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	4a2f      	ldr	r2, [pc, #188]	; (80046d4 <HAL_RCC_ClockConfig+0x1f4>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d901      	bls.n	800461e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e054      	b.n	80046c8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800461e:	4b2e      	ldr	r3, [pc, #184]	; (80046d8 <HAL_RCC_ClockConfig+0x1f8>)
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	2238      	movs	r2, #56	; 0x38
 8004624:	401a      	ands	r2, r3
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	00db      	lsls	r3, r3, #3
 800462c:	429a      	cmp	r2, r3
 800462e:	d1ec      	bne.n	800460a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004630:	4b27      	ldr	r3, [pc, #156]	; (80046d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2207      	movs	r2, #7
 8004636:	4013      	ands	r3, r2
 8004638:	683a      	ldr	r2, [r7, #0]
 800463a:	429a      	cmp	r2, r3
 800463c:	d21e      	bcs.n	800467c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800463e:	4b24      	ldr	r3, [pc, #144]	; (80046d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	2207      	movs	r2, #7
 8004644:	4393      	bics	r3, r2
 8004646:	0019      	movs	r1, r3
 8004648:	4b21      	ldr	r3, [pc, #132]	; (80046d0 <HAL_RCC_ClockConfig+0x1f0>)
 800464a:	683a      	ldr	r2, [r7, #0]
 800464c:	430a      	orrs	r2, r1
 800464e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004650:	f7fd fc3c 	bl	8001ecc <HAL_GetTick>
 8004654:	0003      	movs	r3, r0
 8004656:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004658:	e009      	b.n	800466e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800465a:	f7fd fc37 	bl	8001ecc <HAL_GetTick>
 800465e:	0002      	movs	r2, r0
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	4a1b      	ldr	r2, [pc, #108]	; (80046d4 <HAL_RCC_ClockConfig+0x1f4>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d901      	bls.n	800466e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800466a:	2303      	movs	r3, #3
 800466c:	e02c      	b.n	80046c8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800466e:	4b18      	ldr	r3, [pc, #96]	; (80046d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	2207      	movs	r2, #7
 8004674:	4013      	ands	r3, r2
 8004676:	683a      	ldr	r2, [r7, #0]
 8004678:	429a      	cmp	r2, r3
 800467a:	d1ee      	bne.n	800465a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2204      	movs	r2, #4
 8004682:	4013      	ands	r3, r2
 8004684:	d009      	beq.n	800469a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004686:	4b14      	ldr	r3, [pc, #80]	; (80046d8 <HAL_RCC_ClockConfig+0x1f8>)
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	4a15      	ldr	r2, [pc, #84]	; (80046e0 <HAL_RCC_ClockConfig+0x200>)
 800468c:	4013      	ands	r3, r2
 800468e:	0019      	movs	r1, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	68da      	ldr	r2, [r3, #12]
 8004694:	4b10      	ldr	r3, [pc, #64]	; (80046d8 <HAL_RCC_ClockConfig+0x1f8>)
 8004696:	430a      	orrs	r2, r1
 8004698:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800469a:	f000 f829 	bl	80046f0 <HAL_RCC_GetSysClockFreq>
 800469e:	0001      	movs	r1, r0
 80046a0:	4b0d      	ldr	r3, [pc, #52]	; (80046d8 <HAL_RCC_ClockConfig+0x1f8>)
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	0a1b      	lsrs	r3, r3, #8
 80046a6:	220f      	movs	r2, #15
 80046a8:	401a      	ands	r2, r3
 80046aa:	4b0e      	ldr	r3, [pc, #56]	; (80046e4 <HAL_RCC_ClockConfig+0x204>)
 80046ac:	0092      	lsls	r2, r2, #2
 80046ae:	58d3      	ldr	r3, [r2, r3]
 80046b0:	221f      	movs	r2, #31
 80046b2:	4013      	ands	r3, r2
 80046b4:	000a      	movs	r2, r1
 80046b6:	40da      	lsrs	r2, r3
 80046b8:	4b0b      	ldr	r3, [pc, #44]	; (80046e8 <HAL_RCC_ClockConfig+0x208>)
 80046ba:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80046bc:	4b0b      	ldr	r3, [pc, #44]	; (80046ec <HAL_RCC_ClockConfig+0x20c>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	0018      	movs	r0, r3
 80046c2:	f7fd fba7 	bl	8001e14 <HAL_InitTick>
 80046c6:	0003      	movs	r3, r0
}
 80046c8:	0018      	movs	r0, r3
 80046ca:	46bd      	mov	sp, r7
 80046cc:	b004      	add	sp, #16
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	40022000 	.word	0x40022000
 80046d4:	00001388 	.word	0x00001388
 80046d8:	40021000 	.word	0x40021000
 80046dc:	fffff0ff 	.word	0xfffff0ff
 80046e0:	ffff8fff 	.word	0xffff8fff
 80046e4:	080093a0 	.word	0x080093a0
 80046e8:	20000010 	.word	0x20000010
 80046ec:	20000014 	.word	0x20000014

080046f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b086      	sub	sp, #24
 80046f4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80046f6:	4b3c      	ldr	r3, [pc, #240]	; (80047e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	2238      	movs	r2, #56	; 0x38
 80046fc:	4013      	ands	r3, r2
 80046fe:	d10f      	bne.n	8004720 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004700:	4b39      	ldr	r3, [pc, #228]	; (80047e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	0adb      	lsrs	r3, r3, #11
 8004706:	2207      	movs	r2, #7
 8004708:	4013      	ands	r3, r2
 800470a:	2201      	movs	r2, #1
 800470c:	409a      	lsls	r2, r3
 800470e:	0013      	movs	r3, r2
 8004710:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004712:	6839      	ldr	r1, [r7, #0]
 8004714:	4835      	ldr	r0, [pc, #212]	; (80047ec <HAL_RCC_GetSysClockFreq+0xfc>)
 8004716:	f7fb fd11 	bl	800013c <__udivsi3>
 800471a:	0003      	movs	r3, r0
 800471c:	613b      	str	r3, [r7, #16]
 800471e:	e05d      	b.n	80047dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004720:	4b31      	ldr	r3, [pc, #196]	; (80047e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	2238      	movs	r2, #56	; 0x38
 8004726:	4013      	ands	r3, r2
 8004728:	2b08      	cmp	r3, #8
 800472a:	d102      	bne.n	8004732 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800472c:	4b30      	ldr	r3, [pc, #192]	; (80047f0 <HAL_RCC_GetSysClockFreq+0x100>)
 800472e:	613b      	str	r3, [r7, #16]
 8004730:	e054      	b.n	80047dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004732:	4b2d      	ldr	r3, [pc, #180]	; (80047e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	2238      	movs	r2, #56	; 0x38
 8004738:	4013      	ands	r3, r2
 800473a:	2b10      	cmp	r3, #16
 800473c:	d138      	bne.n	80047b0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800473e:	4b2a      	ldr	r3, [pc, #168]	; (80047e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	2203      	movs	r2, #3
 8004744:	4013      	ands	r3, r2
 8004746:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004748:	4b27      	ldr	r3, [pc, #156]	; (80047e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	091b      	lsrs	r3, r3, #4
 800474e:	2207      	movs	r2, #7
 8004750:	4013      	ands	r3, r2
 8004752:	3301      	adds	r3, #1
 8004754:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2b03      	cmp	r3, #3
 800475a:	d10d      	bne.n	8004778 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800475c:	68b9      	ldr	r1, [r7, #8]
 800475e:	4824      	ldr	r0, [pc, #144]	; (80047f0 <HAL_RCC_GetSysClockFreq+0x100>)
 8004760:	f7fb fcec 	bl	800013c <__udivsi3>
 8004764:	0003      	movs	r3, r0
 8004766:	0019      	movs	r1, r3
 8004768:	4b1f      	ldr	r3, [pc, #124]	; (80047e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	0a1b      	lsrs	r3, r3, #8
 800476e:	227f      	movs	r2, #127	; 0x7f
 8004770:	4013      	ands	r3, r2
 8004772:	434b      	muls	r3, r1
 8004774:	617b      	str	r3, [r7, #20]
        break;
 8004776:	e00d      	b.n	8004794 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004778:	68b9      	ldr	r1, [r7, #8]
 800477a:	481c      	ldr	r0, [pc, #112]	; (80047ec <HAL_RCC_GetSysClockFreq+0xfc>)
 800477c:	f7fb fcde 	bl	800013c <__udivsi3>
 8004780:	0003      	movs	r3, r0
 8004782:	0019      	movs	r1, r3
 8004784:	4b18      	ldr	r3, [pc, #96]	; (80047e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	0a1b      	lsrs	r3, r3, #8
 800478a:	227f      	movs	r2, #127	; 0x7f
 800478c:	4013      	ands	r3, r2
 800478e:	434b      	muls	r3, r1
 8004790:	617b      	str	r3, [r7, #20]
        break;
 8004792:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004794:	4b14      	ldr	r3, [pc, #80]	; (80047e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	0f5b      	lsrs	r3, r3, #29
 800479a:	2207      	movs	r2, #7
 800479c:	4013      	ands	r3, r2
 800479e:	3301      	adds	r3, #1
 80047a0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80047a2:	6879      	ldr	r1, [r7, #4]
 80047a4:	6978      	ldr	r0, [r7, #20]
 80047a6:	f7fb fcc9 	bl	800013c <__udivsi3>
 80047aa:	0003      	movs	r3, r0
 80047ac:	613b      	str	r3, [r7, #16]
 80047ae:	e015      	b.n	80047dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80047b0:	4b0d      	ldr	r3, [pc, #52]	; (80047e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	2238      	movs	r2, #56	; 0x38
 80047b6:	4013      	ands	r3, r2
 80047b8:	2b20      	cmp	r3, #32
 80047ba:	d103      	bne.n	80047c4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80047bc:	2380      	movs	r3, #128	; 0x80
 80047be:	021b      	lsls	r3, r3, #8
 80047c0:	613b      	str	r3, [r7, #16]
 80047c2:	e00b      	b.n	80047dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80047c4:	4b08      	ldr	r3, [pc, #32]	; (80047e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	2238      	movs	r2, #56	; 0x38
 80047ca:	4013      	ands	r3, r2
 80047cc:	2b18      	cmp	r3, #24
 80047ce:	d103      	bne.n	80047d8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80047d0:	23fa      	movs	r3, #250	; 0xfa
 80047d2:	01db      	lsls	r3, r3, #7
 80047d4:	613b      	str	r3, [r7, #16]
 80047d6:	e001      	b.n	80047dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80047d8:	2300      	movs	r3, #0
 80047da:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80047dc:	693b      	ldr	r3, [r7, #16]
}
 80047de:	0018      	movs	r0, r3
 80047e0:	46bd      	mov	sp, r7
 80047e2:	b006      	add	sp, #24
 80047e4:	bd80      	pop	{r7, pc}
 80047e6:	46c0      	nop			; (mov r8, r8)
 80047e8:	40021000 	.word	0x40021000
 80047ec:	00f42400 	.word	0x00f42400
 80047f0:	007a1200 	.word	0x007a1200

080047f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047f8:	4b02      	ldr	r3, [pc, #8]	; (8004804 <HAL_RCC_GetHCLKFreq+0x10>)
 80047fa:	681b      	ldr	r3, [r3, #0]
}
 80047fc:	0018      	movs	r0, r3
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
 8004802:	46c0      	nop			; (mov r8, r8)
 8004804:	20000010 	.word	0x20000010

08004808 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004808:	b5b0      	push	{r4, r5, r7, lr}
 800480a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800480c:	f7ff fff2 	bl	80047f4 <HAL_RCC_GetHCLKFreq>
 8004810:	0004      	movs	r4, r0
 8004812:	f7ff fb3f 	bl	8003e94 <LL_RCC_GetAPB1Prescaler>
 8004816:	0003      	movs	r3, r0
 8004818:	0b1a      	lsrs	r2, r3, #12
 800481a:	4b05      	ldr	r3, [pc, #20]	; (8004830 <HAL_RCC_GetPCLK1Freq+0x28>)
 800481c:	0092      	lsls	r2, r2, #2
 800481e:	58d3      	ldr	r3, [r2, r3]
 8004820:	221f      	movs	r2, #31
 8004822:	4013      	ands	r3, r2
 8004824:	40dc      	lsrs	r4, r3
 8004826:	0023      	movs	r3, r4
}
 8004828:	0018      	movs	r0, r3
 800482a:	46bd      	mov	sp, r7
 800482c:	bdb0      	pop	{r4, r5, r7, pc}
 800482e:	46c0      	nop			; (mov r8, r8)
 8004830:	080093e0 	.word	0x080093e0

08004834 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b086      	sub	sp, #24
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800483c:	2313      	movs	r3, #19
 800483e:	18fb      	adds	r3, r7, r3
 8004840:	2200      	movs	r2, #0
 8004842:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004844:	2312      	movs	r3, #18
 8004846:	18fb      	adds	r3, r7, r3
 8004848:	2200      	movs	r2, #0
 800484a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	2380      	movs	r3, #128	; 0x80
 8004852:	029b      	lsls	r3, r3, #10
 8004854:	4013      	ands	r3, r2
 8004856:	d100      	bne.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004858:	e0a3      	b.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800485a:	2011      	movs	r0, #17
 800485c:	183b      	adds	r3, r7, r0
 800485e:	2200      	movs	r2, #0
 8004860:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004862:	4bc3      	ldr	r3, [pc, #780]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004864:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004866:	2380      	movs	r3, #128	; 0x80
 8004868:	055b      	lsls	r3, r3, #21
 800486a:	4013      	ands	r3, r2
 800486c:	d110      	bne.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800486e:	4bc0      	ldr	r3, [pc, #768]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004870:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004872:	4bbf      	ldr	r3, [pc, #764]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004874:	2180      	movs	r1, #128	; 0x80
 8004876:	0549      	lsls	r1, r1, #21
 8004878:	430a      	orrs	r2, r1
 800487a:	63da      	str	r2, [r3, #60]	; 0x3c
 800487c:	4bbc      	ldr	r3, [pc, #752]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800487e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004880:	2380      	movs	r3, #128	; 0x80
 8004882:	055b      	lsls	r3, r3, #21
 8004884:	4013      	ands	r3, r2
 8004886:	60bb      	str	r3, [r7, #8]
 8004888:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800488a:	183b      	adds	r3, r7, r0
 800488c:	2201      	movs	r2, #1
 800488e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004890:	4bb8      	ldr	r3, [pc, #736]	; (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	4bb7      	ldr	r3, [pc, #732]	; (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004896:	2180      	movs	r1, #128	; 0x80
 8004898:	0049      	lsls	r1, r1, #1
 800489a:	430a      	orrs	r2, r1
 800489c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800489e:	f7fd fb15 	bl	8001ecc <HAL_GetTick>
 80048a2:	0003      	movs	r3, r0
 80048a4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80048a6:	e00b      	b.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048a8:	f7fd fb10 	bl	8001ecc <HAL_GetTick>
 80048ac:	0002      	movs	r2, r0
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	2b02      	cmp	r3, #2
 80048b4:	d904      	bls.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80048b6:	2313      	movs	r3, #19
 80048b8:	18fb      	adds	r3, r7, r3
 80048ba:	2203      	movs	r2, #3
 80048bc:	701a      	strb	r2, [r3, #0]
        break;
 80048be:	e005      	b.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80048c0:	4bac      	ldr	r3, [pc, #688]	; (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	2380      	movs	r3, #128	; 0x80
 80048c6:	005b      	lsls	r3, r3, #1
 80048c8:	4013      	ands	r3, r2
 80048ca:	d0ed      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80048cc:	2313      	movs	r3, #19
 80048ce:	18fb      	adds	r3, r7, r3
 80048d0:	781b      	ldrb	r3, [r3, #0]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d154      	bne.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80048d6:	4ba6      	ldr	r3, [pc, #664]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048d8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80048da:	23c0      	movs	r3, #192	; 0xc0
 80048dc:	009b      	lsls	r3, r3, #2
 80048de:	4013      	ands	r3, r2
 80048e0:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d019      	beq.n	800491c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ec:	697a      	ldr	r2, [r7, #20]
 80048ee:	429a      	cmp	r2, r3
 80048f0:	d014      	beq.n	800491c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80048f2:	4b9f      	ldr	r3, [pc, #636]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048f6:	4aa0      	ldr	r2, [pc, #640]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80048f8:	4013      	ands	r3, r2
 80048fa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80048fc:	4b9c      	ldr	r3, [pc, #624]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048fe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004900:	4b9b      	ldr	r3, [pc, #620]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004902:	2180      	movs	r1, #128	; 0x80
 8004904:	0249      	lsls	r1, r1, #9
 8004906:	430a      	orrs	r2, r1
 8004908:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800490a:	4b99      	ldr	r3, [pc, #612]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800490c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800490e:	4b98      	ldr	r3, [pc, #608]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004910:	499a      	ldr	r1, [pc, #616]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004912:	400a      	ands	r2, r1
 8004914:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004916:	4b96      	ldr	r3, [pc, #600]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004918:	697a      	ldr	r2, [r7, #20]
 800491a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	2201      	movs	r2, #1
 8004920:	4013      	ands	r3, r2
 8004922:	d016      	beq.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004924:	f7fd fad2 	bl	8001ecc <HAL_GetTick>
 8004928:	0003      	movs	r3, r0
 800492a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800492c:	e00c      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800492e:	f7fd facd 	bl	8001ecc <HAL_GetTick>
 8004932:	0002      	movs	r2, r0
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	1ad3      	subs	r3, r2, r3
 8004938:	4a91      	ldr	r2, [pc, #580]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d904      	bls.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800493e:	2313      	movs	r3, #19
 8004940:	18fb      	adds	r3, r7, r3
 8004942:	2203      	movs	r2, #3
 8004944:	701a      	strb	r2, [r3, #0]
            break;
 8004946:	e004      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004948:	4b89      	ldr	r3, [pc, #548]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800494a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800494c:	2202      	movs	r2, #2
 800494e:	4013      	ands	r3, r2
 8004950:	d0ed      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004952:	2313      	movs	r3, #19
 8004954:	18fb      	adds	r3, r7, r3
 8004956:	781b      	ldrb	r3, [r3, #0]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d10a      	bne.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800495c:	4b84      	ldr	r3, [pc, #528]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800495e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004960:	4a85      	ldr	r2, [pc, #532]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004962:	4013      	ands	r3, r2
 8004964:	0019      	movs	r1, r3
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800496a:	4b81      	ldr	r3, [pc, #516]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800496c:	430a      	orrs	r2, r1
 800496e:	65da      	str	r2, [r3, #92]	; 0x5c
 8004970:	e00c      	b.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004972:	2312      	movs	r3, #18
 8004974:	18fb      	adds	r3, r7, r3
 8004976:	2213      	movs	r2, #19
 8004978:	18ba      	adds	r2, r7, r2
 800497a:	7812      	ldrb	r2, [r2, #0]
 800497c:	701a      	strb	r2, [r3, #0]
 800497e:	e005      	b.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004980:	2312      	movs	r3, #18
 8004982:	18fb      	adds	r3, r7, r3
 8004984:	2213      	movs	r2, #19
 8004986:	18ba      	adds	r2, r7, r2
 8004988:	7812      	ldrb	r2, [r2, #0]
 800498a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800498c:	2311      	movs	r3, #17
 800498e:	18fb      	adds	r3, r7, r3
 8004990:	781b      	ldrb	r3, [r3, #0]
 8004992:	2b01      	cmp	r3, #1
 8004994:	d105      	bne.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004996:	4b76      	ldr	r3, [pc, #472]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004998:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800499a:	4b75      	ldr	r3, [pc, #468]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800499c:	4979      	ldr	r1, [pc, #484]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 800499e:	400a      	ands	r2, r1
 80049a0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	2201      	movs	r2, #1
 80049a8:	4013      	ands	r3, r2
 80049aa:	d009      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80049ac:	4b70      	ldr	r3, [pc, #448]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80049ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049b0:	2203      	movs	r2, #3
 80049b2:	4393      	bics	r3, r2
 80049b4:	0019      	movs	r1, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	685a      	ldr	r2, [r3, #4]
 80049ba:	4b6d      	ldr	r3, [pc, #436]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80049bc:	430a      	orrs	r2, r1
 80049be:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2202      	movs	r2, #2
 80049c6:	4013      	ands	r3, r2
 80049c8:	d009      	beq.n	80049de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80049ca:	4b69      	ldr	r3, [pc, #420]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80049cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049ce:	220c      	movs	r2, #12
 80049d0:	4393      	bics	r3, r2
 80049d2:	0019      	movs	r1, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	689a      	ldr	r2, [r3, #8]
 80049d8:	4b65      	ldr	r3, [pc, #404]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80049da:	430a      	orrs	r2, r1
 80049dc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	2210      	movs	r2, #16
 80049e4:	4013      	ands	r3, r2
 80049e6:	d009      	beq.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049e8:	4b61      	ldr	r3, [pc, #388]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80049ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049ec:	4a66      	ldr	r2, [pc, #408]	; (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80049ee:	4013      	ands	r3, r2
 80049f0:	0019      	movs	r1, r3
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	68da      	ldr	r2, [r3, #12]
 80049f6:	4b5e      	ldr	r3, [pc, #376]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80049f8:	430a      	orrs	r2, r1
 80049fa:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	2380      	movs	r3, #128	; 0x80
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	4013      	ands	r3, r2
 8004a06:	d009      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a08:	4b59      	ldr	r3, [pc, #356]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a0c:	4a5f      	ldr	r2, [pc, #380]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a0e:	4013      	ands	r3, r2
 8004a10:	0019      	movs	r1, r3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	699a      	ldr	r2, [r3, #24]
 8004a16:	4b56      	ldr	r3, [pc, #344]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a18:	430a      	orrs	r2, r1
 8004a1a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	2380      	movs	r3, #128	; 0x80
 8004a22:	00db      	lsls	r3, r3, #3
 8004a24:	4013      	ands	r3, r2
 8004a26:	d009      	beq.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004a28:	4b51      	ldr	r3, [pc, #324]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a2c:	4a58      	ldr	r2, [pc, #352]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a2e:	4013      	ands	r3, r2
 8004a30:	0019      	movs	r1, r3
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	69da      	ldr	r2, [r3, #28]
 8004a36:	4b4e      	ldr	r3, [pc, #312]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a38:	430a      	orrs	r2, r1
 8004a3a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	2220      	movs	r2, #32
 8004a42:	4013      	ands	r3, r2
 8004a44:	d009      	beq.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a46:	4b4a      	ldr	r3, [pc, #296]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a4a:	4a52      	ldr	r2, [pc, #328]	; (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	0019      	movs	r1, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	691a      	ldr	r2, [r3, #16]
 8004a54:	4b46      	ldr	r3, [pc, #280]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a56:	430a      	orrs	r2, r1
 8004a58:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	2380      	movs	r3, #128	; 0x80
 8004a60:	01db      	lsls	r3, r3, #7
 8004a62:	4013      	ands	r3, r2
 8004a64:	d015      	beq.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004a66:	4b42      	ldr	r3, [pc, #264]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	0899      	lsrs	r1, r3, #2
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a1a      	ldr	r2, [r3, #32]
 8004a72:	4b3f      	ldr	r3, [pc, #252]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a74:	430a      	orrs	r2, r1
 8004a76:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6a1a      	ldr	r2, [r3, #32]
 8004a7c:	2380      	movs	r3, #128	; 0x80
 8004a7e:	05db      	lsls	r3, r3, #23
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d106      	bne.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004a84:	4b3a      	ldr	r3, [pc, #232]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a86:	68da      	ldr	r2, [r3, #12]
 8004a88:	4b39      	ldr	r3, [pc, #228]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a8a:	2180      	movs	r1, #128	; 0x80
 8004a8c:	0249      	lsls	r1, r1, #9
 8004a8e:	430a      	orrs	r2, r1
 8004a90:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	2380      	movs	r3, #128	; 0x80
 8004a98:	031b      	lsls	r3, r3, #12
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	d009      	beq.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004a9e:	4b34      	ldr	r3, [pc, #208]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004aa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aa2:	2240      	movs	r2, #64	; 0x40
 8004aa4:	4393      	bics	r3, r2
 8004aa6:	0019      	movs	r1, r3
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004aac:	4b30      	ldr	r3, [pc, #192]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004aae:	430a      	orrs	r2, r1
 8004ab0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	2380      	movs	r3, #128	; 0x80
 8004ab8:	039b      	lsls	r3, r3, #14
 8004aba:	4013      	ands	r3, r2
 8004abc:	d016      	beq.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004abe:	4b2c      	ldr	r3, [pc, #176]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ac0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ac2:	4a35      	ldr	r2, [pc, #212]	; (8004b98 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	0019      	movs	r1, r3
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004acc:	4b28      	ldr	r3, [pc, #160]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ace:	430a      	orrs	r2, r1
 8004ad0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ad6:	2380      	movs	r3, #128	; 0x80
 8004ad8:	03db      	lsls	r3, r3, #15
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d106      	bne.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004ade:	4b24      	ldr	r3, [pc, #144]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ae0:	68da      	ldr	r2, [r3, #12]
 8004ae2:	4b23      	ldr	r3, [pc, #140]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ae4:	2180      	movs	r1, #128	; 0x80
 8004ae6:	0449      	lsls	r1, r1, #17
 8004ae8:	430a      	orrs	r2, r1
 8004aea:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	2380      	movs	r3, #128	; 0x80
 8004af2:	03db      	lsls	r3, r3, #15
 8004af4:	4013      	ands	r3, r2
 8004af6:	d016      	beq.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004af8:	4b1d      	ldr	r3, [pc, #116]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004afa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004afc:	4a27      	ldr	r2, [pc, #156]	; (8004b9c <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8004afe:	4013      	ands	r3, r2
 8004b00:	0019      	movs	r1, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b06:	4b1a      	ldr	r3, [pc, #104]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b08:	430a      	orrs	r2, r1
 8004b0a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b10:	2380      	movs	r3, #128	; 0x80
 8004b12:	045b      	lsls	r3, r3, #17
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d106      	bne.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004b18:	4b15      	ldr	r3, [pc, #84]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b1a:	68da      	ldr	r2, [r3, #12]
 8004b1c:	4b14      	ldr	r3, [pc, #80]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b1e:	2180      	movs	r1, #128	; 0x80
 8004b20:	0449      	lsls	r1, r1, #17
 8004b22:	430a      	orrs	r2, r1
 8004b24:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	2380      	movs	r3, #128	; 0x80
 8004b2c:	011b      	lsls	r3, r3, #4
 8004b2e:	4013      	ands	r3, r2
 8004b30:	d016      	beq.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004b32:	4b0f      	ldr	r3, [pc, #60]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b36:	4a1a      	ldr	r2, [pc, #104]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8004b38:	4013      	ands	r3, r2
 8004b3a:	0019      	movs	r1, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	695a      	ldr	r2, [r3, #20]
 8004b40:	4b0b      	ldr	r3, [pc, #44]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b42:	430a      	orrs	r2, r1
 8004b44:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	695a      	ldr	r2, [r3, #20]
 8004b4a:	2380      	movs	r3, #128	; 0x80
 8004b4c:	01db      	lsls	r3, r3, #7
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d106      	bne.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004b52:	4b07      	ldr	r3, [pc, #28]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b54:	68da      	ldr	r2, [r3, #12]
 8004b56:	4b06      	ldr	r3, [pc, #24]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b58:	2180      	movs	r1, #128	; 0x80
 8004b5a:	0249      	lsls	r1, r1, #9
 8004b5c:	430a      	orrs	r2, r1
 8004b5e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004b60:	2312      	movs	r3, #18
 8004b62:	18fb      	adds	r3, r7, r3
 8004b64:	781b      	ldrb	r3, [r3, #0]
}
 8004b66:	0018      	movs	r0, r3
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	b006      	add	sp, #24
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	46c0      	nop			; (mov r8, r8)
 8004b70:	40021000 	.word	0x40021000
 8004b74:	40007000 	.word	0x40007000
 8004b78:	fffffcff 	.word	0xfffffcff
 8004b7c:	fffeffff 	.word	0xfffeffff
 8004b80:	00001388 	.word	0x00001388
 8004b84:	efffffff 	.word	0xefffffff
 8004b88:	fffff3ff 	.word	0xfffff3ff
 8004b8c:	fff3ffff 	.word	0xfff3ffff
 8004b90:	ffcfffff 	.word	0xffcfffff
 8004b94:	ffffcfff 	.word	0xffffcfff
 8004b98:	ffbfffff 	.word	0xffbfffff
 8004b9c:	feffffff 	.word	0xfeffffff
 8004ba0:	ffff3fff 	.word	0xffff3fff

08004ba4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b082      	sub	sp, #8
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d101      	bne.n	8004bb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e04a      	b.n	8004c4c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	223d      	movs	r2, #61	; 0x3d
 8004bba:	5c9b      	ldrb	r3, [r3, r2]
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d107      	bne.n	8004bd2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	223c      	movs	r2, #60	; 0x3c
 8004bc6:	2100      	movs	r1, #0
 8004bc8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	0018      	movs	r0, r3
 8004bce:	f7fc fec9 	bl	8001964 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	223d      	movs	r2, #61	; 0x3d
 8004bd6:	2102      	movs	r1, #2
 8004bd8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	3304      	adds	r3, #4
 8004be2:	0019      	movs	r1, r3
 8004be4:	0010      	movs	r0, r2
 8004be6:	f000 fd53 	bl	8005690 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2248      	movs	r2, #72	; 0x48
 8004bee:	2101      	movs	r1, #1
 8004bf0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	223e      	movs	r2, #62	; 0x3e
 8004bf6:	2101      	movs	r1, #1
 8004bf8:	5499      	strb	r1, [r3, r2]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	223f      	movs	r2, #63	; 0x3f
 8004bfe:	2101      	movs	r1, #1
 8004c00:	5499      	strb	r1, [r3, r2]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2240      	movs	r2, #64	; 0x40
 8004c06:	2101      	movs	r1, #1
 8004c08:	5499      	strb	r1, [r3, r2]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2241      	movs	r2, #65	; 0x41
 8004c0e:	2101      	movs	r1, #1
 8004c10:	5499      	strb	r1, [r3, r2]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2242      	movs	r2, #66	; 0x42
 8004c16:	2101      	movs	r1, #1
 8004c18:	5499      	strb	r1, [r3, r2]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2243      	movs	r2, #67	; 0x43
 8004c1e:	2101      	movs	r1, #1
 8004c20:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2244      	movs	r2, #68	; 0x44
 8004c26:	2101      	movs	r1, #1
 8004c28:	5499      	strb	r1, [r3, r2]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2245      	movs	r2, #69	; 0x45
 8004c2e:	2101      	movs	r1, #1
 8004c30:	5499      	strb	r1, [r3, r2]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2246      	movs	r2, #70	; 0x46
 8004c36:	2101      	movs	r1, #1
 8004c38:	5499      	strb	r1, [r3, r2]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2247      	movs	r2, #71	; 0x47
 8004c3e:	2101      	movs	r1, #1
 8004c40:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	223d      	movs	r2, #61	; 0x3d
 8004c46:	2101      	movs	r1, #1
 8004c48:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c4a:	2300      	movs	r3, #0
}
 8004c4c:	0018      	movs	r0, r3
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	b002      	add	sp, #8
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	223d      	movs	r2, #61	; 0x3d
 8004c60:	5c9b      	ldrb	r3, [r3, r2]
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d001      	beq.n	8004c6c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e03a      	b.n	8004ce2 <HAL_TIM_Base_Start+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	223d      	movs	r2, #61	; 0x3d
 8004c70:	2102      	movs	r1, #2
 8004c72:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a1c      	ldr	r2, [pc, #112]	; (8004cec <HAL_TIM_Base_Start+0x98>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d00f      	beq.n	8004c9e <HAL_TIM_Base_Start+0x4a>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	2380      	movs	r3, #128	; 0x80
 8004c84:	05db      	lsls	r3, r3, #23
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d009      	beq.n	8004c9e <HAL_TIM_Base_Start+0x4a>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a18      	ldr	r2, [pc, #96]	; (8004cf0 <HAL_TIM_Base_Start+0x9c>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d004      	beq.n	8004c9e <HAL_TIM_Base_Start+0x4a>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a16      	ldr	r2, [pc, #88]	; (8004cf4 <HAL_TIM_Base_Start+0xa0>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d116      	bne.n	8004ccc <HAL_TIM_Base_Start+0x78>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	4a14      	ldr	r2, [pc, #80]	; (8004cf8 <HAL_TIM_Base_Start+0xa4>)
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2b06      	cmp	r3, #6
 8004cae:	d016      	beq.n	8004cde <HAL_TIM_Base_Start+0x8a>
 8004cb0:	68fa      	ldr	r2, [r7, #12]
 8004cb2:	2380      	movs	r3, #128	; 0x80
 8004cb4:	025b      	lsls	r3, r3, #9
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	d011      	beq.n	8004cde <HAL_TIM_Base_Start+0x8a>
    {
      __HAL_TIM_ENABLE(htim);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	2101      	movs	r1, #1
 8004cc6:	430a      	orrs	r2, r1
 8004cc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cca:	e008      	b.n	8004cde <HAL_TIM_Base_Start+0x8a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	2101      	movs	r1, #1
 8004cd8:	430a      	orrs	r2, r1
 8004cda:	601a      	str	r2, [r3, #0]
 8004cdc:	e000      	b.n	8004ce0 <HAL_TIM_Base_Start+0x8c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cde:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004ce0:	2300      	movs	r3, #0
}
 8004ce2:	0018      	movs	r0, r3
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	b004      	add	sp, #16
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	46c0      	nop			; (mov r8, r8)
 8004cec:	40012c00 	.word	0x40012c00
 8004cf0:	40000400 	.word	0x40000400
 8004cf4:	40014000 	.word	0x40014000
 8004cf8:	00010007 	.word	0x00010007

08004cfc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b082      	sub	sp, #8
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	6a1b      	ldr	r3, [r3, #32]
 8004d0a:	4a0d      	ldr	r2, [pc, #52]	; (8004d40 <HAL_TIM_Base_Stop+0x44>)
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	d10d      	bne.n	8004d2c <HAL_TIM_Base_Stop+0x30>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	4a0b      	ldr	r2, [pc, #44]	; (8004d44 <HAL_TIM_Base_Stop+0x48>)
 8004d18:	4013      	ands	r3, r2
 8004d1a:	d107      	bne.n	8004d2c <HAL_TIM_Base_Stop+0x30>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	2101      	movs	r1, #1
 8004d28:	438a      	bics	r2, r1
 8004d2a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	223d      	movs	r2, #61	; 0x3d
 8004d30:	2101      	movs	r1, #1
 8004d32:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	0018      	movs	r0, r3
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	b002      	add	sp, #8
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	46c0      	nop			; (mov r8, r8)
 8004d40:	00001111 	.word	0x00001111
 8004d44:	00000444 	.word	0x00000444

08004d48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b084      	sub	sp, #16
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	223d      	movs	r2, #61	; 0x3d
 8004d54:	5c9b      	ldrb	r3, [r3, r2]
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d001      	beq.n	8004d60 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e042      	b.n	8004de6 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	223d      	movs	r2, #61	; 0x3d
 8004d64:	2102      	movs	r1, #2
 8004d66:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	68da      	ldr	r2, [r3, #12]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2101      	movs	r1, #1
 8004d74:	430a      	orrs	r2, r1
 8004d76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a1c      	ldr	r2, [pc, #112]	; (8004df0 <HAL_TIM_Base_Start_IT+0xa8>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d00f      	beq.n	8004da2 <HAL_TIM_Base_Start_IT+0x5a>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	2380      	movs	r3, #128	; 0x80
 8004d88:	05db      	lsls	r3, r3, #23
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	d009      	beq.n	8004da2 <HAL_TIM_Base_Start_IT+0x5a>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a18      	ldr	r2, [pc, #96]	; (8004df4 <HAL_TIM_Base_Start_IT+0xac>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d004      	beq.n	8004da2 <HAL_TIM_Base_Start_IT+0x5a>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a16      	ldr	r2, [pc, #88]	; (8004df8 <HAL_TIM_Base_Start_IT+0xb0>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d116      	bne.n	8004dd0 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	4a14      	ldr	r2, [pc, #80]	; (8004dfc <HAL_TIM_Base_Start_IT+0xb4>)
 8004daa:	4013      	ands	r3, r2
 8004dac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2b06      	cmp	r3, #6
 8004db2:	d016      	beq.n	8004de2 <HAL_TIM_Base_Start_IT+0x9a>
 8004db4:	68fa      	ldr	r2, [r7, #12]
 8004db6:	2380      	movs	r3, #128	; 0x80
 8004db8:	025b      	lsls	r3, r3, #9
 8004dba:	429a      	cmp	r2, r3
 8004dbc:	d011      	beq.n	8004de2 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	2101      	movs	r1, #1
 8004dca:	430a      	orrs	r2, r1
 8004dcc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dce:	e008      	b.n	8004de2 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2101      	movs	r1, #1
 8004ddc:	430a      	orrs	r2, r1
 8004dde:	601a      	str	r2, [r3, #0]
 8004de0:	e000      	b.n	8004de4 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004de2:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	0018      	movs	r0, r3
 8004de8:	46bd      	mov	sp, r7
 8004dea:	b004      	add	sp, #16
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	46c0      	nop			; (mov r8, r8)
 8004df0:	40012c00 	.word	0x40012c00
 8004df4:	40000400 	.word	0x40000400
 8004df8:	40014000 	.word	0x40014000
 8004dfc:	00010007 	.word	0x00010007

08004e00 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b082      	sub	sp, #8
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d101      	bne.n	8004e12 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e04a      	b.n	8004ea8 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	223d      	movs	r2, #61	; 0x3d
 8004e16:	5c9b      	ldrb	r3, [r3, r2]
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d107      	bne.n	8004e2e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	223c      	movs	r2, #60	; 0x3c
 8004e22:	2100      	movs	r1, #0
 8004e24:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	0018      	movs	r0, r3
 8004e2a:	f000 f841 	bl	8004eb0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	223d      	movs	r2, #61	; 0x3d
 8004e32:	2102      	movs	r1, #2
 8004e34:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	3304      	adds	r3, #4
 8004e3e:	0019      	movs	r1, r3
 8004e40:	0010      	movs	r0, r2
 8004e42:	f000 fc25 	bl	8005690 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2248      	movs	r2, #72	; 0x48
 8004e4a:	2101      	movs	r1, #1
 8004e4c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	223e      	movs	r2, #62	; 0x3e
 8004e52:	2101      	movs	r1, #1
 8004e54:	5499      	strb	r1, [r3, r2]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	223f      	movs	r2, #63	; 0x3f
 8004e5a:	2101      	movs	r1, #1
 8004e5c:	5499      	strb	r1, [r3, r2]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2240      	movs	r2, #64	; 0x40
 8004e62:	2101      	movs	r1, #1
 8004e64:	5499      	strb	r1, [r3, r2]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2241      	movs	r2, #65	; 0x41
 8004e6a:	2101      	movs	r1, #1
 8004e6c:	5499      	strb	r1, [r3, r2]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2242      	movs	r2, #66	; 0x42
 8004e72:	2101      	movs	r1, #1
 8004e74:	5499      	strb	r1, [r3, r2]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2243      	movs	r2, #67	; 0x43
 8004e7a:	2101      	movs	r1, #1
 8004e7c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2244      	movs	r2, #68	; 0x44
 8004e82:	2101      	movs	r1, #1
 8004e84:	5499      	strb	r1, [r3, r2]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2245      	movs	r2, #69	; 0x45
 8004e8a:	2101      	movs	r1, #1
 8004e8c:	5499      	strb	r1, [r3, r2]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2246      	movs	r2, #70	; 0x46
 8004e92:	2101      	movs	r1, #1
 8004e94:	5499      	strb	r1, [r3, r2]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2247      	movs	r2, #71	; 0x47
 8004e9a:	2101      	movs	r1, #1
 8004e9c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	223d      	movs	r2, #61	; 0x3d
 8004ea2:	2101      	movs	r1, #1
 8004ea4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ea6:	2300      	movs	r3, #0
}
 8004ea8:	0018      	movs	r0, r3
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	b002      	add	sp, #8
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b082      	sub	sp, #8
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004eb8:	46c0      	nop			; (mov r8, r8)
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	b002      	add	sp, #8
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b084      	sub	sp, #16
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d108      	bne.n	8004ee2 <HAL_TIM_PWM_Start+0x22>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	223e      	movs	r2, #62	; 0x3e
 8004ed4:	5c9b      	ldrb	r3, [r3, r2]
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	1e5a      	subs	r2, r3, #1
 8004edc:	4193      	sbcs	r3, r2
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	e037      	b.n	8004f52 <HAL_TIM_PWM_Start+0x92>
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	2b04      	cmp	r3, #4
 8004ee6:	d108      	bne.n	8004efa <HAL_TIM_PWM_Start+0x3a>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	223f      	movs	r2, #63	; 0x3f
 8004eec:	5c9b      	ldrb	r3, [r3, r2]
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	3b01      	subs	r3, #1
 8004ef2:	1e5a      	subs	r2, r3, #1
 8004ef4:	4193      	sbcs	r3, r2
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	e02b      	b.n	8004f52 <HAL_TIM_PWM_Start+0x92>
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	2b08      	cmp	r3, #8
 8004efe:	d108      	bne.n	8004f12 <HAL_TIM_PWM_Start+0x52>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2240      	movs	r2, #64	; 0x40
 8004f04:	5c9b      	ldrb	r3, [r3, r2]
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	3b01      	subs	r3, #1
 8004f0a:	1e5a      	subs	r2, r3, #1
 8004f0c:	4193      	sbcs	r3, r2
 8004f0e:	b2db      	uxtb	r3, r3
 8004f10:	e01f      	b.n	8004f52 <HAL_TIM_PWM_Start+0x92>
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	2b0c      	cmp	r3, #12
 8004f16:	d108      	bne.n	8004f2a <HAL_TIM_PWM_Start+0x6a>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2241      	movs	r2, #65	; 0x41
 8004f1c:	5c9b      	ldrb	r3, [r3, r2]
 8004f1e:	b2db      	uxtb	r3, r3
 8004f20:	3b01      	subs	r3, #1
 8004f22:	1e5a      	subs	r2, r3, #1
 8004f24:	4193      	sbcs	r3, r2
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	e013      	b.n	8004f52 <HAL_TIM_PWM_Start+0x92>
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	2b10      	cmp	r3, #16
 8004f2e:	d108      	bne.n	8004f42 <HAL_TIM_PWM_Start+0x82>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2242      	movs	r2, #66	; 0x42
 8004f34:	5c9b      	ldrb	r3, [r3, r2]
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	3b01      	subs	r3, #1
 8004f3a:	1e5a      	subs	r2, r3, #1
 8004f3c:	4193      	sbcs	r3, r2
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	e007      	b.n	8004f52 <HAL_TIM_PWM_Start+0x92>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2243      	movs	r2, #67	; 0x43
 8004f46:	5c9b      	ldrb	r3, [r3, r2]
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	3b01      	subs	r3, #1
 8004f4c:	1e5a      	subs	r2, r3, #1
 8004f4e:	4193      	sbcs	r3, r2
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d001      	beq.n	8004f5a <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	e08b      	b.n	8005072 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d104      	bne.n	8004f6a <HAL_TIM_PWM_Start+0xaa>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	223e      	movs	r2, #62	; 0x3e
 8004f64:	2102      	movs	r1, #2
 8004f66:	5499      	strb	r1, [r3, r2]
 8004f68:	e023      	b.n	8004fb2 <HAL_TIM_PWM_Start+0xf2>
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	2b04      	cmp	r3, #4
 8004f6e:	d104      	bne.n	8004f7a <HAL_TIM_PWM_Start+0xba>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	223f      	movs	r2, #63	; 0x3f
 8004f74:	2102      	movs	r1, #2
 8004f76:	5499      	strb	r1, [r3, r2]
 8004f78:	e01b      	b.n	8004fb2 <HAL_TIM_PWM_Start+0xf2>
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	2b08      	cmp	r3, #8
 8004f7e:	d104      	bne.n	8004f8a <HAL_TIM_PWM_Start+0xca>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2240      	movs	r2, #64	; 0x40
 8004f84:	2102      	movs	r1, #2
 8004f86:	5499      	strb	r1, [r3, r2]
 8004f88:	e013      	b.n	8004fb2 <HAL_TIM_PWM_Start+0xf2>
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	2b0c      	cmp	r3, #12
 8004f8e:	d104      	bne.n	8004f9a <HAL_TIM_PWM_Start+0xda>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2241      	movs	r2, #65	; 0x41
 8004f94:	2102      	movs	r1, #2
 8004f96:	5499      	strb	r1, [r3, r2]
 8004f98:	e00b      	b.n	8004fb2 <HAL_TIM_PWM_Start+0xf2>
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	2b10      	cmp	r3, #16
 8004f9e:	d104      	bne.n	8004faa <HAL_TIM_PWM_Start+0xea>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2242      	movs	r2, #66	; 0x42
 8004fa4:	2102      	movs	r1, #2
 8004fa6:	5499      	strb	r1, [r3, r2]
 8004fa8:	e003      	b.n	8004fb2 <HAL_TIM_PWM_Start+0xf2>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2243      	movs	r2, #67	; 0x43
 8004fae:	2102      	movs	r1, #2
 8004fb0:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	6839      	ldr	r1, [r7, #0]
 8004fb8:	2201      	movs	r2, #1
 8004fba:	0018      	movs	r0, r3
 8004fbc:	f000 ff56 	bl	8005e6c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a2d      	ldr	r2, [pc, #180]	; (800507c <HAL_TIM_PWM_Start+0x1bc>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d00e      	beq.n	8004fe8 <HAL_TIM_PWM_Start+0x128>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a2c      	ldr	r2, [pc, #176]	; (8005080 <HAL_TIM_PWM_Start+0x1c0>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d009      	beq.n	8004fe8 <HAL_TIM_PWM_Start+0x128>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a2a      	ldr	r2, [pc, #168]	; (8005084 <HAL_TIM_PWM_Start+0x1c4>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d004      	beq.n	8004fe8 <HAL_TIM_PWM_Start+0x128>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a29      	ldr	r2, [pc, #164]	; (8005088 <HAL_TIM_PWM_Start+0x1c8>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d101      	bne.n	8004fec <HAL_TIM_PWM_Start+0x12c>
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e000      	b.n	8004fee <HAL_TIM_PWM_Start+0x12e>
 8004fec:	2300      	movs	r3, #0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d008      	beq.n	8005004 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	2180      	movs	r1, #128	; 0x80
 8004ffe:	0209      	lsls	r1, r1, #8
 8005000:	430a      	orrs	r2, r1
 8005002:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a1c      	ldr	r2, [pc, #112]	; (800507c <HAL_TIM_PWM_Start+0x1bc>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d00f      	beq.n	800502e <HAL_TIM_PWM_Start+0x16e>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	2380      	movs	r3, #128	; 0x80
 8005014:	05db      	lsls	r3, r3, #23
 8005016:	429a      	cmp	r2, r3
 8005018:	d009      	beq.n	800502e <HAL_TIM_PWM_Start+0x16e>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a1b      	ldr	r2, [pc, #108]	; (800508c <HAL_TIM_PWM_Start+0x1cc>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d004      	beq.n	800502e <HAL_TIM_PWM_Start+0x16e>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a15      	ldr	r2, [pc, #84]	; (8005080 <HAL_TIM_PWM_Start+0x1c0>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d116      	bne.n	800505c <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	4a16      	ldr	r2, [pc, #88]	; (8005090 <HAL_TIM_PWM_Start+0x1d0>)
 8005036:	4013      	ands	r3, r2
 8005038:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2b06      	cmp	r3, #6
 800503e:	d016      	beq.n	800506e <HAL_TIM_PWM_Start+0x1ae>
 8005040:	68fa      	ldr	r2, [r7, #12]
 8005042:	2380      	movs	r3, #128	; 0x80
 8005044:	025b      	lsls	r3, r3, #9
 8005046:	429a      	cmp	r2, r3
 8005048:	d011      	beq.n	800506e <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	2101      	movs	r1, #1
 8005056:	430a      	orrs	r2, r1
 8005058:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800505a:	e008      	b.n	800506e <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	2101      	movs	r1, #1
 8005068:	430a      	orrs	r2, r1
 800506a:	601a      	str	r2, [r3, #0]
 800506c:	e000      	b.n	8005070 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800506e:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005070:	2300      	movs	r3, #0
}
 8005072:	0018      	movs	r0, r3
 8005074:	46bd      	mov	sp, r7
 8005076:	b004      	add	sp, #16
 8005078:	bd80      	pop	{r7, pc}
 800507a:	46c0      	nop			; (mov r8, r8)
 800507c:	40012c00 	.word	0x40012c00
 8005080:	40014000 	.word	0x40014000
 8005084:	40014400 	.word	0x40014400
 8005088:	40014800 	.word	0x40014800
 800508c:	40000400 	.word	0x40000400
 8005090:	00010007 	.word	0x00010007

08005094 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b084      	sub	sp, #16
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	691b      	ldr	r3, [r3, #16]
 80050aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	2202      	movs	r2, #2
 80050b0:	4013      	ands	r3, r2
 80050b2:	d021      	beq.n	80050f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2202      	movs	r2, #2
 80050b8:	4013      	ands	r3, r2
 80050ba:	d01d      	beq.n	80050f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	2203      	movs	r2, #3
 80050c2:	4252      	negs	r2, r2
 80050c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2201      	movs	r2, #1
 80050ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	699b      	ldr	r3, [r3, #24]
 80050d2:	2203      	movs	r2, #3
 80050d4:	4013      	ands	r3, r2
 80050d6:	d004      	beq.n	80050e2 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	0018      	movs	r0, r3
 80050dc:	f000 fac0 	bl	8005660 <HAL_TIM_IC_CaptureCallback>
 80050e0:	e007      	b.n	80050f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	0018      	movs	r0, r3
 80050e6:	f000 fab3 	bl	8005650 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	0018      	movs	r0, r3
 80050ee:	f000 fabf 	bl	8005670 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	2204      	movs	r2, #4
 80050fc:	4013      	ands	r3, r2
 80050fe:	d022      	beq.n	8005146 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2204      	movs	r2, #4
 8005104:	4013      	ands	r3, r2
 8005106:	d01e      	beq.n	8005146 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	2205      	movs	r2, #5
 800510e:	4252      	negs	r2, r2
 8005110:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2202      	movs	r2, #2
 8005116:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	699a      	ldr	r2, [r3, #24]
 800511e:	23c0      	movs	r3, #192	; 0xc0
 8005120:	009b      	lsls	r3, r3, #2
 8005122:	4013      	ands	r3, r2
 8005124:	d004      	beq.n	8005130 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	0018      	movs	r0, r3
 800512a:	f000 fa99 	bl	8005660 <HAL_TIM_IC_CaptureCallback>
 800512e:	e007      	b.n	8005140 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	0018      	movs	r0, r3
 8005134:	f000 fa8c 	bl	8005650 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	0018      	movs	r0, r3
 800513c:	f000 fa98 	bl	8005670 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	2208      	movs	r2, #8
 800514a:	4013      	ands	r3, r2
 800514c:	d021      	beq.n	8005192 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2208      	movs	r2, #8
 8005152:	4013      	ands	r3, r2
 8005154:	d01d      	beq.n	8005192 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	2209      	movs	r2, #9
 800515c:	4252      	negs	r2, r2
 800515e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2204      	movs	r2, #4
 8005164:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	69db      	ldr	r3, [r3, #28]
 800516c:	2203      	movs	r2, #3
 800516e:	4013      	ands	r3, r2
 8005170:	d004      	beq.n	800517c <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	0018      	movs	r0, r3
 8005176:	f000 fa73 	bl	8005660 <HAL_TIM_IC_CaptureCallback>
 800517a:	e007      	b.n	800518c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	0018      	movs	r0, r3
 8005180:	f000 fa66 	bl	8005650 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	0018      	movs	r0, r3
 8005188:	f000 fa72 	bl	8005670 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2200      	movs	r2, #0
 8005190:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	2210      	movs	r2, #16
 8005196:	4013      	ands	r3, r2
 8005198:	d022      	beq.n	80051e0 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2210      	movs	r2, #16
 800519e:	4013      	ands	r3, r2
 80051a0:	d01e      	beq.n	80051e0 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	2211      	movs	r2, #17
 80051a8:	4252      	negs	r2, r2
 80051aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2208      	movs	r2, #8
 80051b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	69da      	ldr	r2, [r3, #28]
 80051b8:	23c0      	movs	r3, #192	; 0xc0
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	4013      	ands	r3, r2
 80051be:	d004      	beq.n	80051ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	0018      	movs	r0, r3
 80051c4:	f000 fa4c 	bl	8005660 <HAL_TIM_IC_CaptureCallback>
 80051c8:	e007      	b.n	80051da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	0018      	movs	r0, r3
 80051ce:	f000 fa3f 	bl	8005650 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	0018      	movs	r0, r3
 80051d6:	f000 fa4b 	bl	8005670 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	2201      	movs	r2, #1
 80051e4:	4013      	ands	r3, r2
 80051e6:	d00c      	beq.n	8005202 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2201      	movs	r2, #1
 80051ec:	4013      	ands	r3, r2
 80051ee:	d008      	beq.n	8005202 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	2202      	movs	r2, #2
 80051f6:	4252      	negs	r2, r2
 80051f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	0018      	movs	r0, r3
 80051fe:	f7fc f9c1 	bl	8001584 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	2280      	movs	r2, #128	; 0x80
 8005206:	4013      	ands	r3, r2
 8005208:	d104      	bne.n	8005214 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800520a:	68ba      	ldr	r2, [r7, #8]
 800520c:	2380      	movs	r3, #128	; 0x80
 800520e:	019b      	lsls	r3, r3, #6
 8005210:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005212:	d00b      	beq.n	800522c <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2280      	movs	r2, #128	; 0x80
 8005218:	4013      	ands	r3, r2
 800521a:	d007      	beq.n	800522c <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a1e      	ldr	r2, [pc, #120]	; (800529c <HAL_TIM_IRQHandler+0x208>)
 8005222:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	0018      	movs	r0, r3
 8005228:	f000 feba 	bl	8005fa0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800522c:	68ba      	ldr	r2, [r7, #8]
 800522e:	2380      	movs	r3, #128	; 0x80
 8005230:	005b      	lsls	r3, r3, #1
 8005232:	4013      	ands	r3, r2
 8005234:	d00b      	beq.n	800524e <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2280      	movs	r2, #128	; 0x80
 800523a:	4013      	ands	r3, r2
 800523c:	d007      	beq.n	800524e <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a17      	ldr	r2, [pc, #92]	; (80052a0 <HAL_TIM_IRQHandler+0x20c>)
 8005244:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	0018      	movs	r0, r3
 800524a:	f000 feb1 	bl	8005fb0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	2240      	movs	r2, #64	; 0x40
 8005252:	4013      	ands	r3, r2
 8005254:	d00c      	beq.n	8005270 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2240      	movs	r2, #64	; 0x40
 800525a:	4013      	ands	r3, r2
 800525c:	d008      	beq.n	8005270 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	2241      	movs	r2, #65	; 0x41
 8005264:	4252      	negs	r2, r2
 8005266:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	0018      	movs	r0, r3
 800526c:	f000 fa08 	bl	8005680 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	2220      	movs	r2, #32
 8005274:	4013      	ands	r3, r2
 8005276:	d00c      	beq.n	8005292 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2220      	movs	r2, #32
 800527c:	4013      	ands	r3, r2
 800527e:	d008      	beq.n	8005292 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	2221      	movs	r2, #33	; 0x21
 8005286:	4252      	negs	r2, r2
 8005288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	0018      	movs	r0, r3
 800528e:	f000 fe7f 	bl	8005f90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005292:	46c0      	nop			; (mov r8, r8)
 8005294:	46bd      	mov	sp, r7
 8005296:	b004      	add	sp, #16
 8005298:	bd80      	pop	{r7, pc}
 800529a:	46c0      	nop			; (mov r8, r8)
 800529c:	ffffdf7f 	.word	0xffffdf7f
 80052a0:	fffffeff 	.word	0xfffffeff

080052a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b086      	sub	sp, #24
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052b0:	2317      	movs	r3, #23
 80052b2:	18fb      	adds	r3, r7, r3
 80052b4:	2200      	movs	r2, #0
 80052b6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	223c      	movs	r2, #60	; 0x3c
 80052bc:	5c9b      	ldrb	r3, [r3, r2]
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d101      	bne.n	80052c6 <HAL_TIM_PWM_ConfigChannel+0x22>
 80052c2:	2302      	movs	r3, #2
 80052c4:	e0e5      	b.n	8005492 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	223c      	movs	r2, #60	; 0x3c
 80052ca:	2101      	movs	r1, #1
 80052cc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2b14      	cmp	r3, #20
 80052d2:	d900      	bls.n	80052d6 <HAL_TIM_PWM_ConfigChannel+0x32>
 80052d4:	e0d1      	b.n	800547a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	009a      	lsls	r2, r3, #2
 80052da:	4b70      	ldr	r3, [pc, #448]	; (800549c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80052dc:	18d3      	adds	r3, r2, r3
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68ba      	ldr	r2, [r7, #8]
 80052e8:	0011      	movs	r1, r2
 80052ea:	0018      	movs	r0, r3
 80052ec:	f000 fa5e 	bl	80057ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	699a      	ldr	r2, [r3, #24]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2108      	movs	r1, #8
 80052fc:	430a      	orrs	r2, r1
 80052fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	699a      	ldr	r2, [r3, #24]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	2104      	movs	r1, #4
 800530c:	438a      	bics	r2, r1
 800530e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	6999      	ldr	r1, [r3, #24]
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	691a      	ldr	r2, [r3, #16]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	430a      	orrs	r2, r1
 8005320:	619a      	str	r2, [r3, #24]
      break;
 8005322:	e0af      	b.n	8005484 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	68ba      	ldr	r2, [r7, #8]
 800532a:	0011      	movs	r1, r2
 800532c:	0018      	movs	r0, r3
 800532e:	f000 fac7 	bl	80058c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	699a      	ldr	r2, [r3, #24]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	2180      	movs	r1, #128	; 0x80
 800533e:	0109      	lsls	r1, r1, #4
 8005340:	430a      	orrs	r2, r1
 8005342:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	699a      	ldr	r2, [r3, #24]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4954      	ldr	r1, [pc, #336]	; (80054a0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005350:	400a      	ands	r2, r1
 8005352:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	6999      	ldr	r1, [r3, #24]
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	691b      	ldr	r3, [r3, #16]
 800535e:	021a      	lsls	r2, r3, #8
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	430a      	orrs	r2, r1
 8005366:	619a      	str	r2, [r3, #24]
      break;
 8005368:	e08c      	b.n	8005484 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	68ba      	ldr	r2, [r7, #8]
 8005370:	0011      	movs	r1, r2
 8005372:	0018      	movs	r0, r3
 8005374:	f000 fb28 	bl	80059c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	69da      	ldr	r2, [r3, #28]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2108      	movs	r1, #8
 8005384:	430a      	orrs	r2, r1
 8005386:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	69da      	ldr	r2, [r3, #28]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2104      	movs	r1, #4
 8005394:	438a      	bics	r2, r1
 8005396:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	69d9      	ldr	r1, [r3, #28]
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	691a      	ldr	r2, [r3, #16]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	430a      	orrs	r2, r1
 80053a8:	61da      	str	r2, [r3, #28]
      break;
 80053aa:	e06b      	b.n	8005484 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	68ba      	ldr	r2, [r7, #8]
 80053b2:	0011      	movs	r1, r2
 80053b4:	0018      	movs	r0, r3
 80053b6:	f000 fb8f 	bl	8005ad8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	69da      	ldr	r2, [r3, #28]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2180      	movs	r1, #128	; 0x80
 80053c6:	0109      	lsls	r1, r1, #4
 80053c8:	430a      	orrs	r2, r1
 80053ca:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	69da      	ldr	r2, [r3, #28]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4932      	ldr	r1, [pc, #200]	; (80054a0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80053d8:	400a      	ands	r2, r1
 80053da:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	69d9      	ldr	r1, [r3, #28]
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	691b      	ldr	r3, [r3, #16]
 80053e6:	021a      	lsls	r2, r3, #8
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	430a      	orrs	r2, r1
 80053ee:	61da      	str	r2, [r3, #28]
      break;
 80053f0:	e048      	b.n	8005484 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	68ba      	ldr	r2, [r7, #8]
 80053f8:	0011      	movs	r1, r2
 80053fa:	0018      	movs	r0, r3
 80053fc:	f000 fbd6 	bl	8005bac <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	2108      	movs	r1, #8
 800540c:	430a      	orrs	r2, r1
 800540e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	2104      	movs	r1, #4
 800541c:	438a      	bics	r2, r1
 800541e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	691a      	ldr	r2, [r3, #16]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	430a      	orrs	r2, r1
 8005430:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005432:	e027      	b.n	8005484 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	68ba      	ldr	r2, [r7, #8]
 800543a:	0011      	movs	r1, r2
 800543c:	0018      	movs	r0, r3
 800543e:	f000 fc15 	bl	8005c6c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	2180      	movs	r1, #128	; 0x80
 800544e:	0109      	lsls	r1, r1, #4
 8005450:	430a      	orrs	r2, r1
 8005452:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4910      	ldr	r1, [pc, #64]	; (80054a0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005460:	400a      	ands	r2, r1
 8005462:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	691b      	ldr	r3, [r3, #16]
 800546e:	021a      	lsls	r2, r3, #8
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	430a      	orrs	r2, r1
 8005476:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005478:	e004      	b.n	8005484 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800547a:	2317      	movs	r3, #23
 800547c:	18fb      	adds	r3, r7, r3
 800547e:	2201      	movs	r2, #1
 8005480:	701a      	strb	r2, [r3, #0]
      break;
 8005482:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	223c      	movs	r2, #60	; 0x3c
 8005488:	2100      	movs	r1, #0
 800548a:	5499      	strb	r1, [r3, r2]

  return status;
 800548c:	2317      	movs	r3, #23
 800548e:	18fb      	adds	r3, r7, r3
 8005490:	781b      	ldrb	r3, [r3, #0]
}
 8005492:	0018      	movs	r0, r3
 8005494:	46bd      	mov	sp, r7
 8005496:	b006      	add	sp, #24
 8005498:	bd80      	pop	{r7, pc}
 800549a:	46c0      	nop			; (mov r8, r8)
 800549c:	08009400 	.word	0x08009400
 80054a0:	fffffbff 	.word	0xfffffbff

080054a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b084      	sub	sp, #16
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054ae:	230f      	movs	r3, #15
 80054b0:	18fb      	adds	r3, r7, r3
 80054b2:	2200      	movs	r2, #0
 80054b4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	223c      	movs	r2, #60	; 0x3c
 80054ba:	5c9b      	ldrb	r3, [r3, r2]
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d101      	bne.n	80054c4 <HAL_TIM_ConfigClockSource+0x20>
 80054c0:	2302      	movs	r3, #2
 80054c2:	e0bc      	b.n	800563e <HAL_TIM_ConfigClockSource+0x19a>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	223c      	movs	r2, #60	; 0x3c
 80054c8:	2101      	movs	r1, #1
 80054ca:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	223d      	movs	r2, #61	; 0x3d
 80054d0:	2102      	movs	r1, #2
 80054d2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	4a5a      	ldr	r2, [pc, #360]	; (8005648 <HAL_TIM_ConfigClockSource+0x1a4>)
 80054e0:	4013      	ands	r3, r2
 80054e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	4a59      	ldr	r2, [pc, #356]	; (800564c <HAL_TIM_ConfigClockSource+0x1a8>)
 80054e8:	4013      	ands	r3, r2
 80054ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	68ba      	ldr	r2, [r7, #8]
 80054f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	2280      	movs	r2, #128	; 0x80
 80054fa:	0192      	lsls	r2, r2, #6
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d040      	beq.n	8005582 <HAL_TIM_ConfigClockSource+0xde>
 8005500:	2280      	movs	r2, #128	; 0x80
 8005502:	0192      	lsls	r2, r2, #6
 8005504:	4293      	cmp	r3, r2
 8005506:	d900      	bls.n	800550a <HAL_TIM_ConfigClockSource+0x66>
 8005508:	e088      	b.n	800561c <HAL_TIM_ConfigClockSource+0x178>
 800550a:	2280      	movs	r2, #128	; 0x80
 800550c:	0152      	lsls	r2, r2, #5
 800550e:	4293      	cmp	r3, r2
 8005510:	d100      	bne.n	8005514 <HAL_TIM_ConfigClockSource+0x70>
 8005512:	e088      	b.n	8005626 <HAL_TIM_ConfigClockSource+0x182>
 8005514:	2280      	movs	r2, #128	; 0x80
 8005516:	0152      	lsls	r2, r2, #5
 8005518:	4293      	cmp	r3, r2
 800551a:	d900      	bls.n	800551e <HAL_TIM_ConfigClockSource+0x7a>
 800551c:	e07e      	b.n	800561c <HAL_TIM_ConfigClockSource+0x178>
 800551e:	2b70      	cmp	r3, #112	; 0x70
 8005520:	d018      	beq.n	8005554 <HAL_TIM_ConfigClockSource+0xb0>
 8005522:	d900      	bls.n	8005526 <HAL_TIM_ConfigClockSource+0x82>
 8005524:	e07a      	b.n	800561c <HAL_TIM_ConfigClockSource+0x178>
 8005526:	2b60      	cmp	r3, #96	; 0x60
 8005528:	d04f      	beq.n	80055ca <HAL_TIM_ConfigClockSource+0x126>
 800552a:	d900      	bls.n	800552e <HAL_TIM_ConfigClockSource+0x8a>
 800552c:	e076      	b.n	800561c <HAL_TIM_ConfigClockSource+0x178>
 800552e:	2b50      	cmp	r3, #80	; 0x50
 8005530:	d03b      	beq.n	80055aa <HAL_TIM_ConfigClockSource+0x106>
 8005532:	d900      	bls.n	8005536 <HAL_TIM_ConfigClockSource+0x92>
 8005534:	e072      	b.n	800561c <HAL_TIM_ConfigClockSource+0x178>
 8005536:	2b40      	cmp	r3, #64	; 0x40
 8005538:	d057      	beq.n	80055ea <HAL_TIM_ConfigClockSource+0x146>
 800553a:	d900      	bls.n	800553e <HAL_TIM_ConfigClockSource+0x9a>
 800553c:	e06e      	b.n	800561c <HAL_TIM_ConfigClockSource+0x178>
 800553e:	2b30      	cmp	r3, #48	; 0x30
 8005540:	d063      	beq.n	800560a <HAL_TIM_ConfigClockSource+0x166>
 8005542:	d86b      	bhi.n	800561c <HAL_TIM_ConfigClockSource+0x178>
 8005544:	2b20      	cmp	r3, #32
 8005546:	d060      	beq.n	800560a <HAL_TIM_ConfigClockSource+0x166>
 8005548:	d868      	bhi.n	800561c <HAL_TIM_ConfigClockSource+0x178>
 800554a:	2b00      	cmp	r3, #0
 800554c:	d05d      	beq.n	800560a <HAL_TIM_ConfigClockSource+0x166>
 800554e:	2b10      	cmp	r3, #16
 8005550:	d05b      	beq.n	800560a <HAL_TIM_ConfigClockSource+0x166>
 8005552:	e063      	b.n	800561c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005564:	f000 fc62 	bl	8005e2c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	2277      	movs	r2, #119	; 0x77
 8005574:	4313      	orrs	r3, r2
 8005576:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68ba      	ldr	r2, [r7, #8]
 800557e:	609a      	str	r2, [r3, #8]
      break;
 8005580:	e052      	b.n	8005628 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005592:	f000 fc4b 	bl	8005e2c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	689a      	ldr	r2, [r3, #8]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2180      	movs	r1, #128	; 0x80
 80055a2:	01c9      	lsls	r1, r1, #7
 80055a4:	430a      	orrs	r2, r1
 80055a6:	609a      	str	r2, [r3, #8]
      break;
 80055a8:	e03e      	b.n	8005628 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055b6:	001a      	movs	r2, r3
 80055b8:	f000 fbbc 	bl	8005d34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2150      	movs	r1, #80	; 0x50
 80055c2:	0018      	movs	r0, r3
 80055c4:	f000 fc16 	bl	8005df4 <TIM_ITRx_SetConfig>
      break;
 80055c8:	e02e      	b.n	8005628 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80055d6:	001a      	movs	r2, r3
 80055d8:	f000 fbda 	bl	8005d90 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2160      	movs	r1, #96	; 0x60
 80055e2:	0018      	movs	r0, r3
 80055e4:	f000 fc06 	bl	8005df4 <TIM_ITRx_SetConfig>
      break;
 80055e8:	e01e      	b.n	8005628 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055f6:	001a      	movs	r2, r3
 80055f8:	f000 fb9c 	bl	8005d34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	2140      	movs	r1, #64	; 0x40
 8005602:	0018      	movs	r0, r3
 8005604:	f000 fbf6 	bl	8005df4 <TIM_ITRx_SetConfig>
      break;
 8005608:	e00e      	b.n	8005628 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	0019      	movs	r1, r3
 8005614:	0010      	movs	r0, r2
 8005616:	f000 fbed 	bl	8005df4 <TIM_ITRx_SetConfig>
      break;
 800561a:	e005      	b.n	8005628 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800561c:	230f      	movs	r3, #15
 800561e:	18fb      	adds	r3, r7, r3
 8005620:	2201      	movs	r2, #1
 8005622:	701a      	strb	r2, [r3, #0]
      break;
 8005624:	e000      	b.n	8005628 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8005626:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	223d      	movs	r2, #61	; 0x3d
 800562c:	2101      	movs	r1, #1
 800562e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	223c      	movs	r2, #60	; 0x3c
 8005634:	2100      	movs	r1, #0
 8005636:	5499      	strb	r1, [r3, r2]

  return status;
 8005638:	230f      	movs	r3, #15
 800563a:	18fb      	adds	r3, r7, r3
 800563c:	781b      	ldrb	r3, [r3, #0]
}
 800563e:	0018      	movs	r0, r3
 8005640:	46bd      	mov	sp, r7
 8005642:	b004      	add	sp, #16
 8005644:	bd80      	pop	{r7, pc}
 8005646:	46c0      	nop			; (mov r8, r8)
 8005648:	ffceff88 	.word	0xffceff88
 800564c:	ffff00ff 	.word	0xffff00ff

08005650 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b082      	sub	sp, #8
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005658:	46c0      	nop			; (mov r8, r8)
 800565a:	46bd      	mov	sp, r7
 800565c:	b002      	add	sp, #8
 800565e:	bd80      	pop	{r7, pc}

08005660 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b082      	sub	sp, #8
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005668:	46c0      	nop			; (mov r8, r8)
 800566a:	46bd      	mov	sp, r7
 800566c:	b002      	add	sp, #8
 800566e:	bd80      	pop	{r7, pc}

08005670 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b082      	sub	sp, #8
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005678:	46c0      	nop			; (mov r8, r8)
 800567a:	46bd      	mov	sp, r7
 800567c:	b002      	add	sp, #8
 800567e:	bd80      	pop	{r7, pc}

08005680 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b082      	sub	sp, #8
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005688:	46c0      	nop			; (mov r8, r8)
 800568a:	46bd      	mov	sp, r7
 800568c:	b002      	add	sp, #8
 800568e:	bd80      	pop	{r7, pc}

08005690 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b084      	sub	sp, #16
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
 8005698:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	4a3b      	ldr	r2, [pc, #236]	; (8005790 <TIM_Base_SetConfig+0x100>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d008      	beq.n	80056ba <TIM_Base_SetConfig+0x2a>
 80056a8:	687a      	ldr	r2, [r7, #4]
 80056aa:	2380      	movs	r3, #128	; 0x80
 80056ac:	05db      	lsls	r3, r3, #23
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d003      	beq.n	80056ba <TIM_Base_SetConfig+0x2a>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a37      	ldr	r2, [pc, #220]	; (8005794 <TIM_Base_SetConfig+0x104>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d108      	bne.n	80056cc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2270      	movs	r2, #112	; 0x70
 80056be:	4393      	bics	r3, r2
 80056c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	68fa      	ldr	r2, [r7, #12]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a30      	ldr	r2, [pc, #192]	; (8005790 <TIM_Base_SetConfig+0x100>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d018      	beq.n	8005706 <TIM_Base_SetConfig+0x76>
 80056d4:	687a      	ldr	r2, [r7, #4]
 80056d6:	2380      	movs	r3, #128	; 0x80
 80056d8:	05db      	lsls	r3, r3, #23
 80056da:	429a      	cmp	r2, r3
 80056dc:	d013      	beq.n	8005706 <TIM_Base_SetConfig+0x76>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a2c      	ldr	r2, [pc, #176]	; (8005794 <TIM_Base_SetConfig+0x104>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d00f      	beq.n	8005706 <TIM_Base_SetConfig+0x76>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a2b      	ldr	r2, [pc, #172]	; (8005798 <TIM_Base_SetConfig+0x108>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d00b      	beq.n	8005706 <TIM_Base_SetConfig+0x76>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	4a2a      	ldr	r2, [pc, #168]	; (800579c <TIM_Base_SetConfig+0x10c>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d007      	beq.n	8005706 <TIM_Base_SetConfig+0x76>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a29      	ldr	r2, [pc, #164]	; (80057a0 <TIM_Base_SetConfig+0x110>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d003      	beq.n	8005706 <TIM_Base_SetConfig+0x76>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	4a28      	ldr	r2, [pc, #160]	; (80057a4 <TIM_Base_SetConfig+0x114>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d108      	bne.n	8005718 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	4a27      	ldr	r2, [pc, #156]	; (80057a8 <TIM_Base_SetConfig+0x118>)
 800570a:	4013      	ands	r3, r2
 800570c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	68db      	ldr	r3, [r3, #12]
 8005712:	68fa      	ldr	r2, [r7, #12]
 8005714:	4313      	orrs	r3, r2
 8005716:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2280      	movs	r2, #128	; 0x80
 800571c:	4393      	bics	r3, r2
 800571e:	001a      	movs	r2, r3
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	695b      	ldr	r3, [r3, #20]
 8005724:	4313      	orrs	r3, r2
 8005726:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	689a      	ldr	r2, [r3, #8]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	4a13      	ldr	r2, [pc, #76]	; (8005790 <TIM_Base_SetConfig+0x100>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d00b      	beq.n	800575e <TIM_Base_SetConfig+0xce>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	4a14      	ldr	r2, [pc, #80]	; (800579c <TIM_Base_SetConfig+0x10c>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d007      	beq.n	800575e <TIM_Base_SetConfig+0xce>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	4a13      	ldr	r2, [pc, #76]	; (80057a0 <TIM_Base_SetConfig+0x110>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d003      	beq.n	800575e <TIM_Base_SetConfig+0xce>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	4a12      	ldr	r2, [pc, #72]	; (80057a4 <TIM_Base_SetConfig+0x114>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d103      	bne.n	8005766 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	691a      	ldr	r2, [r3, #16]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2201      	movs	r2, #1
 800576a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	691b      	ldr	r3, [r3, #16]
 8005770:	2201      	movs	r2, #1
 8005772:	4013      	ands	r3, r2
 8005774:	2b01      	cmp	r3, #1
 8005776:	d106      	bne.n	8005786 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	691b      	ldr	r3, [r3, #16]
 800577c:	2201      	movs	r2, #1
 800577e:	4393      	bics	r3, r2
 8005780:	001a      	movs	r2, r3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	611a      	str	r2, [r3, #16]
  }
}
 8005786:	46c0      	nop			; (mov r8, r8)
 8005788:	46bd      	mov	sp, r7
 800578a:	b004      	add	sp, #16
 800578c:	bd80      	pop	{r7, pc}
 800578e:	46c0      	nop			; (mov r8, r8)
 8005790:	40012c00 	.word	0x40012c00
 8005794:	40000400 	.word	0x40000400
 8005798:	40002000 	.word	0x40002000
 800579c:	40014000 	.word	0x40014000
 80057a0:	40014400 	.word	0x40014400
 80057a4:	40014800 	.word	0x40014800
 80057a8:	fffffcff 	.word	0xfffffcff

080057ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b086      	sub	sp, #24
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
 80057b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6a1b      	ldr	r3, [r3, #32]
 80057ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6a1b      	ldr	r3, [r3, #32]
 80057c0:	2201      	movs	r2, #1
 80057c2:	4393      	bics	r3, r2
 80057c4:	001a      	movs	r2, r3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	699b      	ldr	r3, [r3, #24]
 80057d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	4a32      	ldr	r2, [pc, #200]	; (80058a4 <TIM_OC1_SetConfig+0xf8>)
 80057da:	4013      	ands	r3, r2
 80057dc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2203      	movs	r2, #3
 80057e2:	4393      	bics	r3, r2
 80057e4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	68fa      	ldr	r2, [r7, #12]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	2202      	movs	r2, #2
 80057f4:	4393      	bics	r3, r2
 80057f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	697a      	ldr	r2, [r7, #20]
 80057fe:	4313      	orrs	r3, r2
 8005800:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a28      	ldr	r2, [pc, #160]	; (80058a8 <TIM_OC1_SetConfig+0xfc>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d00b      	beq.n	8005822 <TIM_OC1_SetConfig+0x76>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a27      	ldr	r2, [pc, #156]	; (80058ac <TIM_OC1_SetConfig+0x100>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d007      	beq.n	8005822 <TIM_OC1_SetConfig+0x76>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	4a26      	ldr	r2, [pc, #152]	; (80058b0 <TIM_OC1_SetConfig+0x104>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d003      	beq.n	8005822 <TIM_OC1_SetConfig+0x76>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4a25      	ldr	r2, [pc, #148]	; (80058b4 <TIM_OC1_SetConfig+0x108>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d10c      	bne.n	800583c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	2208      	movs	r2, #8
 8005826:	4393      	bics	r3, r2
 8005828:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	697a      	ldr	r2, [r7, #20]
 8005830:	4313      	orrs	r3, r2
 8005832:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	2204      	movs	r2, #4
 8005838:	4393      	bics	r3, r2
 800583a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4a1a      	ldr	r2, [pc, #104]	; (80058a8 <TIM_OC1_SetConfig+0xfc>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d00b      	beq.n	800585c <TIM_OC1_SetConfig+0xb0>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	4a19      	ldr	r2, [pc, #100]	; (80058ac <TIM_OC1_SetConfig+0x100>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d007      	beq.n	800585c <TIM_OC1_SetConfig+0xb0>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	4a18      	ldr	r2, [pc, #96]	; (80058b0 <TIM_OC1_SetConfig+0x104>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d003      	beq.n	800585c <TIM_OC1_SetConfig+0xb0>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	4a17      	ldr	r2, [pc, #92]	; (80058b4 <TIM_OC1_SetConfig+0x108>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d111      	bne.n	8005880 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	4a16      	ldr	r2, [pc, #88]	; (80058b8 <TIM_OC1_SetConfig+0x10c>)
 8005860:	4013      	ands	r3, r2
 8005862:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	4a15      	ldr	r2, [pc, #84]	; (80058bc <TIM_OC1_SetConfig+0x110>)
 8005868:	4013      	ands	r3, r2
 800586a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	695b      	ldr	r3, [r3, #20]
 8005870:	693a      	ldr	r2, [r7, #16]
 8005872:	4313      	orrs	r3, r2
 8005874:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	699b      	ldr	r3, [r3, #24]
 800587a:	693a      	ldr	r2, [r7, #16]
 800587c:	4313      	orrs	r3, r2
 800587e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	693a      	ldr	r2, [r7, #16]
 8005884:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	68fa      	ldr	r2, [r7, #12]
 800588a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	685a      	ldr	r2, [r3, #4]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	697a      	ldr	r2, [r7, #20]
 8005898:	621a      	str	r2, [r3, #32]
}
 800589a:	46c0      	nop			; (mov r8, r8)
 800589c:	46bd      	mov	sp, r7
 800589e:	b006      	add	sp, #24
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	46c0      	nop			; (mov r8, r8)
 80058a4:	fffeff8f 	.word	0xfffeff8f
 80058a8:	40012c00 	.word	0x40012c00
 80058ac:	40014000 	.word	0x40014000
 80058b0:	40014400 	.word	0x40014400
 80058b4:	40014800 	.word	0x40014800
 80058b8:	fffffeff 	.word	0xfffffeff
 80058bc:	fffffdff 	.word	0xfffffdff

080058c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b086      	sub	sp, #24
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a1b      	ldr	r3, [r3, #32]
 80058ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6a1b      	ldr	r3, [r3, #32]
 80058d4:	2210      	movs	r2, #16
 80058d6:	4393      	bics	r3, r2
 80058d8:	001a      	movs	r2, r3
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	699b      	ldr	r3, [r3, #24]
 80058e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	4a2e      	ldr	r2, [pc, #184]	; (80059a8 <TIM_OC2_SetConfig+0xe8>)
 80058ee:	4013      	ands	r3, r2
 80058f0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	4a2d      	ldr	r2, [pc, #180]	; (80059ac <TIM_OC2_SetConfig+0xec>)
 80058f6:	4013      	ands	r3, r2
 80058f8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	021b      	lsls	r3, r3, #8
 8005900:	68fa      	ldr	r2, [r7, #12]
 8005902:	4313      	orrs	r3, r2
 8005904:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	2220      	movs	r2, #32
 800590a:	4393      	bics	r3, r2
 800590c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	011b      	lsls	r3, r3, #4
 8005914:	697a      	ldr	r2, [r7, #20]
 8005916:	4313      	orrs	r3, r2
 8005918:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	4a24      	ldr	r2, [pc, #144]	; (80059b0 <TIM_OC2_SetConfig+0xf0>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d10d      	bne.n	800593e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	2280      	movs	r2, #128	; 0x80
 8005926:	4393      	bics	r3, r2
 8005928:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	68db      	ldr	r3, [r3, #12]
 800592e:	011b      	lsls	r3, r3, #4
 8005930:	697a      	ldr	r2, [r7, #20]
 8005932:	4313      	orrs	r3, r2
 8005934:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	2240      	movs	r2, #64	; 0x40
 800593a:	4393      	bics	r3, r2
 800593c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	4a1b      	ldr	r2, [pc, #108]	; (80059b0 <TIM_OC2_SetConfig+0xf0>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d00b      	beq.n	800595e <TIM_OC2_SetConfig+0x9e>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a1a      	ldr	r2, [pc, #104]	; (80059b4 <TIM_OC2_SetConfig+0xf4>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d007      	beq.n	800595e <TIM_OC2_SetConfig+0x9e>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a19      	ldr	r2, [pc, #100]	; (80059b8 <TIM_OC2_SetConfig+0xf8>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d003      	beq.n	800595e <TIM_OC2_SetConfig+0x9e>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	4a18      	ldr	r2, [pc, #96]	; (80059bc <TIM_OC2_SetConfig+0xfc>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d113      	bne.n	8005986 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	4a17      	ldr	r2, [pc, #92]	; (80059c0 <TIM_OC2_SetConfig+0x100>)
 8005962:	4013      	ands	r3, r2
 8005964:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	4a16      	ldr	r2, [pc, #88]	; (80059c4 <TIM_OC2_SetConfig+0x104>)
 800596a:	4013      	ands	r3, r2
 800596c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	695b      	ldr	r3, [r3, #20]
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	693a      	ldr	r2, [r7, #16]
 8005976:	4313      	orrs	r3, r2
 8005978:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	699b      	ldr	r3, [r3, #24]
 800597e:	009b      	lsls	r3, r3, #2
 8005980:	693a      	ldr	r2, [r7, #16]
 8005982:	4313      	orrs	r3, r2
 8005984:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	693a      	ldr	r2, [r7, #16]
 800598a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	68fa      	ldr	r2, [r7, #12]
 8005990:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	685a      	ldr	r2, [r3, #4]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	697a      	ldr	r2, [r7, #20]
 800599e:	621a      	str	r2, [r3, #32]
}
 80059a0:	46c0      	nop			; (mov r8, r8)
 80059a2:	46bd      	mov	sp, r7
 80059a4:	b006      	add	sp, #24
 80059a6:	bd80      	pop	{r7, pc}
 80059a8:	feff8fff 	.word	0xfeff8fff
 80059ac:	fffffcff 	.word	0xfffffcff
 80059b0:	40012c00 	.word	0x40012c00
 80059b4:	40014000 	.word	0x40014000
 80059b8:	40014400 	.word	0x40014400
 80059bc:	40014800 	.word	0x40014800
 80059c0:	fffffbff 	.word	0xfffffbff
 80059c4:	fffff7ff 	.word	0xfffff7ff

080059c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b086      	sub	sp, #24
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
 80059d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6a1b      	ldr	r3, [r3, #32]
 80059d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6a1b      	ldr	r3, [r3, #32]
 80059dc:	4a33      	ldr	r2, [pc, #204]	; (8005aac <TIM_OC3_SetConfig+0xe4>)
 80059de:	401a      	ands	r2, r3
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	69db      	ldr	r3, [r3, #28]
 80059ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	4a2f      	ldr	r2, [pc, #188]	; (8005ab0 <TIM_OC3_SetConfig+0xe8>)
 80059f4:	4013      	ands	r3, r2
 80059f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2203      	movs	r2, #3
 80059fc:	4393      	bics	r3, r2
 80059fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68fa      	ldr	r2, [r7, #12]
 8005a06:	4313      	orrs	r3, r2
 8005a08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	4a29      	ldr	r2, [pc, #164]	; (8005ab4 <TIM_OC3_SetConfig+0xec>)
 8005a0e:	4013      	ands	r3, r2
 8005a10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	021b      	lsls	r3, r3, #8
 8005a18:	697a      	ldr	r2, [r7, #20]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a25      	ldr	r2, [pc, #148]	; (8005ab8 <TIM_OC3_SetConfig+0xf0>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d10d      	bne.n	8005a42 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	4a24      	ldr	r2, [pc, #144]	; (8005abc <TIM_OC3_SetConfig+0xf4>)
 8005a2a:	4013      	ands	r3, r2
 8005a2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	68db      	ldr	r3, [r3, #12]
 8005a32:	021b      	lsls	r3, r3, #8
 8005a34:	697a      	ldr	r2, [r7, #20]
 8005a36:	4313      	orrs	r3, r2
 8005a38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	4a20      	ldr	r2, [pc, #128]	; (8005ac0 <TIM_OC3_SetConfig+0xf8>)
 8005a3e:	4013      	ands	r3, r2
 8005a40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a1c      	ldr	r2, [pc, #112]	; (8005ab8 <TIM_OC3_SetConfig+0xf0>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d00b      	beq.n	8005a62 <TIM_OC3_SetConfig+0x9a>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a1d      	ldr	r2, [pc, #116]	; (8005ac4 <TIM_OC3_SetConfig+0xfc>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d007      	beq.n	8005a62 <TIM_OC3_SetConfig+0x9a>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a1c      	ldr	r2, [pc, #112]	; (8005ac8 <TIM_OC3_SetConfig+0x100>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d003      	beq.n	8005a62 <TIM_OC3_SetConfig+0x9a>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a1b      	ldr	r2, [pc, #108]	; (8005acc <TIM_OC3_SetConfig+0x104>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d113      	bne.n	8005a8a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	4a1a      	ldr	r2, [pc, #104]	; (8005ad0 <TIM_OC3_SetConfig+0x108>)
 8005a66:	4013      	ands	r3, r2
 8005a68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	4a19      	ldr	r2, [pc, #100]	; (8005ad4 <TIM_OC3_SetConfig+0x10c>)
 8005a6e:	4013      	ands	r3, r2
 8005a70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	695b      	ldr	r3, [r3, #20]
 8005a76:	011b      	lsls	r3, r3, #4
 8005a78:	693a      	ldr	r2, [r7, #16]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	699b      	ldr	r3, [r3, #24]
 8005a82:	011b      	lsls	r3, r3, #4
 8005a84:	693a      	ldr	r2, [r7, #16]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	693a      	ldr	r2, [r7, #16]
 8005a8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	68fa      	ldr	r2, [r7, #12]
 8005a94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	685a      	ldr	r2, [r3, #4]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	697a      	ldr	r2, [r7, #20]
 8005aa2:	621a      	str	r2, [r3, #32]
}
 8005aa4:	46c0      	nop			; (mov r8, r8)
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	b006      	add	sp, #24
 8005aaa:	bd80      	pop	{r7, pc}
 8005aac:	fffffeff 	.word	0xfffffeff
 8005ab0:	fffeff8f 	.word	0xfffeff8f
 8005ab4:	fffffdff 	.word	0xfffffdff
 8005ab8:	40012c00 	.word	0x40012c00
 8005abc:	fffff7ff 	.word	0xfffff7ff
 8005ac0:	fffffbff 	.word	0xfffffbff
 8005ac4:	40014000 	.word	0x40014000
 8005ac8:	40014400 	.word	0x40014400
 8005acc:	40014800 	.word	0x40014800
 8005ad0:	ffffefff 	.word	0xffffefff
 8005ad4:	ffffdfff 	.word	0xffffdfff

08005ad8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b086      	sub	sp, #24
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a1b      	ldr	r3, [r3, #32]
 8005ae6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6a1b      	ldr	r3, [r3, #32]
 8005aec:	4a26      	ldr	r2, [pc, #152]	; (8005b88 <TIM_OC4_SetConfig+0xb0>)
 8005aee:	401a      	ands	r2, r3
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	69db      	ldr	r3, [r3, #28]
 8005afe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	4a22      	ldr	r2, [pc, #136]	; (8005b8c <TIM_OC4_SetConfig+0xb4>)
 8005b04:	4013      	ands	r3, r2
 8005b06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	4a21      	ldr	r2, [pc, #132]	; (8005b90 <TIM_OC4_SetConfig+0xb8>)
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	021b      	lsls	r3, r3, #8
 8005b16:	68fa      	ldr	r2, [r7, #12]
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	4a1d      	ldr	r2, [pc, #116]	; (8005b94 <TIM_OC4_SetConfig+0xbc>)
 8005b20:	4013      	ands	r3, r2
 8005b22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	031b      	lsls	r3, r3, #12
 8005b2a:	693a      	ldr	r2, [r7, #16]
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a19      	ldr	r2, [pc, #100]	; (8005b98 <TIM_OC4_SetConfig+0xc0>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d00b      	beq.n	8005b50 <TIM_OC4_SetConfig+0x78>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	4a18      	ldr	r2, [pc, #96]	; (8005b9c <TIM_OC4_SetConfig+0xc4>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d007      	beq.n	8005b50 <TIM_OC4_SetConfig+0x78>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	4a17      	ldr	r2, [pc, #92]	; (8005ba0 <TIM_OC4_SetConfig+0xc8>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d003      	beq.n	8005b50 <TIM_OC4_SetConfig+0x78>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	4a16      	ldr	r2, [pc, #88]	; (8005ba4 <TIM_OC4_SetConfig+0xcc>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d109      	bne.n	8005b64 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	4a15      	ldr	r2, [pc, #84]	; (8005ba8 <TIM_OC4_SetConfig+0xd0>)
 8005b54:	4013      	ands	r3, r2
 8005b56:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	695b      	ldr	r3, [r3, #20]
 8005b5c:	019b      	lsls	r3, r3, #6
 8005b5e:	697a      	ldr	r2, [r7, #20]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	697a      	ldr	r2, [r7, #20]
 8005b68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	68fa      	ldr	r2, [r7, #12]
 8005b6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	685a      	ldr	r2, [r3, #4]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	693a      	ldr	r2, [r7, #16]
 8005b7c:	621a      	str	r2, [r3, #32]
}
 8005b7e:	46c0      	nop			; (mov r8, r8)
 8005b80:	46bd      	mov	sp, r7
 8005b82:	b006      	add	sp, #24
 8005b84:	bd80      	pop	{r7, pc}
 8005b86:	46c0      	nop			; (mov r8, r8)
 8005b88:	ffffefff 	.word	0xffffefff
 8005b8c:	feff8fff 	.word	0xfeff8fff
 8005b90:	fffffcff 	.word	0xfffffcff
 8005b94:	ffffdfff 	.word	0xffffdfff
 8005b98:	40012c00 	.word	0x40012c00
 8005b9c:	40014000 	.word	0x40014000
 8005ba0:	40014400 	.word	0x40014400
 8005ba4:	40014800 	.word	0x40014800
 8005ba8:	ffffbfff 	.word	0xffffbfff

08005bac <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b086      	sub	sp, #24
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
 8005bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6a1b      	ldr	r3, [r3, #32]
 8005bba:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6a1b      	ldr	r3, [r3, #32]
 8005bc0:	4a23      	ldr	r2, [pc, #140]	; (8005c50 <TIM_OC5_SetConfig+0xa4>)
 8005bc2:	401a      	ands	r2, r3
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	4a1f      	ldr	r2, [pc, #124]	; (8005c54 <TIM_OC5_SetConfig+0xa8>)
 8005bd8:	4013      	ands	r3, r2
 8005bda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	68fa      	ldr	r2, [r7, #12]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	4a1b      	ldr	r2, [pc, #108]	; (8005c58 <TIM_OC5_SetConfig+0xac>)
 8005bea:	4013      	ands	r3, r2
 8005bec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	041b      	lsls	r3, r3, #16
 8005bf4:	693a      	ldr	r2, [r7, #16]
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a17      	ldr	r2, [pc, #92]	; (8005c5c <TIM_OC5_SetConfig+0xb0>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d00b      	beq.n	8005c1a <TIM_OC5_SetConfig+0x6e>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4a16      	ldr	r2, [pc, #88]	; (8005c60 <TIM_OC5_SetConfig+0xb4>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d007      	beq.n	8005c1a <TIM_OC5_SetConfig+0x6e>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a15      	ldr	r2, [pc, #84]	; (8005c64 <TIM_OC5_SetConfig+0xb8>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d003      	beq.n	8005c1a <TIM_OC5_SetConfig+0x6e>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	4a14      	ldr	r2, [pc, #80]	; (8005c68 <TIM_OC5_SetConfig+0xbc>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d109      	bne.n	8005c2e <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	4a0c      	ldr	r2, [pc, #48]	; (8005c50 <TIM_OC5_SetConfig+0xa4>)
 8005c1e:	4013      	ands	r3, r2
 8005c20:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	695b      	ldr	r3, [r3, #20]
 8005c26:	021b      	lsls	r3, r3, #8
 8005c28:	697a      	ldr	r2, [r7, #20]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	697a      	ldr	r2, [r7, #20]
 8005c32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	685a      	ldr	r2, [r3, #4]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	693a      	ldr	r2, [r7, #16]
 8005c46:	621a      	str	r2, [r3, #32]
}
 8005c48:	46c0      	nop			; (mov r8, r8)
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	b006      	add	sp, #24
 8005c4e:	bd80      	pop	{r7, pc}
 8005c50:	fffeffff 	.word	0xfffeffff
 8005c54:	fffeff8f 	.word	0xfffeff8f
 8005c58:	fffdffff 	.word	0xfffdffff
 8005c5c:	40012c00 	.word	0x40012c00
 8005c60:	40014000 	.word	0x40014000
 8005c64:	40014400 	.word	0x40014400
 8005c68:	40014800 	.word	0x40014800

08005c6c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b086      	sub	sp, #24
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a1b      	ldr	r3, [r3, #32]
 8005c7a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6a1b      	ldr	r3, [r3, #32]
 8005c80:	4a24      	ldr	r2, [pc, #144]	; (8005d14 <TIM_OC6_SetConfig+0xa8>)
 8005c82:	401a      	ands	r2, r3
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	4a20      	ldr	r2, [pc, #128]	; (8005d18 <TIM_OC6_SetConfig+0xac>)
 8005c98:	4013      	ands	r3, r2
 8005c9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	021b      	lsls	r3, r3, #8
 8005ca2:	68fa      	ldr	r2, [r7, #12]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	4a1c      	ldr	r2, [pc, #112]	; (8005d1c <TIM_OC6_SetConfig+0xb0>)
 8005cac:	4013      	ands	r3, r2
 8005cae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	051b      	lsls	r3, r3, #20
 8005cb6:	693a      	ldr	r2, [r7, #16]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	4a18      	ldr	r2, [pc, #96]	; (8005d20 <TIM_OC6_SetConfig+0xb4>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d00b      	beq.n	8005cdc <TIM_OC6_SetConfig+0x70>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	4a17      	ldr	r2, [pc, #92]	; (8005d24 <TIM_OC6_SetConfig+0xb8>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d007      	beq.n	8005cdc <TIM_OC6_SetConfig+0x70>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	4a16      	ldr	r2, [pc, #88]	; (8005d28 <TIM_OC6_SetConfig+0xbc>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d003      	beq.n	8005cdc <TIM_OC6_SetConfig+0x70>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4a15      	ldr	r2, [pc, #84]	; (8005d2c <TIM_OC6_SetConfig+0xc0>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d109      	bne.n	8005cf0 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	4a14      	ldr	r2, [pc, #80]	; (8005d30 <TIM_OC6_SetConfig+0xc4>)
 8005ce0:	4013      	ands	r3, r2
 8005ce2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	695b      	ldr	r3, [r3, #20]
 8005ce8:	029b      	lsls	r3, r3, #10
 8005cea:	697a      	ldr	r2, [r7, #20]
 8005cec:	4313      	orrs	r3, r2
 8005cee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	697a      	ldr	r2, [r7, #20]
 8005cf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	685a      	ldr	r2, [r3, #4]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	693a      	ldr	r2, [r7, #16]
 8005d08:	621a      	str	r2, [r3, #32]
}
 8005d0a:	46c0      	nop			; (mov r8, r8)
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	b006      	add	sp, #24
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	46c0      	nop			; (mov r8, r8)
 8005d14:	ffefffff 	.word	0xffefffff
 8005d18:	feff8fff 	.word	0xfeff8fff
 8005d1c:	ffdfffff 	.word	0xffdfffff
 8005d20:	40012c00 	.word	0x40012c00
 8005d24:	40014000 	.word	0x40014000
 8005d28:	40014400 	.word	0x40014400
 8005d2c:	40014800 	.word	0x40014800
 8005d30:	fffbffff 	.word	0xfffbffff

08005d34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b086      	sub	sp, #24
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	60f8      	str	r0, [r7, #12]
 8005d3c:	60b9      	str	r1, [r7, #8]
 8005d3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6a1b      	ldr	r3, [r3, #32]
 8005d44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6a1b      	ldr	r3, [r3, #32]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	4393      	bics	r3, r2
 8005d4e:	001a      	movs	r2, r3
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	699b      	ldr	r3, [r3, #24]
 8005d58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	22f0      	movs	r2, #240	; 0xf0
 8005d5e:	4393      	bics	r3, r2
 8005d60:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	011b      	lsls	r3, r3, #4
 8005d66:	693a      	ldr	r2, [r7, #16]
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	220a      	movs	r2, #10
 8005d70:	4393      	bics	r3, r2
 8005d72:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d74:	697a      	ldr	r2, [r7, #20]
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	693a      	ldr	r2, [r7, #16]
 8005d80:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	697a      	ldr	r2, [r7, #20]
 8005d86:	621a      	str	r2, [r3, #32]
}
 8005d88:	46c0      	nop			; (mov r8, r8)
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	b006      	add	sp, #24
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b086      	sub	sp, #24
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	60f8      	str	r0, [r7, #12]
 8005d98:	60b9      	str	r1, [r7, #8]
 8005d9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	6a1b      	ldr	r3, [r3, #32]
 8005da0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6a1b      	ldr	r3, [r3, #32]
 8005da6:	2210      	movs	r2, #16
 8005da8:	4393      	bics	r3, r2
 8005daa:	001a      	movs	r2, r3
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	699b      	ldr	r3, [r3, #24]
 8005db4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	4a0d      	ldr	r2, [pc, #52]	; (8005df0 <TIM_TI2_ConfigInputStage+0x60>)
 8005dba:	4013      	ands	r3, r2
 8005dbc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	031b      	lsls	r3, r3, #12
 8005dc2:	693a      	ldr	r2, [r7, #16]
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	22a0      	movs	r2, #160	; 0xa0
 8005dcc:	4393      	bics	r3, r2
 8005dce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	011b      	lsls	r3, r3, #4
 8005dd4:	697a      	ldr	r2, [r7, #20]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	693a      	ldr	r2, [r7, #16]
 8005dde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	697a      	ldr	r2, [r7, #20]
 8005de4:	621a      	str	r2, [r3, #32]
}
 8005de6:	46c0      	nop			; (mov r8, r8)
 8005de8:	46bd      	mov	sp, r7
 8005dea:	b006      	add	sp, #24
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	46c0      	nop			; (mov r8, r8)
 8005df0:	ffff0fff 	.word	0xffff0fff

08005df4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	4a08      	ldr	r2, [pc, #32]	; (8005e28 <TIM_ITRx_SetConfig+0x34>)
 8005e08:	4013      	ands	r3, r2
 8005e0a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e0c:	683a      	ldr	r2, [r7, #0]
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	4313      	orrs	r3, r2
 8005e12:	2207      	movs	r2, #7
 8005e14:	4313      	orrs	r3, r2
 8005e16:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	68fa      	ldr	r2, [r7, #12]
 8005e1c:	609a      	str	r2, [r3, #8]
}
 8005e1e:	46c0      	nop			; (mov r8, r8)
 8005e20:	46bd      	mov	sp, r7
 8005e22:	b004      	add	sp, #16
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	46c0      	nop			; (mov r8, r8)
 8005e28:	ffcfff8f 	.word	0xffcfff8f

08005e2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b086      	sub	sp, #24
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	60f8      	str	r0, [r7, #12]
 8005e34:	60b9      	str	r1, [r7, #8]
 8005e36:	607a      	str	r2, [r7, #4]
 8005e38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	689b      	ldr	r3, [r3, #8]
 8005e3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	4a09      	ldr	r2, [pc, #36]	; (8005e68 <TIM_ETR_SetConfig+0x3c>)
 8005e44:	4013      	ands	r3, r2
 8005e46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	021a      	lsls	r2, r3, #8
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	431a      	orrs	r2, r3
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	4313      	orrs	r3, r2
 8005e54:	697a      	ldr	r2, [r7, #20]
 8005e56:	4313      	orrs	r3, r2
 8005e58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	697a      	ldr	r2, [r7, #20]
 8005e5e:	609a      	str	r2, [r3, #8]
}
 8005e60:	46c0      	nop			; (mov r8, r8)
 8005e62:	46bd      	mov	sp, r7
 8005e64:	b006      	add	sp, #24
 8005e66:	bd80      	pop	{r7, pc}
 8005e68:	ffff00ff 	.word	0xffff00ff

08005e6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b086      	sub	sp, #24
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	221f      	movs	r2, #31
 8005e7c:	4013      	ands	r3, r2
 8005e7e:	2201      	movs	r2, #1
 8005e80:	409a      	lsls	r2, r3
 8005e82:	0013      	movs	r3, r2
 8005e84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6a1b      	ldr	r3, [r3, #32]
 8005e8a:	697a      	ldr	r2, [r7, #20]
 8005e8c:	43d2      	mvns	r2, r2
 8005e8e:	401a      	ands	r2, r3
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6a1a      	ldr	r2, [r3, #32]
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	211f      	movs	r1, #31
 8005e9c:	400b      	ands	r3, r1
 8005e9e:	6879      	ldr	r1, [r7, #4]
 8005ea0:	4099      	lsls	r1, r3
 8005ea2:	000b      	movs	r3, r1
 8005ea4:	431a      	orrs	r2, r3
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	621a      	str	r2, [r3, #32]
}
 8005eaa:	46c0      	nop			; (mov r8, r8)
 8005eac:	46bd      	mov	sp, r7
 8005eae:	b006      	add	sp, #24
 8005eb0:	bd80      	pop	{r7, pc}
	...

08005eb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b084      	sub	sp, #16
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	223c      	movs	r2, #60	; 0x3c
 8005ec2:	5c9b      	ldrb	r3, [r3, r2]
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d101      	bne.n	8005ecc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ec8:	2302      	movs	r3, #2
 8005eca:	e055      	b.n	8005f78 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	223c      	movs	r2, #60	; 0x3c
 8005ed0:	2101      	movs	r1, #1
 8005ed2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	223d      	movs	r2, #61	; 0x3d
 8005ed8:	2102      	movs	r1, #2
 8005eda:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a23      	ldr	r2, [pc, #140]	; (8005f80 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d108      	bne.n	8005f08 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	4a22      	ldr	r2, [pc, #136]	; (8005f84 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005efa:	4013      	ands	r3, r2
 8005efc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	68fa      	ldr	r2, [r7, #12]
 8005f04:	4313      	orrs	r3, r2
 8005f06:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2270      	movs	r2, #112	; 0x70
 8005f0c:	4393      	bics	r3, r2
 8005f0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	68fa      	ldr	r2, [r7, #12]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	68fa      	ldr	r2, [r7, #12]
 8005f20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a16      	ldr	r2, [pc, #88]	; (8005f80 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d00f      	beq.n	8005f4c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	2380      	movs	r3, #128	; 0x80
 8005f32:	05db      	lsls	r3, r3, #23
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d009      	beq.n	8005f4c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a12      	ldr	r2, [pc, #72]	; (8005f88 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d004      	beq.n	8005f4c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a11      	ldr	r2, [pc, #68]	; (8005f8c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d10c      	bne.n	8005f66 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	2280      	movs	r2, #128	; 0x80
 8005f50:	4393      	bics	r3, r2
 8005f52:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	68ba      	ldr	r2, [r7, #8]
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	68ba      	ldr	r2, [r7, #8]
 8005f64:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	223d      	movs	r2, #61	; 0x3d
 8005f6a:	2101      	movs	r1, #1
 8005f6c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	223c      	movs	r2, #60	; 0x3c
 8005f72:	2100      	movs	r1, #0
 8005f74:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005f76:	2300      	movs	r3, #0
}
 8005f78:	0018      	movs	r0, r3
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	b004      	add	sp, #16
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	40012c00 	.word	0x40012c00
 8005f84:	ff0fffff 	.word	0xff0fffff
 8005f88:	40000400 	.word	0x40000400
 8005f8c:	40014000 	.word	0x40014000

08005f90 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b082      	sub	sp, #8
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f98:	46c0      	nop			; (mov r8, r8)
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	b002      	add	sp, #8
 8005f9e:	bd80      	pop	{r7, pc}

08005fa0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b082      	sub	sp, #8
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005fa8:	46c0      	nop			; (mov r8, r8)
 8005faa:	46bd      	mov	sp, r7
 8005fac:	b002      	add	sp, #8
 8005fae:	bd80      	pop	{r7, pc}

08005fb0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005fb8:	46c0      	nop			; (mov r8, r8)
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	b002      	add	sp, #8
 8005fbe:	bd80      	pop	{r7, pc}

08005fc0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b082      	sub	sp, #8
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d101      	bne.n	8005fd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e046      	b.n	8006060 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2288      	movs	r2, #136	; 0x88
 8005fd6:	589b      	ldr	r3, [r3, r2]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d107      	bne.n	8005fec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2284      	movs	r2, #132	; 0x84
 8005fe0:	2100      	movs	r1, #0
 8005fe2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	0018      	movs	r0, r3
 8005fe8:	f7fb fda4 	bl	8001b34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2288      	movs	r2, #136	; 0x88
 8005ff0:	2124      	movs	r1, #36	; 0x24
 8005ff2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	2101      	movs	r1, #1
 8006000:	438a      	bics	r2, r1
 8006002:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006008:	2b00      	cmp	r3, #0
 800600a:	d003      	beq.n	8006014 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	0018      	movs	r0, r3
 8006010:	f000 ff6e 	bl	8006ef0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	0018      	movs	r0, r3
 8006018:	f000 fcac 	bl	8006974 <UART_SetConfig>
 800601c:	0003      	movs	r3, r0
 800601e:	2b01      	cmp	r3, #1
 8006020:	d101      	bne.n	8006026 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e01c      	b.n	8006060 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	685a      	ldr	r2, [r3, #4]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	490d      	ldr	r1, [pc, #52]	; (8006068 <HAL_UART_Init+0xa8>)
 8006032:	400a      	ands	r2, r1
 8006034:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	689a      	ldr	r2, [r3, #8]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	212a      	movs	r1, #42	; 0x2a
 8006042:	438a      	bics	r2, r1
 8006044:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	681a      	ldr	r2, [r3, #0]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2101      	movs	r1, #1
 8006052:	430a      	orrs	r2, r1
 8006054:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	0018      	movs	r0, r3
 800605a:	f000 fffd 	bl	8007058 <UART_CheckIdleState>
 800605e:	0003      	movs	r3, r0
}
 8006060:	0018      	movs	r0, r3
 8006062:	46bd      	mov	sp, r7
 8006064:	b002      	add	sp, #8
 8006066:	bd80      	pop	{r7, pc}
 8006068:	ffffb7ff 	.word	0xffffb7ff

0800606c <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b082      	sub	sp, #8
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d101      	bne.n	800607e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e032      	b.n	80060e4 <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2288      	movs	r2, #136	; 0x88
 8006082:	2124      	movs	r1, #36	; 0x24
 8006084:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	2101      	movs	r1, #1
 8006092:	438a      	bics	r2, r1
 8006094:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	2200      	movs	r2, #0
 800609c:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	2200      	movs	r2, #0
 80060a4:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	2200      	movs	r2, #0
 80060ac:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	0018      	movs	r0, r3
 80060b2:	f7fb fda7 	bl	8001c04 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2290      	movs	r2, #144	; 0x90
 80060ba:	2100      	movs	r1, #0
 80060bc:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2288      	movs	r2, #136	; 0x88
 80060c2:	2100      	movs	r1, #0
 80060c4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	228c      	movs	r2, #140	; 0x8c
 80060ca:	2100      	movs	r1, #0
 80060cc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2200      	movs	r2, #0
 80060d2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2200      	movs	r2, #0
 80060d8:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2284      	movs	r2, #132	; 0x84
 80060de:	2100      	movs	r1, #0
 80060e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80060e2:	2300      	movs	r3, #0
}
 80060e4:	0018      	movs	r0, r3
 80060e6:	46bd      	mov	sp, r7
 80060e8:	b002      	add	sp, #8
 80060ea:	bd80      	pop	{r7, pc}

080060ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b08a      	sub	sp, #40	; 0x28
 80060f0:	af02      	add	r7, sp, #8
 80060f2:	60f8      	str	r0, [r7, #12]
 80060f4:	60b9      	str	r1, [r7, #8]
 80060f6:	603b      	str	r3, [r7, #0]
 80060f8:	1dbb      	adds	r3, r7, #6
 80060fa:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2288      	movs	r2, #136	; 0x88
 8006100:	589b      	ldr	r3, [r3, r2]
 8006102:	2b20      	cmp	r3, #32
 8006104:	d000      	beq.n	8006108 <HAL_UART_Transmit+0x1c>
 8006106:	e090      	b.n	800622a <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d003      	beq.n	8006116 <HAL_UART_Transmit+0x2a>
 800610e:	1dbb      	adds	r3, r7, #6
 8006110:	881b      	ldrh	r3, [r3, #0]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d101      	bne.n	800611a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	e088      	b.n	800622c <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	689a      	ldr	r2, [r3, #8]
 800611e:	2380      	movs	r3, #128	; 0x80
 8006120:	015b      	lsls	r3, r3, #5
 8006122:	429a      	cmp	r2, r3
 8006124:	d109      	bne.n	800613a <HAL_UART_Transmit+0x4e>
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	691b      	ldr	r3, [r3, #16]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d105      	bne.n	800613a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	2201      	movs	r2, #1
 8006132:	4013      	ands	r3, r2
 8006134:	d001      	beq.n	800613a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	e078      	b.n	800622c <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2290      	movs	r2, #144	; 0x90
 800613e:	2100      	movs	r1, #0
 8006140:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2288      	movs	r2, #136	; 0x88
 8006146:	2121      	movs	r1, #33	; 0x21
 8006148:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800614a:	f7fb febf 	bl	8001ecc <HAL_GetTick>
 800614e:	0003      	movs	r3, r0
 8006150:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	1dba      	adds	r2, r7, #6
 8006156:	2154      	movs	r1, #84	; 0x54
 8006158:	8812      	ldrh	r2, [r2, #0]
 800615a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	1dba      	adds	r2, r7, #6
 8006160:	2156      	movs	r1, #86	; 0x56
 8006162:	8812      	ldrh	r2, [r2, #0]
 8006164:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	689a      	ldr	r2, [r3, #8]
 800616a:	2380      	movs	r3, #128	; 0x80
 800616c:	015b      	lsls	r3, r3, #5
 800616e:	429a      	cmp	r2, r3
 8006170:	d108      	bne.n	8006184 <HAL_UART_Transmit+0x98>
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	691b      	ldr	r3, [r3, #16]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d104      	bne.n	8006184 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800617a:	2300      	movs	r3, #0
 800617c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	61bb      	str	r3, [r7, #24]
 8006182:	e003      	b.n	800618c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006188:	2300      	movs	r3, #0
 800618a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800618c:	e030      	b.n	80061f0 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800618e:	697a      	ldr	r2, [r7, #20]
 8006190:	68f8      	ldr	r0, [r7, #12]
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	9300      	str	r3, [sp, #0]
 8006196:	0013      	movs	r3, r2
 8006198:	2200      	movs	r2, #0
 800619a:	2180      	movs	r1, #128	; 0x80
 800619c:	f001 f806 	bl	80071ac <UART_WaitOnFlagUntilTimeout>
 80061a0:	1e03      	subs	r3, r0, #0
 80061a2:	d005      	beq.n	80061b0 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2288      	movs	r2, #136	; 0x88
 80061a8:	2120      	movs	r1, #32
 80061aa:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80061ac:	2303      	movs	r3, #3
 80061ae:	e03d      	b.n	800622c <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 80061b0:	69fb      	ldr	r3, [r7, #28]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10b      	bne.n	80061ce <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80061b6:	69bb      	ldr	r3, [r7, #24]
 80061b8:	881b      	ldrh	r3, [r3, #0]
 80061ba:	001a      	movs	r2, r3
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	05d2      	lsls	r2, r2, #23
 80061c2:	0dd2      	lsrs	r2, r2, #23
 80061c4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80061c6:	69bb      	ldr	r3, [r7, #24]
 80061c8:	3302      	adds	r3, #2
 80061ca:	61bb      	str	r3, [r7, #24]
 80061cc:	e007      	b.n	80061de <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80061ce:	69fb      	ldr	r3, [r7, #28]
 80061d0:	781a      	ldrb	r2, [r3, #0]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	3301      	adds	r3, #1
 80061dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2256      	movs	r2, #86	; 0x56
 80061e2:	5a9b      	ldrh	r3, [r3, r2]
 80061e4:	b29b      	uxth	r3, r3
 80061e6:	3b01      	subs	r3, #1
 80061e8:	b299      	uxth	r1, r3
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2256      	movs	r2, #86	; 0x56
 80061ee:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2256      	movs	r2, #86	; 0x56
 80061f4:	5a9b      	ldrh	r3, [r3, r2]
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d1c8      	bne.n	800618e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80061fc:	697a      	ldr	r2, [r7, #20]
 80061fe:	68f8      	ldr	r0, [r7, #12]
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	9300      	str	r3, [sp, #0]
 8006204:	0013      	movs	r3, r2
 8006206:	2200      	movs	r2, #0
 8006208:	2140      	movs	r1, #64	; 0x40
 800620a:	f000 ffcf 	bl	80071ac <UART_WaitOnFlagUntilTimeout>
 800620e:	1e03      	subs	r3, r0, #0
 8006210:	d005      	beq.n	800621e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2288      	movs	r2, #136	; 0x88
 8006216:	2120      	movs	r1, #32
 8006218:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800621a:	2303      	movs	r3, #3
 800621c:	e006      	b.n	800622c <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2288      	movs	r2, #136	; 0x88
 8006222:	2120      	movs	r1, #32
 8006224:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006226:	2300      	movs	r3, #0
 8006228:	e000      	b.n	800622c <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800622a:	2302      	movs	r3, #2
  }
}
 800622c:	0018      	movs	r0, r3
 800622e:	46bd      	mov	sp, r7
 8006230:	b008      	add	sp, #32
 8006232:	bd80      	pop	{r7, pc}

08006234 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b088      	sub	sp, #32
 8006238:	af00      	add	r7, sp, #0
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	60b9      	str	r1, [r7, #8]
 800623e:	1dbb      	adds	r3, r7, #6
 8006240:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	228c      	movs	r2, #140	; 0x8c
 8006246:	589b      	ldr	r3, [r3, r2]
 8006248:	2b20      	cmp	r3, #32
 800624a:	d14a      	bne.n	80062e2 <HAL_UART_Receive_IT+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d003      	beq.n	800625a <HAL_UART_Receive_IT+0x26>
 8006252:	1dbb      	adds	r3, r7, #6
 8006254:	881b      	ldrh	r3, [r3, #0]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d101      	bne.n	800625e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	e042      	b.n	80062e4 <HAL_UART_Receive_IT+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	689a      	ldr	r2, [r3, #8]
 8006262:	2380      	movs	r3, #128	; 0x80
 8006264:	015b      	lsls	r3, r3, #5
 8006266:	429a      	cmp	r2, r3
 8006268:	d109      	bne.n	800627e <HAL_UART_Receive_IT+0x4a>
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d105      	bne.n	800627e <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	2201      	movs	r2, #1
 8006276:	4013      	ands	r3, r2
 8006278:	d001      	beq.n	800627e <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	e032      	b.n	80062e4 <HAL_UART_Receive_IT+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2200      	movs	r2, #0
 8006282:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a18      	ldr	r2, [pc, #96]	; (80062ec <HAL_UART_Receive_IT+0xb8>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d020      	beq.n	80062d0 <HAL_UART_Receive_IT+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	685a      	ldr	r2, [r3, #4]
 8006294:	2380      	movs	r3, #128	; 0x80
 8006296:	041b      	lsls	r3, r3, #16
 8006298:	4013      	ands	r3, r2
 800629a:	d019      	beq.n	80062d0 <HAL_UART_Receive_IT+0x9c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800629c:	f3ef 8310 	mrs	r3, PRIMASK
 80062a0:	613b      	str	r3, [r7, #16]
  return(result);
 80062a2:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80062a4:	61fb      	str	r3, [r7, #28]
 80062a6:	2301      	movs	r3, #1
 80062a8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	f383 8810 	msr	PRIMASK, r3
}
 80062b0:	46c0      	nop			; (mov r8, r8)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	2180      	movs	r1, #128	; 0x80
 80062be:	04c9      	lsls	r1, r1, #19
 80062c0:	430a      	orrs	r2, r1
 80062c2:	601a      	str	r2, [r3, #0]
 80062c4:	69fb      	ldr	r3, [r7, #28]
 80062c6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062c8:	69bb      	ldr	r3, [r7, #24]
 80062ca:	f383 8810 	msr	PRIMASK, r3
}
 80062ce:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80062d0:	1dbb      	adds	r3, r7, #6
 80062d2:	881a      	ldrh	r2, [r3, #0]
 80062d4:	68b9      	ldr	r1, [r7, #8]
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	0018      	movs	r0, r3
 80062da:	f000 ffd7 	bl	800728c <UART_Start_Receive_IT>
 80062de:	0003      	movs	r3, r0
 80062e0:	e000      	b.n	80062e4 <HAL_UART_Receive_IT+0xb0>
  }
  else
  {
    return HAL_BUSY;
 80062e2:	2302      	movs	r3, #2
  }
}
 80062e4:	0018      	movs	r0, r3
 80062e6:	46bd      	mov	sp, r7
 80062e8:	b008      	add	sp, #32
 80062ea:	bd80      	pop	{r7, pc}
 80062ec:	40008000 	.word	0x40008000

080062f0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80062f0:	b5b0      	push	{r4, r5, r7, lr}
 80062f2:	b0aa      	sub	sp, #168	; 0xa8
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	69db      	ldr	r3, [r3, #28]
 80062fe:	22a4      	movs	r2, #164	; 0xa4
 8006300:	18b9      	adds	r1, r7, r2
 8006302:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	20a0      	movs	r0, #160	; 0xa0
 800630c:	1839      	adds	r1, r7, r0
 800630e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	249c      	movs	r4, #156	; 0x9c
 8006318:	1939      	adds	r1, r7, r4
 800631a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800631c:	0011      	movs	r1, r2
 800631e:	18bb      	adds	r3, r7, r2
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4aa2      	ldr	r2, [pc, #648]	; (80065ac <HAL_UART_IRQHandler+0x2bc>)
 8006324:	4013      	ands	r3, r2
 8006326:	2298      	movs	r2, #152	; 0x98
 8006328:	18bd      	adds	r5, r7, r2
 800632a:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 800632c:	18bb      	adds	r3, r7, r2
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d11a      	bne.n	800636a <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006334:	187b      	adds	r3, r7, r1
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	2220      	movs	r2, #32
 800633a:	4013      	ands	r3, r2
 800633c:	d015      	beq.n	800636a <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800633e:	183b      	adds	r3, r7, r0
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	2220      	movs	r2, #32
 8006344:	4013      	ands	r3, r2
 8006346:	d105      	bne.n	8006354 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006348:	193b      	adds	r3, r7, r4
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	2380      	movs	r3, #128	; 0x80
 800634e:	055b      	lsls	r3, r3, #21
 8006350:	4013      	ands	r3, r2
 8006352:	d00a      	beq.n	800636a <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006358:	2b00      	cmp	r3, #0
 800635a:	d100      	bne.n	800635e <HAL_UART_IRQHandler+0x6e>
 800635c:	e2dc      	b.n	8006918 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	0010      	movs	r0, r2
 8006366:	4798      	blx	r3
      }
      return;
 8006368:	e2d6      	b.n	8006918 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800636a:	2398      	movs	r3, #152	; 0x98
 800636c:	18fb      	adds	r3, r7, r3
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d100      	bne.n	8006376 <HAL_UART_IRQHandler+0x86>
 8006374:	e122      	b.n	80065bc <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006376:	239c      	movs	r3, #156	; 0x9c
 8006378:	18fb      	adds	r3, r7, r3
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a8c      	ldr	r2, [pc, #560]	; (80065b0 <HAL_UART_IRQHandler+0x2c0>)
 800637e:	4013      	ands	r3, r2
 8006380:	d106      	bne.n	8006390 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006382:	23a0      	movs	r3, #160	; 0xa0
 8006384:	18fb      	adds	r3, r7, r3
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a8a      	ldr	r2, [pc, #552]	; (80065b4 <HAL_UART_IRQHandler+0x2c4>)
 800638a:	4013      	ands	r3, r2
 800638c:	d100      	bne.n	8006390 <HAL_UART_IRQHandler+0xa0>
 800638e:	e115      	b.n	80065bc <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006390:	23a4      	movs	r3, #164	; 0xa4
 8006392:	18fb      	adds	r3, r7, r3
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	2201      	movs	r2, #1
 8006398:	4013      	ands	r3, r2
 800639a:	d012      	beq.n	80063c2 <HAL_UART_IRQHandler+0xd2>
 800639c:	23a0      	movs	r3, #160	; 0xa0
 800639e:	18fb      	adds	r3, r7, r3
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	2380      	movs	r3, #128	; 0x80
 80063a4:	005b      	lsls	r3, r3, #1
 80063a6:	4013      	ands	r3, r2
 80063a8:	d00b      	beq.n	80063c2 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	2201      	movs	r2, #1
 80063b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2290      	movs	r2, #144	; 0x90
 80063b6:	589b      	ldr	r3, [r3, r2]
 80063b8:	2201      	movs	r2, #1
 80063ba:	431a      	orrs	r2, r3
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2190      	movs	r1, #144	; 0x90
 80063c0:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80063c2:	23a4      	movs	r3, #164	; 0xa4
 80063c4:	18fb      	adds	r3, r7, r3
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	2202      	movs	r2, #2
 80063ca:	4013      	ands	r3, r2
 80063cc:	d011      	beq.n	80063f2 <HAL_UART_IRQHandler+0x102>
 80063ce:	239c      	movs	r3, #156	; 0x9c
 80063d0:	18fb      	adds	r3, r7, r3
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	2201      	movs	r2, #1
 80063d6:	4013      	ands	r3, r2
 80063d8:	d00b      	beq.n	80063f2 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	2202      	movs	r2, #2
 80063e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2290      	movs	r2, #144	; 0x90
 80063e6:	589b      	ldr	r3, [r3, r2]
 80063e8:	2204      	movs	r2, #4
 80063ea:	431a      	orrs	r2, r3
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2190      	movs	r1, #144	; 0x90
 80063f0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80063f2:	23a4      	movs	r3, #164	; 0xa4
 80063f4:	18fb      	adds	r3, r7, r3
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	2204      	movs	r2, #4
 80063fa:	4013      	ands	r3, r2
 80063fc:	d011      	beq.n	8006422 <HAL_UART_IRQHandler+0x132>
 80063fe:	239c      	movs	r3, #156	; 0x9c
 8006400:	18fb      	adds	r3, r7, r3
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	2201      	movs	r2, #1
 8006406:	4013      	ands	r3, r2
 8006408:	d00b      	beq.n	8006422 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	2204      	movs	r2, #4
 8006410:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2290      	movs	r2, #144	; 0x90
 8006416:	589b      	ldr	r3, [r3, r2]
 8006418:	2202      	movs	r2, #2
 800641a:	431a      	orrs	r2, r3
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2190      	movs	r1, #144	; 0x90
 8006420:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006422:	23a4      	movs	r3, #164	; 0xa4
 8006424:	18fb      	adds	r3, r7, r3
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	2208      	movs	r2, #8
 800642a:	4013      	ands	r3, r2
 800642c:	d017      	beq.n	800645e <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800642e:	23a0      	movs	r3, #160	; 0xa0
 8006430:	18fb      	adds	r3, r7, r3
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	2220      	movs	r2, #32
 8006436:	4013      	ands	r3, r2
 8006438:	d105      	bne.n	8006446 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800643a:	239c      	movs	r3, #156	; 0x9c
 800643c:	18fb      	adds	r3, r7, r3
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a5b      	ldr	r2, [pc, #364]	; (80065b0 <HAL_UART_IRQHandler+0x2c0>)
 8006442:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006444:	d00b      	beq.n	800645e <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2208      	movs	r2, #8
 800644c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2290      	movs	r2, #144	; 0x90
 8006452:	589b      	ldr	r3, [r3, r2]
 8006454:	2208      	movs	r2, #8
 8006456:	431a      	orrs	r2, r3
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2190      	movs	r1, #144	; 0x90
 800645c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800645e:	23a4      	movs	r3, #164	; 0xa4
 8006460:	18fb      	adds	r3, r7, r3
 8006462:	681a      	ldr	r2, [r3, #0]
 8006464:	2380      	movs	r3, #128	; 0x80
 8006466:	011b      	lsls	r3, r3, #4
 8006468:	4013      	ands	r3, r2
 800646a:	d013      	beq.n	8006494 <HAL_UART_IRQHandler+0x1a4>
 800646c:	23a0      	movs	r3, #160	; 0xa0
 800646e:	18fb      	adds	r3, r7, r3
 8006470:	681a      	ldr	r2, [r3, #0]
 8006472:	2380      	movs	r3, #128	; 0x80
 8006474:	04db      	lsls	r3, r3, #19
 8006476:	4013      	ands	r3, r2
 8006478:	d00c      	beq.n	8006494 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	2280      	movs	r2, #128	; 0x80
 8006480:	0112      	lsls	r2, r2, #4
 8006482:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2290      	movs	r2, #144	; 0x90
 8006488:	589b      	ldr	r3, [r3, r2]
 800648a:	2220      	movs	r2, #32
 800648c:	431a      	orrs	r2, r3
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2190      	movs	r1, #144	; 0x90
 8006492:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2290      	movs	r2, #144	; 0x90
 8006498:	589b      	ldr	r3, [r3, r2]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d100      	bne.n	80064a0 <HAL_UART_IRQHandler+0x1b0>
 800649e:	e23d      	b.n	800691c <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80064a0:	23a4      	movs	r3, #164	; 0xa4
 80064a2:	18fb      	adds	r3, r7, r3
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	2220      	movs	r2, #32
 80064a8:	4013      	ands	r3, r2
 80064aa:	d015      	beq.n	80064d8 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80064ac:	23a0      	movs	r3, #160	; 0xa0
 80064ae:	18fb      	adds	r3, r7, r3
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	2220      	movs	r2, #32
 80064b4:	4013      	ands	r3, r2
 80064b6:	d106      	bne.n	80064c6 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80064b8:	239c      	movs	r3, #156	; 0x9c
 80064ba:	18fb      	adds	r3, r7, r3
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	2380      	movs	r3, #128	; 0x80
 80064c0:	055b      	lsls	r3, r3, #21
 80064c2:	4013      	ands	r3, r2
 80064c4:	d008      	beq.n	80064d8 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d004      	beq.n	80064d8 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064d2:	687a      	ldr	r2, [r7, #4]
 80064d4:	0010      	movs	r0, r2
 80064d6:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2290      	movs	r2, #144	; 0x90
 80064dc:	589b      	ldr	r3, [r3, r2]
 80064de:	2194      	movs	r1, #148	; 0x94
 80064e0:	187a      	adds	r2, r7, r1
 80064e2:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	2240      	movs	r2, #64	; 0x40
 80064ec:	4013      	ands	r3, r2
 80064ee:	2b40      	cmp	r3, #64	; 0x40
 80064f0:	d004      	beq.n	80064fc <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80064f2:	187b      	adds	r3, r7, r1
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	2228      	movs	r2, #40	; 0x28
 80064f8:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80064fa:	d04c      	beq.n	8006596 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	0018      	movs	r0, r3
 8006500:	f000 ffe8 	bl	80074d4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	689b      	ldr	r3, [r3, #8]
 800650a:	2240      	movs	r2, #64	; 0x40
 800650c:	4013      	ands	r3, r2
 800650e:	2b40      	cmp	r3, #64	; 0x40
 8006510:	d13c      	bne.n	800658c <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006512:	f3ef 8310 	mrs	r3, PRIMASK
 8006516:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8006518:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800651a:	2090      	movs	r0, #144	; 0x90
 800651c:	183a      	adds	r2, r7, r0
 800651e:	6013      	str	r3, [r2, #0]
 8006520:	2301      	movs	r3, #1
 8006522:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006524:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006526:	f383 8810 	msr	PRIMASK, r3
}
 800652a:	46c0      	nop			; (mov r8, r8)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	689a      	ldr	r2, [r3, #8]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	2140      	movs	r1, #64	; 0x40
 8006538:	438a      	bics	r2, r1
 800653a:	609a      	str	r2, [r3, #8]
 800653c:	183b      	adds	r3, r7, r0
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006542:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006544:	f383 8810 	msr	PRIMASK, r3
}
 8006548:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2280      	movs	r2, #128	; 0x80
 800654e:	589b      	ldr	r3, [r3, r2]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d016      	beq.n	8006582 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2280      	movs	r2, #128	; 0x80
 8006558:	589b      	ldr	r3, [r3, r2]
 800655a:	4a17      	ldr	r2, [pc, #92]	; (80065b8 <HAL_UART_IRQHandler+0x2c8>)
 800655c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2280      	movs	r2, #128	; 0x80
 8006562:	589b      	ldr	r3, [r3, r2]
 8006564:	0018      	movs	r0, r3
 8006566:	f7fc fcbb 	bl	8002ee0 <HAL_DMA_Abort_IT>
 800656a:	1e03      	subs	r3, r0, #0
 800656c:	d01c      	beq.n	80065a8 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2280      	movs	r2, #128	; 0x80
 8006572:	589b      	ldr	r3, [r3, r2]
 8006574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006576:	687a      	ldr	r2, [r7, #4]
 8006578:	2180      	movs	r1, #128	; 0x80
 800657a:	5852      	ldr	r2, [r2, r1]
 800657c:	0010      	movs	r0, r2
 800657e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006580:	e012      	b.n	80065a8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	0018      	movs	r0, r3
 8006586:	f000 f9e1 	bl	800694c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800658a:	e00d      	b.n	80065a8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	0018      	movs	r0, r3
 8006590:	f000 f9dc 	bl	800694c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006594:	e008      	b.n	80065a8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	0018      	movs	r0, r3
 800659a:	f000 f9d7 	bl	800694c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2290      	movs	r2, #144	; 0x90
 80065a2:	2100      	movs	r1, #0
 80065a4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80065a6:	e1b9      	b.n	800691c <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065a8:	46c0      	nop			; (mov r8, r8)
    return;
 80065aa:	e1b7      	b.n	800691c <HAL_UART_IRQHandler+0x62c>
 80065ac:	0000080f 	.word	0x0000080f
 80065b0:	10000001 	.word	0x10000001
 80065b4:	04000120 	.word	0x04000120
 80065b8:	080075a1 	.word	0x080075a1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80065c0:	2b01      	cmp	r3, #1
 80065c2:	d000      	beq.n	80065c6 <HAL_UART_IRQHandler+0x2d6>
 80065c4:	e13e      	b.n	8006844 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80065c6:	23a4      	movs	r3, #164	; 0xa4
 80065c8:	18fb      	adds	r3, r7, r3
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	2210      	movs	r2, #16
 80065ce:	4013      	ands	r3, r2
 80065d0:	d100      	bne.n	80065d4 <HAL_UART_IRQHandler+0x2e4>
 80065d2:	e137      	b.n	8006844 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80065d4:	23a0      	movs	r3, #160	; 0xa0
 80065d6:	18fb      	adds	r3, r7, r3
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	2210      	movs	r2, #16
 80065dc:	4013      	ands	r3, r2
 80065de:	d100      	bne.n	80065e2 <HAL_UART_IRQHandler+0x2f2>
 80065e0:	e130      	b.n	8006844 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	2210      	movs	r2, #16
 80065e8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	2240      	movs	r2, #64	; 0x40
 80065f2:	4013      	ands	r3, r2
 80065f4:	2b40      	cmp	r3, #64	; 0x40
 80065f6:	d000      	beq.n	80065fa <HAL_UART_IRQHandler+0x30a>
 80065f8:	e0a4      	b.n	8006744 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2280      	movs	r2, #128	; 0x80
 80065fe:	589b      	ldr	r3, [r3, r2]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	685a      	ldr	r2, [r3, #4]
 8006604:	217e      	movs	r1, #126	; 0x7e
 8006606:	187b      	adds	r3, r7, r1
 8006608:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800660a:	187b      	adds	r3, r7, r1
 800660c:	881b      	ldrh	r3, [r3, #0]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d100      	bne.n	8006614 <HAL_UART_IRQHandler+0x324>
 8006612:	e185      	b.n	8006920 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	225c      	movs	r2, #92	; 0x5c
 8006618:	5a9b      	ldrh	r3, [r3, r2]
 800661a:	187a      	adds	r2, r7, r1
 800661c:	8812      	ldrh	r2, [r2, #0]
 800661e:	429a      	cmp	r2, r3
 8006620:	d300      	bcc.n	8006624 <HAL_UART_IRQHandler+0x334>
 8006622:	e17d      	b.n	8006920 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	187a      	adds	r2, r7, r1
 8006628:	215e      	movs	r1, #94	; 0x5e
 800662a:	8812      	ldrh	r2, [r2, #0]
 800662c:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2280      	movs	r2, #128	; 0x80
 8006632:	589b      	ldr	r3, [r3, r2]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	2220      	movs	r2, #32
 800663a:	4013      	ands	r3, r2
 800663c:	d170      	bne.n	8006720 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800663e:	f3ef 8310 	mrs	r3, PRIMASK
 8006642:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8006644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006646:	67bb      	str	r3, [r7, #120]	; 0x78
 8006648:	2301      	movs	r3, #1
 800664a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800664c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800664e:	f383 8810 	msr	PRIMASK, r3
}
 8006652:	46c0      	nop			; (mov r8, r8)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	681a      	ldr	r2, [r3, #0]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	49b4      	ldr	r1, [pc, #720]	; (8006930 <HAL_UART_IRQHandler+0x640>)
 8006660:	400a      	ands	r2, r1
 8006662:	601a      	str	r2, [r3, #0]
 8006664:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006666:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800666a:	f383 8810 	msr	PRIMASK, r3
}
 800666e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006670:	f3ef 8310 	mrs	r3, PRIMASK
 8006674:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8006676:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006678:	677b      	str	r3, [r7, #116]	; 0x74
 800667a:	2301      	movs	r3, #1
 800667c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800667e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006680:	f383 8810 	msr	PRIMASK, r3
}
 8006684:	46c0      	nop			; (mov r8, r8)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	689a      	ldr	r2, [r3, #8]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	2101      	movs	r1, #1
 8006692:	438a      	bics	r2, r1
 8006694:	609a      	str	r2, [r3, #8]
 8006696:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006698:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800669a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800669c:	f383 8810 	msr	PRIMASK, r3
}
 80066a0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066a2:	f3ef 8310 	mrs	r3, PRIMASK
 80066a6:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80066a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066aa:	673b      	str	r3, [r7, #112]	; 0x70
 80066ac:	2301      	movs	r3, #1
 80066ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066b2:	f383 8810 	msr	PRIMASK, r3
}
 80066b6:	46c0      	nop			; (mov r8, r8)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	689a      	ldr	r2, [r3, #8]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	2140      	movs	r1, #64	; 0x40
 80066c4:	438a      	bics	r2, r1
 80066c6:	609a      	str	r2, [r3, #8]
 80066c8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80066ca:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80066ce:	f383 8810 	msr	PRIMASK, r3
}
 80066d2:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	228c      	movs	r2, #140	; 0x8c
 80066d8:	2120      	movs	r1, #32
 80066da:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2200      	movs	r2, #0
 80066e0:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066e2:	f3ef 8310 	mrs	r3, PRIMASK
 80066e6:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80066e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066ea:	66fb      	str	r3, [r7, #108]	; 0x6c
 80066ec:	2301      	movs	r3, #1
 80066ee:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80066f2:	f383 8810 	msr	PRIMASK, r3
}
 80066f6:	46c0      	nop			; (mov r8, r8)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	2110      	movs	r1, #16
 8006704:	438a      	bics	r2, r1
 8006706:	601a      	str	r2, [r3, #0]
 8006708:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800670a:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800670c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800670e:	f383 8810 	msr	PRIMASK, r3
}
 8006712:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2280      	movs	r2, #128	; 0x80
 8006718:	589b      	ldr	r3, [r3, r2]
 800671a:	0018      	movs	r0, r3
 800671c:	f7fc fb7e 	bl	8002e1c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2202      	movs	r2, #2
 8006724:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	225c      	movs	r2, #92	; 0x5c
 800672a:	5a9a      	ldrh	r2, [r3, r2]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	215e      	movs	r1, #94	; 0x5e
 8006730:	5a5b      	ldrh	r3, [r3, r1]
 8006732:	b29b      	uxth	r3, r3
 8006734:	1ad3      	subs	r3, r2, r3
 8006736:	b29a      	uxth	r2, r3
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	0011      	movs	r1, r2
 800673c:	0018      	movs	r0, r3
 800673e:	f000 f90d 	bl	800695c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006742:	e0ed      	b.n	8006920 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	225c      	movs	r2, #92	; 0x5c
 8006748:	5a99      	ldrh	r1, [r3, r2]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	225e      	movs	r2, #94	; 0x5e
 800674e:	5a9b      	ldrh	r3, [r3, r2]
 8006750:	b29a      	uxth	r2, r3
 8006752:	208e      	movs	r0, #142	; 0x8e
 8006754:	183b      	adds	r3, r7, r0
 8006756:	1a8a      	subs	r2, r1, r2
 8006758:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	225e      	movs	r2, #94	; 0x5e
 800675e:	5a9b      	ldrh	r3, [r3, r2]
 8006760:	b29b      	uxth	r3, r3
 8006762:	2b00      	cmp	r3, #0
 8006764:	d100      	bne.n	8006768 <HAL_UART_IRQHandler+0x478>
 8006766:	e0dd      	b.n	8006924 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8006768:	183b      	adds	r3, r7, r0
 800676a:	881b      	ldrh	r3, [r3, #0]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d100      	bne.n	8006772 <HAL_UART_IRQHandler+0x482>
 8006770:	e0d8      	b.n	8006924 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006772:	f3ef 8310 	mrs	r3, PRIMASK
 8006776:	60fb      	str	r3, [r7, #12]
  return(result);
 8006778:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800677a:	2488      	movs	r4, #136	; 0x88
 800677c:	193a      	adds	r2, r7, r4
 800677e:	6013      	str	r3, [r2, #0]
 8006780:	2301      	movs	r3, #1
 8006782:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	f383 8810 	msr	PRIMASK, r3
}
 800678a:	46c0      	nop			; (mov r8, r8)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	681a      	ldr	r2, [r3, #0]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4967      	ldr	r1, [pc, #412]	; (8006934 <HAL_UART_IRQHandler+0x644>)
 8006798:	400a      	ands	r2, r1
 800679a:	601a      	str	r2, [r3, #0]
 800679c:	193b      	adds	r3, r7, r4
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	f383 8810 	msr	PRIMASK, r3
}
 80067a8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067aa:	f3ef 8310 	mrs	r3, PRIMASK
 80067ae:	61bb      	str	r3, [r7, #24]
  return(result);
 80067b0:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80067b2:	2484      	movs	r4, #132	; 0x84
 80067b4:	193a      	adds	r2, r7, r4
 80067b6:	6013      	str	r3, [r2, #0]
 80067b8:	2301      	movs	r3, #1
 80067ba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067bc:	69fb      	ldr	r3, [r7, #28]
 80067be:	f383 8810 	msr	PRIMASK, r3
}
 80067c2:	46c0      	nop			; (mov r8, r8)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	689a      	ldr	r2, [r3, #8]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	495a      	ldr	r1, [pc, #360]	; (8006938 <HAL_UART_IRQHandler+0x648>)
 80067d0:	400a      	ands	r2, r1
 80067d2:	609a      	str	r2, [r3, #8]
 80067d4:	193b      	adds	r3, r7, r4
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067da:	6a3b      	ldr	r3, [r7, #32]
 80067dc:	f383 8810 	msr	PRIMASK, r3
}
 80067e0:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	228c      	movs	r2, #140	; 0x8c
 80067e6:	2120      	movs	r1, #32
 80067e8:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2200      	movs	r2, #0
 80067ee:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2200      	movs	r2, #0
 80067f4:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067f6:	f3ef 8310 	mrs	r3, PRIMASK
 80067fa:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80067fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067fe:	2480      	movs	r4, #128	; 0x80
 8006800:	193a      	adds	r2, r7, r4
 8006802:	6013      	str	r3, [r2, #0]
 8006804:	2301      	movs	r3, #1
 8006806:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800680a:	f383 8810 	msr	PRIMASK, r3
}
 800680e:	46c0      	nop			; (mov r8, r8)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	681a      	ldr	r2, [r3, #0]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	2110      	movs	r1, #16
 800681c:	438a      	bics	r2, r1
 800681e:	601a      	str	r2, [r3, #0]
 8006820:	193b      	adds	r3, r7, r4
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006828:	f383 8810 	msr	PRIMASK, r3
}
 800682c:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2202      	movs	r2, #2
 8006832:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006834:	183b      	adds	r3, r7, r0
 8006836:	881a      	ldrh	r2, [r3, #0]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	0011      	movs	r1, r2
 800683c:	0018      	movs	r0, r3
 800683e:	f000 f88d 	bl	800695c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006842:	e06f      	b.n	8006924 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006844:	23a4      	movs	r3, #164	; 0xa4
 8006846:	18fb      	adds	r3, r7, r3
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	2380      	movs	r3, #128	; 0x80
 800684c:	035b      	lsls	r3, r3, #13
 800684e:	4013      	ands	r3, r2
 8006850:	d010      	beq.n	8006874 <HAL_UART_IRQHandler+0x584>
 8006852:	239c      	movs	r3, #156	; 0x9c
 8006854:	18fb      	adds	r3, r7, r3
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	2380      	movs	r3, #128	; 0x80
 800685a:	03db      	lsls	r3, r3, #15
 800685c:	4013      	ands	r3, r2
 800685e:	d009      	beq.n	8006874 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	2280      	movs	r2, #128	; 0x80
 8006866:	0352      	lsls	r2, r2, #13
 8006868:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	0018      	movs	r0, r3
 800686e:	f001 fbeb 	bl	8008048 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006872:	e05a      	b.n	800692a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006874:	23a4      	movs	r3, #164	; 0xa4
 8006876:	18fb      	adds	r3, r7, r3
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	2280      	movs	r2, #128	; 0x80
 800687c:	4013      	ands	r3, r2
 800687e:	d016      	beq.n	80068ae <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006880:	23a0      	movs	r3, #160	; 0xa0
 8006882:	18fb      	adds	r3, r7, r3
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	2280      	movs	r2, #128	; 0x80
 8006888:	4013      	ands	r3, r2
 800688a:	d106      	bne.n	800689a <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800688c:	239c      	movs	r3, #156	; 0x9c
 800688e:	18fb      	adds	r3, r7, r3
 8006890:	681a      	ldr	r2, [r3, #0]
 8006892:	2380      	movs	r3, #128	; 0x80
 8006894:	041b      	lsls	r3, r3, #16
 8006896:	4013      	ands	r3, r2
 8006898:	d009      	beq.n	80068ae <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d042      	beq.n	8006928 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80068a6:	687a      	ldr	r2, [r7, #4]
 80068a8:	0010      	movs	r0, r2
 80068aa:	4798      	blx	r3
    }
    return;
 80068ac:	e03c      	b.n	8006928 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80068ae:	23a4      	movs	r3, #164	; 0xa4
 80068b0:	18fb      	adds	r3, r7, r3
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	2240      	movs	r2, #64	; 0x40
 80068b6:	4013      	ands	r3, r2
 80068b8:	d00a      	beq.n	80068d0 <HAL_UART_IRQHandler+0x5e0>
 80068ba:	23a0      	movs	r3, #160	; 0xa0
 80068bc:	18fb      	adds	r3, r7, r3
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	2240      	movs	r2, #64	; 0x40
 80068c2:	4013      	ands	r3, r2
 80068c4:	d004      	beq.n	80068d0 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	0018      	movs	r0, r3
 80068ca:	f000 fe80 	bl	80075ce <UART_EndTransmit_IT>
    return;
 80068ce:	e02c      	b.n	800692a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80068d0:	23a4      	movs	r3, #164	; 0xa4
 80068d2:	18fb      	adds	r3, r7, r3
 80068d4:	681a      	ldr	r2, [r3, #0]
 80068d6:	2380      	movs	r3, #128	; 0x80
 80068d8:	041b      	lsls	r3, r3, #16
 80068da:	4013      	ands	r3, r2
 80068dc:	d00b      	beq.n	80068f6 <HAL_UART_IRQHandler+0x606>
 80068de:	23a0      	movs	r3, #160	; 0xa0
 80068e0:	18fb      	adds	r3, r7, r3
 80068e2:	681a      	ldr	r2, [r3, #0]
 80068e4:	2380      	movs	r3, #128	; 0x80
 80068e6:	05db      	lsls	r3, r3, #23
 80068e8:	4013      	ands	r3, r2
 80068ea:	d004      	beq.n	80068f6 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	0018      	movs	r0, r3
 80068f0:	f001 fbba 	bl	8008068 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80068f4:	e019      	b.n	800692a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80068f6:	23a4      	movs	r3, #164	; 0xa4
 80068f8:	18fb      	adds	r3, r7, r3
 80068fa:	681a      	ldr	r2, [r3, #0]
 80068fc:	2380      	movs	r3, #128	; 0x80
 80068fe:	045b      	lsls	r3, r3, #17
 8006900:	4013      	ands	r3, r2
 8006902:	d012      	beq.n	800692a <HAL_UART_IRQHandler+0x63a>
 8006904:	23a0      	movs	r3, #160	; 0xa0
 8006906:	18fb      	adds	r3, r7, r3
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	2b00      	cmp	r3, #0
 800690c:	da0d      	bge.n	800692a <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	0018      	movs	r0, r3
 8006912:	f001 fba1 	bl	8008058 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006916:	e008      	b.n	800692a <HAL_UART_IRQHandler+0x63a>
      return;
 8006918:	46c0      	nop			; (mov r8, r8)
 800691a:	e006      	b.n	800692a <HAL_UART_IRQHandler+0x63a>
    return;
 800691c:	46c0      	nop			; (mov r8, r8)
 800691e:	e004      	b.n	800692a <HAL_UART_IRQHandler+0x63a>
      return;
 8006920:	46c0      	nop			; (mov r8, r8)
 8006922:	e002      	b.n	800692a <HAL_UART_IRQHandler+0x63a>
      return;
 8006924:	46c0      	nop			; (mov r8, r8)
 8006926:	e000      	b.n	800692a <HAL_UART_IRQHandler+0x63a>
    return;
 8006928:	46c0      	nop			; (mov r8, r8)
  }
}
 800692a:	46bd      	mov	sp, r7
 800692c:	b02a      	add	sp, #168	; 0xa8
 800692e:	bdb0      	pop	{r4, r5, r7, pc}
 8006930:	fffffeff 	.word	0xfffffeff
 8006934:	fffffedf 	.word	0xfffffedf
 8006938:	effffffe 	.word	0xeffffffe

0800693c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b082      	sub	sp, #8
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006944:	46c0      	nop			; (mov r8, r8)
 8006946:	46bd      	mov	sp, r7
 8006948:	b002      	add	sp, #8
 800694a:	bd80      	pop	{r7, pc}

0800694c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b082      	sub	sp, #8
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006954:	46c0      	nop			; (mov r8, r8)
 8006956:	46bd      	mov	sp, r7
 8006958:	b002      	add	sp, #8
 800695a:	bd80      	pop	{r7, pc}

0800695c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b082      	sub	sp, #8
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	000a      	movs	r2, r1
 8006966:	1cbb      	adds	r3, r7, #2
 8006968:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800696a:	46c0      	nop			; (mov r8, r8)
 800696c:	46bd      	mov	sp, r7
 800696e:	b002      	add	sp, #8
 8006970:	bd80      	pop	{r7, pc}
	...

08006974 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006974:	b5b0      	push	{r4, r5, r7, lr}
 8006976:	b090      	sub	sp, #64	; 0x40
 8006978:	af00      	add	r7, sp, #0
 800697a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800697c:	231a      	movs	r3, #26
 800697e:	2220      	movs	r2, #32
 8006980:	189b      	adds	r3, r3, r2
 8006982:	19db      	adds	r3, r3, r7
 8006984:	2200      	movs	r2, #0
 8006986:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800698a:	689a      	ldr	r2, [r3, #8]
 800698c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800698e:	691b      	ldr	r3, [r3, #16]
 8006990:	431a      	orrs	r2, r3
 8006992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006994:	695b      	ldr	r3, [r3, #20]
 8006996:	431a      	orrs	r2, r3
 8006998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800699a:	69db      	ldr	r3, [r3, #28]
 800699c:	4313      	orrs	r3, r2
 800699e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80069a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4aaf      	ldr	r2, [pc, #700]	; (8006c64 <UART_SetConfig+0x2f0>)
 80069a8:	4013      	ands	r3, r2
 80069aa:	0019      	movs	r1, r3
 80069ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ae:	681a      	ldr	r2, [r3, #0]
 80069b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069b2:	430b      	orrs	r3, r1
 80069b4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80069b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	4aaa      	ldr	r2, [pc, #680]	; (8006c68 <UART_SetConfig+0x2f4>)
 80069be:	4013      	ands	r3, r2
 80069c0:	0018      	movs	r0, r3
 80069c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c4:	68d9      	ldr	r1, [r3, #12]
 80069c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c8:	681a      	ldr	r2, [r3, #0]
 80069ca:	0003      	movs	r3, r0
 80069cc:	430b      	orrs	r3, r1
 80069ce:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80069d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069d2:	699b      	ldr	r3, [r3, #24]
 80069d4:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80069d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4aa4      	ldr	r2, [pc, #656]	; (8006c6c <UART_SetConfig+0x2f8>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d004      	beq.n	80069ea <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80069e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e2:	6a1b      	ldr	r3, [r3, #32]
 80069e4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80069e6:	4313      	orrs	r3, r2
 80069e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80069ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	4a9f      	ldr	r2, [pc, #636]	; (8006c70 <UART_SetConfig+0x2fc>)
 80069f2:	4013      	ands	r3, r2
 80069f4:	0019      	movs	r1, r3
 80069f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f8:	681a      	ldr	r2, [r3, #0]
 80069fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069fc:	430b      	orrs	r3, r1
 80069fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a06:	220f      	movs	r2, #15
 8006a08:	4393      	bics	r3, r2
 8006a0a:	0018      	movs	r0, r3
 8006a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a0e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a12:	681a      	ldr	r2, [r3, #0]
 8006a14:	0003      	movs	r3, r0
 8006a16:	430b      	orrs	r3, r1
 8006a18:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	4a95      	ldr	r2, [pc, #596]	; (8006c74 <UART_SetConfig+0x300>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d131      	bne.n	8006a88 <UART_SetConfig+0x114>
 8006a24:	4b94      	ldr	r3, [pc, #592]	; (8006c78 <UART_SetConfig+0x304>)
 8006a26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a28:	2203      	movs	r2, #3
 8006a2a:	4013      	ands	r3, r2
 8006a2c:	2b03      	cmp	r3, #3
 8006a2e:	d01d      	beq.n	8006a6c <UART_SetConfig+0xf8>
 8006a30:	d823      	bhi.n	8006a7a <UART_SetConfig+0x106>
 8006a32:	2b02      	cmp	r3, #2
 8006a34:	d00c      	beq.n	8006a50 <UART_SetConfig+0xdc>
 8006a36:	d820      	bhi.n	8006a7a <UART_SetConfig+0x106>
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d002      	beq.n	8006a42 <UART_SetConfig+0xce>
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d00e      	beq.n	8006a5e <UART_SetConfig+0xea>
 8006a40:	e01b      	b.n	8006a7a <UART_SetConfig+0x106>
 8006a42:	231b      	movs	r3, #27
 8006a44:	2220      	movs	r2, #32
 8006a46:	189b      	adds	r3, r3, r2
 8006a48:	19db      	adds	r3, r3, r7
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	701a      	strb	r2, [r3, #0]
 8006a4e:	e0b4      	b.n	8006bba <UART_SetConfig+0x246>
 8006a50:	231b      	movs	r3, #27
 8006a52:	2220      	movs	r2, #32
 8006a54:	189b      	adds	r3, r3, r2
 8006a56:	19db      	adds	r3, r3, r7
 8006a58:	2202      	movs	r2, #2
 8006a5a:	701a      	strb	r2, [r3, #0]
 8006a5c:	e0ad      	b.n	8006bba <UART_SetConfig+0x246>
 8006a5e:	231b      	movs	r3, #27
 8006a60:	2220      	movs	r2, #32
 8006a62:	189b      	adds	r3, r3, r2
 8006a64:	19db      	adds	r3, r3, r7
 8006a66:	2204      	movs	r2, #4
 8006a68:	701a      	strb	r2, [r3, #0]
 8006a6a:	e0a6      	b.n	8006bba <UART_SetConfig+0x246>
 8006a6c:	231b      	movs	r3, #27
 8006a6e:	2220      	movs	r2, #32
 8006a70:	189b      	adds	r3, r3, r2
 8006a72:	19db      	adds	r3, r3, r7
 8006a74:	2208      	movs	r2, #8
 8006a76:	701a      	strb	r2, [r3, #0]
 8006a78:	e09f      	b.n	8006bba <UART_SetConfig+0x246>
 8006a7a:	231b      	movs	r3, #27
 8006a7c:	2220      	movs	r2, #32
 8006a7e:	189b      	adds	r3, r3, r2
 8006a80:	19db      	adds	r3, r3, r7
 8006a82:	2210      	movs	r2, #16
 8006a84:	701a      	strb	r2, [r3, #0]
 8006a86:	e098      	b.n	8006bba <UART_SetConfig+0x246>
 8006a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a7b      	ldr	r2, [pc, #492]	; (8006c7c <UART_SetConfig+0x308>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d131      	bne.n	8006af6 <UART_SetConfig+0x182>
 8006a92:	4b79      	ldr	r3, [pc, #484]	; (8006c78 <UART_SetConfig+0x304>)
 8006a94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a96:	220c      	movs	r2, #12
 8006a98:	4013      	ands	r3, r2
 8006a9a:	2b0c      	cmp	r3, #12
 8006a9c:	d01d      	beq.n	8006ada <UART_SetConfig+0x166>
 8006a9e:	d823      	bhi.n	8006ae8 <UART_SetConfig+0x174>
 8006aa0:	2b08      	cmp	r3, #8
 8006aa2:	d00c      	beq.n	8006abe <UART_SetConfig+0x14a>
 8006aa4:	d820      	bhi.n	8006ae8 <UART_SetConfig+0x174>
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d002      	beq.n	8006ab0 <UART_SetConfig+0x13c>
 8006aaa:	2b04      	cmp	r3, #4
 8006aac:	d00e      	beq.n	8006acc <UART_SetConfig+0x158>
 8006aae:	e01b      	b.n	8006ae8 <UART_SetConfig+0x174>
 8006ab0:	231b      	movs	r3, #27
 8006ab2:	2220      	movs	r2, #32
 8006ab4:	189b      	adds	r3, r3, r2
 8006ab6:	19db      	adds	r3, r3, r7
 8006ab8:	2200      	movs	r2, #0
 8006aba:	701a      	strb	r2, [r3, #0]
 8006abc:	e07d      	b.n	8006bba <UART_SetConfig+0x246>
 8006abe:	231b      	movs	r3, #27
 8006ac0:	2220      	movs	r2, #32
 8006ac2:	189b      	adds	r3, r3, r2
 8006ac4:	19db      	adds	r3, r3, r7
 8006ac6:	2202      	movs	r2, #2
 8006ac8:	701a      	strb	r2, [r3, #0]
 8006aca:	e076      	b.n	8006bba <UART_SetConfig+0x246>
 8006acc:	231b      	movs	r3, #27
 8006ace:	2220      	movs	r2, #32
 8006ad0:	189b      	adds	r3, r3, r2
 8006ad2:	19db      	adds	r3, r3, r7
 8006ad4:	2204      	movs	r2, #4
 8006ad6:	701a      	strb	r2, [r3, #0]
 8006ad8:	e06f      	b.n	8006bba <UART_SetConfig+0x246>
 8006ada:	231b      	movs	r3, #27
 8006adc:	2220      	movs	r2, #32
 8006ade:	189b      	adds	r3, r3, r2
 8006ae0:	19db      	adds	r3, r3, r7
 8006ae2:	2208      	movs	r2, #8
 8006ae4:	701a      	strb	r2, [r3, #0]
 8006ae6:	e068      	b.n	8006bba <UART_SetConfig+0x246>
 8006ae8:	231b      	movs	r3, #27
 8006aea:	2220      	movs	r2, #32
 8006aec:	189b      	adds	r3, r3, r2
 8006aee:	19db      	adds	r3, r3, r7
 8006af0:	2210      	movs	r2, #16
 8006af2:	701a      	strb	r2, [r3, #0]
 8006af4:	e061      	b.n	8006bba <UART_SetConfig+0x246>
 8006af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4a61      	ldr	r2, [pc, #388]	; (8006c80 <UART_SetConfig+0x30c>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d106      	bne.n	8006b0e <UART_SetConfig+0x19a>
 8006b00:	231b      	movs	r3, #27
 8006b02:	2220      	movs	r2, #32
 8006b04:	189b      	adds	r3, r3, r2
 8006b06:	19db      	adds	r3, r3, r7
 8006b08:	2200      	movs	r2, #0
 8006b0a:	701a      	strb	r2, [r3, #0]
 8006b0c:	e055      	b.n	8006bba <UART_SetConfig+0x246>
 8006b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	4a5c      	ldr	r2, [pc, #368]	; (8006c84 <UART_SetConfig+0x310>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d106      	bne.n	8006b26 <UART_SetConfig+0x1b2>
 8006b18:	231b      	movs	r3, #27
 8006b1a:	2220      	movs	r2, #32
 8006b1c:	189b      	adds	r3, r3, r2
 8006b1e:	19db      	adds	r3, r3, r7
 8006b20:	2200      	movs	r2, #0
 8006b22:	701a      	strb	r2, [r3, #0]
 8006b24:	e049      	b.n	8006bba <UART_SetConfig+0x246>
 8006b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a50      	ldr	r2, [pc, #320]	; (8006c6c <UART_SetConfig+0x2f8>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d13e      	bne.n	8006bae <UART_SetConfig+0x23a>
 8006b30:	4b51      	ldr	r3, [pc, #324]	; (8006c78 <UART_SetConfig+0x304>)
 8006b32:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006b34:	23c0      	movs	r3, #192	; 0xc0
 8006b36:	011b      	lsls	r3, r3, #4
 8006b38:	4013      	ands	r3, r2
 8006b3a:	22c0      	movs	r2, #192	; 0xc0
 8006b3c:	0112      	lsls	r2, r2, #4
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d027      	beq.n	8006b92 <UART_SetConfig+0x21e>
 8006b42:	22c0      	movs	r2, #192	; 0xc0
 8006b44:	0112      	lsls	r2, r2, #4
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d82a      	bhi.n	8006ba0 <UART_SetConfig+0x22c>
 8006b4a:	2280      	movs	r2, #128	; 0x80
 8006b4c:	0112      	lsls	r2, r2, #4
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d011      	beq.n	8006b76 <UART_SetConfig+0x202>
 8006b52:	2280      	movs	r2, #128	; 0x80
 8006b54:	0112      	lsls	r2, r2, #4
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d822      	bhi.n	8006ba0 <UART_SetConfig+0x22c>
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d004      	beq.n	8006b68 <UART_SetConfig+0x1f4>
 8006b5e:	2280      	movs	r2, #128	; 0x80
 8006b60:	00d2      	lsls	r2, r2, #3
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d00e      	beq.n	8006b84 <UART_SetConfig+0x210>
 8006b66:	e01b      	b.n	8006ba0 <UART_SetConfig+0x22c>
 8006b68:	231b      	movs	r3, #27
 8006b6a:	2220      	movs	r2, #32
 8006b6c:	189b      	adds	r3, r3, r2
 8006b6e:	19db      	adds	r3, r3, r7
 8006b70:	2200      	movs	r2, #0
 8006b72:	701a      	strb	r2, [r3, #0]
 8006b74:	e021      	b.n	8006bba <UART_SetConfig+0x246>
 8006b76:	231b      	movs	r3, #27
 8006b78:	2220      	movs	r2, #32
 8006b7a:	189b      	adds	r3, r3, r2
 8006b7c:	19db      	adds	r3, r3, r7
 8006b7e:	2202      	movs	r2, #2
 8006b80:	701a      	strb	r2, [r3, #0]
 8006b82:	e01a      	b.n	8006bba <UART_SetConfig+0x246>
 8006b84:	231b      	movs	r3, #27
 8006b86:	2220      	movs	r2, #32
 8006b88:	189b      	adds	r3, r3, r2
 8006b8a:	19db      	adds	r3, r3, r7
 8006b8c:	2204      	movs	r2, #4
 8006b8e:	701a      	strb	r2, [r3, #0]
 8006b90:	e013      	b.n	8006bba <UART_SetConfig+0x246>
 8006b92:	231b      	movs	r3, #27
 8006b94:	2220      	movs	r2, #32
 8006b96:	189b      	adds	r3, r3, r2
 8006b98:	19db      	adds	r3, r3, r7
 8006b9a:	2208      	movs	r2, #8
 8006b9c:	701a      	strb	r2, [r3, #0]
 8006b9e:	e00c      	b.n	8006bba <UART_SetConfig+0x246>
 8006ba0:	231b      	movs	r3, #27
 8006ba2:	2220      	movs	r2, #32
 8006ba4:	189b      	adds	r3, r3, r2
 8006ba6:	19db      	adds	r3, r3, r7
 8006ba8:	2210      	movs	r2, #16
 8006baa:	701a      	strb	r2, [r3, #0]
 8006bac:	e005      	b.n	8006bba <UART_SetConfig+0x246>
 8006bae:	231b      	movs	r3, #27
 8006bb0:	2220      	movs	r2, #32
 8006bb2:	189b      	adds	r3, r3, r2
 8006bb4:	19db      	adds	r3, r3, r7
 8006bb6:	2210      	movs	r2, #16
 8006bb8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a2b      	ldr	r2, [pc, #172]	; (8006c6c <UART_SetConfig+0x2f8>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d000      	beq.n	8006bc6 <UART_SetConfig+0x252>
 8006bc4:	e0a9      	b.n	8006d1a <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006bc6:	231b      	movs	r3, #27
 8006bc8:	2220      	movs	r2, #32
 8006bca:	189b      	adds	r3, r3, r2
 8006bcc:	19db      	adds	r3, r3, r7
 8006bce:	781b      	ldrb	r3, [r3, #0]
 8006bd0:	2b08      	cmp	r3, #8
 8006bd2:	d015      	beq.n	8006c00 <UART_SetConfig+0x28c>
 8006bd4:	dc18      	bgt.n	8006c08 <UART_SetConfig+0x294>
 8006bd6:	2b04      	cmp	r3, #4
 8006bd8:	d00d      	beq.n	8006bf6 <UART_SetConfig+0x282>
 8006bda:	dc15      	bgt.n	8006c08 <UART_SetConfig+0x294>
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d002      	beq.n	8006be6 <UART_SetConfig+0x272>
 8006be0:	2b02      	cmp	r3, #2
 8006be2:	d005      	beq.n	8006bf0 <UART_SetConfig+0x27c>
 8006be4:	e010      	b.n	8006c08 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006be6:	f7fd fe0f 	bl	8004808 <HAL_RCC_GetPCLK1Freq>
 8006bea:	0003      	movs	r3, r0
 8006bec:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006bee:	e014      	b.n	8006c1a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006bf0:	4b25      	ldr	r3, [pc, #148]	; (8006c88 <UART_SetConfig+0x314>)
 8006bf2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006bf4:	e011      	b.n	8006c1a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006bf6:	f7fd fd7b 	bl	80046f0 <HAL_RCC_GetSysClockFreq>
 8006bfa:	0003      	movs	r3, r0
 8006bfc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006bfe:	e00c      	b.n	8006c1a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c00:	2380      	movs	r3, #128	; 0x80
 8006c02:	021b      	lsls	r3, r3, #8
 8006c04:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006c06:	e008      	b.n	8006c1a <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006c0c:	231a      	movs	r3, #26
 8006c0e:	2220      	movs	r2, #32
 8006c10:	189b      	adds	r3, r3, r2
 8006c12:	19db      	adds	r3, r3, r7
 8006c14:	2201      	movs	r2, #1
 8006c16:	701a      	strb	r2, [r3, #0]
        break;
 8006c18:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006c1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d100      	bne.n	8006c22 <UART_SetConfig+0x2ae>
 8006c20:	e14b      	b.n	8006eba <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c24:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c26:	4b19      	ldr	r3, [pc, #100]	; (8006c8c <UART_SetConfig+0x318>)
 8006c28:	0052      	lsls	r2, r2, #1
 8006c2a:	5ad3      	ldrh	r3, [r2, r3]
 8006c2c:	0019      	movs	r1, r3
 8006c2e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006c30:	f7f9 fa84 	bl	800013c <__udivsi3>
 8006c34:	0003      	movs	r3, r0
 8006c36:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c3a:	685a      	ldr	r2, [r3, #4]
 8006c3c:	0013      	movs	r3, r2
 8006c3e:	005b      	lsls	r3, r3, #1
 8006c40:	189b      	adds	r3, r3, r2
 8006c42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d305      	bcc.n	8006c54 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006c4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c50:	429a      	cmp	r2, r3
 8006c52:	d91d      	bls.n	8006c90 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8006c54:	231a      	movs	r3, #26
 8006c56:	2220      	movs	r2, #32
 8006c58:	189b      	adds	r3, r3, r2
 8006c5a:	19db      	adds	r3, r3, r7
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	701a      	strb	r2, [r3, #0]
 8006c60:	e12b      	b.n	8006eba <UART_SetConfig+0x546>
 8006c62:	46c0      	nop			; (mov r8, r8)
 8006c64:	cfff69f3 	.word	0xcfff69f3
 8006c68:	ffffcfff 	.word	0xffffcfff
 8006c6c:	40008000 	.word	0x40008000
 8006c70:	11fff4ff 	.word	0x11fff4ff
 8006c74:	40013800 	.word	0x40013800
 8006c78:	40021000 	.word	0x40021000
 8006c7c:	40004400 	.word	0x40004400
 8006c80:	40004800 	.word	0x40004800
 8006c84:	40004c00 	.word	0x40004c00
 8006c88:	00f42400 	.word	0x00f42400
 8006c8c:	08009454 	.word	0x08009454
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c92:	61bb      	str	r3, [r7, #24]
 8006c94:	2300      	movs	r3, #0
 8006c96:	61fb      	str	r3, [r7, #28]
 8006c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c9a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c9c:	4b92      	ldr	r3, [pc, #584]	; (8006ee8 <UART_SetConfig+0x574>)
 8006c9e:	0052      	lsls	r2, r2, #1
 8006ca0:	5ad3      	ldrh	r3, [r2, r3]
 8006ca2:	613b      	str	r3, [r7, #16]
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	617b      	str	r3, [r7, #20]
 8006ca8:	693a      	ldr	r2, [r7, #16]
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	69b8      	ldr	r0, [r7, #24]
 8006cae:	69f9      	ldr	r1, [r7, #28]
 8006cb0:	f7f9 fbba 	bl	8000428 <__aeabi_uldivmod>
 8006cb4:	0002      	movs	r2, r0
 8006cb6:	000b      	movs	r3, r1
 8006cb8:	0e11      	lsrs	r1, r2, #24
 8006cba:	021d      	lsls	r5, r3, #8
 8006cbc:	430d      	orrs	r5, r1
 8006cbe:	0214      	lsls	r4, r2, #8
 8006cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	085b      	lsrs	r3, r3, #1
 8006cc6:	60bb      	str	r3, [r7, #8]
 8006cc8:	2300      	movs	r3, #0
 8006cca:	60fb      	str	r3, [r7, #12]
 8006ccc:	68b8      	ldr	r0, [r7, #8]
 8006cce:	68f9      	ldr	r1, [r7, #12]
 8006cd0:	1900      	adds	r0, r0, r4
 8006cd2:	4169      	adcs	r1, r5
 8006cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	603b      	str	r3, [r7, #0]
 8006cda:	2300      	movs	r3, #0
 8006cdc:	607b      	str	r3, [r7, #4]
 8006cde:	683a      	ldr	r2, [r7, #0]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f7f9 fba1 	bl	8000428 <__aeabi_uldivmod>
 8006ce6:	0002      	movs	r2, r0
 8006ce8:	000b      	movs	r3, r1
 8006cea:	0013      	movs	r3, r2
 8006cec:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006cee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cf0:	23c0      	movs	r3, #192	; 0xc0
 8006cf2:	009b      	lsls	r3, r3, #2
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	d309      	bcc.n	8006d0c <UART_SetConfig+0x398>
 8006cf8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cfa:	2380      	movs	r3, #128	; 0x80
 8006cfc:	035b      	lsls	r3, r3, #13
 8006cfe:	429a      	cmp	r2, r3
 8006d00:	d204      	bcs.n	8006d0c <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8006d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d08:	60da      	str	r2, [r3, #12]
 8006d0a:	e0d6      	b.n	8006eba <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8006d0c:	231a      	movs	r3, #26
 8006d0e:	2220      	movs	r2, #32
 8006d10:	189b      	adds	r3, r3, r2
 8006d12:	19db      	adds	r3, r3, r7
 8006d14:	2201      	movs	r2, #1
 8006d16:	701a      	strb	r2, [r3, #0]
 8006d18:	e0cf      	b.n	8006eba <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d1c:	69da      	ldr	r2, [r3, #28]
 8006d1e:	2380      	movs	r3, #128	; 0x80
 8006d20:	021b      	lsls	r3, r3, #8
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d000      	beq.n	8006d28 <UART_SetConfig+0x3b4>
 8006d26:	e070      	b.n	8006e0a <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8006d28:	231b      	movs	r3, #27
 8006d2a:	2220      	movs	r2, #32
 8006d2c:	189b      	adds	r3, r3, r2
 8006d2e:	19db      	adds	r3, r3, r7
 8006d30:	781b      	ldrb	r3, [r3, #0]
 8006d32:	2b08      	cmp	r3, #8
 8006d34:	d015      	beq.n	8006d62 <UART_SetConfig+0x3ee>
 8006d36:	dc18      	bgt.n	8006d6a <UART_SetConfig+0x3f6>
 8006d38:	2b04      	cmp	r3, #4
 8006d3a:	d00d      	beq.n	8006d58 <UART_SetConfig+0x3e4>
 8006d3c:	dc15      	bgt.n	8006d6a <UART_SetConfig+0x3f6>
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d002      	beq.n	8006d48 <UART_SetConfig+0x3d4>
 8006d42:	2b02      	cmp	r3, #2
 8006d44:	d005      	beq.n	8006d52 <UART_SetConfig+0x3de>
 8006d46:	e010      	b.n	8006d6a <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d48:	f7fd fd5e 	bl	8004808 <HAL_RCC_GetPCLK1Freq>
 8006d4c:	0003      	movs	r3, r0
 8006d4e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006d50:	e014      	b.n	8006d7c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d52:	4b66      	ldr	r3, [pc, #408]	; (8006eec <UART_SetConfig+0x578>)
 8006d54:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006d56:	e011      	b.n	8006d7c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d58:	f7fd fcca 	bl	80046f0 <HAL_RCC_GetSysClockFreq>
 8006d5c:	0003      	movs	r3, r0
 8006d5e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006d60:	e00c      	b.n	8006d7c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d62:	2380      	movs	r3, #128	; 0x80
 8006d64:	021b      	lsls	r3, r3, #8
 8006d66:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006d68:	e008      	b.n	8006d7c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006d6e:	231a      	movs	r3, #26
 8006d70:	2220      	movs	r2, #32
 8006d72:	189b      	adds	r3, r3, r2
 8006d74:	19db      	adds	r3, r3, r7
 8006d76:	2201      	movs	r2, #1
 8006d78:	701a      	strb	r2, [r3, #0]
        break;
 8006d7a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006d7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d100      	bne.n	8006d84 <UART_SetConfig+0x410>
 8006d82:	e09a      	b.n	8006eba <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006d88:	4b57      	ldr	r3, [pc, #348]	; (8006ee8 <UART_SetConfig+0x574>)
 8006d8a:	0052      	lsls	r2, r2, #1
 8006d8c:	5ad3      	ldrh	r3, [r2, r3]
 8006d8e:	0019      	movs	r1, r3
 8006d90:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006d92:	f7f9 f9d3 	bl	800013c <__udivsi3>
 8006d96:	0003      	movs	r3, r0
 8006d98:	005a      	lsls	r2, r3, #1
 8006d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	085b      	lsrs	r3, r3, #1
 8006da0:	18d2      	adds	r2, r2, r3
 8006da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	0019      	movs	r1, r3
 8006da8:	0010      	movs	r0, r2
 8006daa:	f7f9 f9c7 	bl	800013c <__udivsi3>
 8006dae:	0003      	movs	r3, r0
 8006db0:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006db4:	2b0f      	cmp	r3, #15
 8006db6:	d921      	bls.n	8006dfc <UART_SetConfig+0x488>
 8006db8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006dba:	2380      	movs	r3, #128	; 0x80
 8006dbc:	025b      	lsls	r3, r3, #9
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d21c      	bcs.n	8006dfc <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dc4:	b29a      	uxth	r2, r3
 8006dc6:	200e      	movs	r0, #14
 8006dc8:	2420      	movs	r4, #32
 8006dca:	1903      	adds	r3, r0, r4
 8006dcc:	19db      	adds	r3, r3, r7
 8006dce:	210f      	movs	r1, #15
 8006dd0:	438a      	bics	r2, r1
 8006dd2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dd6:	085b      	lsrs	r3, r3, #1
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	2207      	movs	r2, #7
 8006ddc:	4013      	ands	r3, r2
 8006dde:	b299      	uxth	r1, r3
 8006de0:	1903      	adds	r3, r0, r4
 8006de2:	19db      	adds	r3, r3, r7
 8006de4:	1902      	adds	r2, r0, r4
 8006de6:	19d2      	adds	r2, r2, r7
 8006de8:	8812      	ldrh	r2, [r2, #0]
 8006dea:	430a      	orrs	r2, r1
 8006dec:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	1902      	adds	r2, r0, r4
 8006df4:	19d2      	adds	r2, r2, r7
 8006df6:	8812      	ldrh	r2, [r2, #0]
 8006df8:	60da      	str	r2, [r3, #12]
 8006dfa:	e05e      	b.n	8006eba <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8006dfc:	231a      	movs	r3, #26
 8006dfe:	2220      	movs	r2, #32
 8006e00:	189b      	adds	r3, r3, r2
 8006e02:	19db      	adds	r3, r3, r7
 8006e04:	2201      	movs	r2, #1
 8006e06:	701a      	strb	r2, [r3, #0]
 8006e08:	e057      	b.n	8006eba <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006e0a:	231b      	movs	r3, #27
 8006e0c:	2220      	movs	r2, #32
 8006e0e:	189b      	adds	r3, r3, r2
 8006e10:	19db      	adds	r3, r3, r7
 8006e12:	781b      	ldrb	r3, [r3, #0]
 8006e14:	2b08      	cmp	r3, #8
 8006e16:	d015      	beq.n	8006e44 <UART_SetConfig+0x4d0>
 8006e18:	dc18      	bgt.n	8006e4c <UART_SetConfig+0x4d8>
 8006e1a:	2b04      	cmp	r3, #4
 8006e1c:	d00d      	beq.n	8006e3a <UART_SetConfig+0x4c6>
 8006e1e:	dc15      	bgt.n	8006e4c <UART_SetConfig+0x4d8>
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d002      	beq.n	8006e2a <UART_SetConfig+0x4b6>
 8006e24:	2b02      	cmp	r3, #2
 8006e26:	d005      	beq.n	8006e34 <UART_SetConfig+0x4c0>
 8006e28:	e010      	b.n	8006e4c <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e2a:	f7fd fced 	bl	8004808 <HAL_RCC_GetPCLK1Freq>
 8006e2e:	0003      	movs	r3, r0
 8006e30:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006e32:	e014      	b.n	8006e5e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e34:	4b2d      	ldr	r3, [pc, #180]	; (8006eec <UART_SetConfig+0x578>)
 8006e36:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006e38:	e011      	b.n	8006e5e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e3a:	f7fd fc59 	bl	80046f0 <HAL_RCC_GetSysClockFreq>
 8006e3e:	0003      	movs	r3, r0
 8006e40:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006e42:	e00c      	b.n	8006e5e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e44:	2380      	movs	r3, #128	; 0x80
 8006e46:	021b      	lsls	r3, r3, #8
 8006e48:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006e4a:	e008      	b.n	8006e5e <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006e50:	231a      	movs	r3, #26
 8006e52:	2220      	movs	r2, #32
 8006e54:	189b      	adds	r3, r3, r2
 8006e56:	19db      	adds	r3, r3, r7
 8006e58:	2201      	movs	r2, #1
 8006e5a:	701a      	strb	r2, [r3, #0]
        break;
 8006e5c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006e5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d02a      	beq.n	8006eba <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e68:	4b1f      	ldr	r3, [pc, #124]	; (8006ee8 <UART_SetConfig+0x574>)
 8006e6a:	0052      	lsls	r2, r2, #1
 8006e6c:	5ad3      	ldrh	r3, [r2, r3]
 8006e6e:	0019      	movs	r1, r3
 8006e70:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006e72:	f7f9 f963 	bl	800013c <__udivsi3>
 8006e76:	0003      	movs	r3, r0
 8006e78:	001a      	movs	r2, r3
 8006e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	085b      	lsrs	r3, r3, #1
 8006e80:	18d2      	adds	r2, r2, r3
 8006e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	0019      	movs	r1, r3
 8006e88:	0010      	movs	r0, r2
 8006e8a:	f7f9 f957 	bl	800013c <__udivsi3>
 8006e8e:	0003      	movs	r3, r0
 8006e90:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e94:	2b0f      	cmp	r3, #15
 8006e96:	d90a      	bls.n	8006eae <UART_SetConfig+0x53a>
 8006e98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e9a:	2380      	movs	r3, #128	; 0x80
 8006e9c:	025b      	lsls	r3, r3, #9
 8006e9e:	429a      	cmp	r2, r3
 8006ea0:	d205      	bcs.n	8006eae <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ea4:	b29a      	uxth	r2, r3
 8006ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	60da      	str	r2, [r3, #12]
 8006eac:	e005      	b.n	8006eba <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8006eae:	231a      	movs	r3, #26
 8006eb0:	2220      	movs	r2, #32
 8006eb2:	189b      	adds	r3, r3, r2
 8006eb4:	19db      	adds	r3, r3, r7
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ebc:	226a      	movs	r2, #106	; 0x6a
 8006ebe:	2101      	movs	r1, #1
 8006ec0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ec4:	2268      	movs	r2, #104	; 0x68
 8006ec6:	2101      	movs	r1, #1
 8006ec8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ecc:	2200      	movs	r2, #0
 8006ece:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8006ed6:	231a      	movs	r3, #26
 8006ed8:	2220      	movs	r2, #32
 8006eda:	189b      	adds	r3, r3, r2
 8006edc:	19db      	adds	r3, r3, r7
 8006ede:	781b      	ldrb	r3, [r3, #0]
}
 8006ee0:	0018      	movs	r0, r3
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	b010      	add	sp, #64	; 0x40
 8006ee6:	bdb0      	pop	{r4, r5, r7, pc}
 8006ee8:	08009454 	.word	0x08009454
 8006eec:	00f42400 	.word	0x00f42400

08006ef0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b082      	sub	sp, #8
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006efc:	2208      	movs	r2, #8
 8006efe:	4013      	ands	r3, r2
 8006f00:	d00b      	beq.n	8006f1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	4a4a      	ldr	r2, [pc, #296]	; (8007034 <UART_AdvFeatureConfig+0x144>)
 8006f0a:	4013      	ands	r3, r2
 8006f0c:	0019      	movs	r1, r3
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	430a      	orrs	r2, r1
 8006f18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f1e:	2201      	movs	r2, #1
 8006f20:	4013      	ands	r3, r2
 8006f22:	d00b      	beq.n	8006f3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	4a43      	ldr	r2, [pc, #268]	; (8007038 <UART_AdvFeatureConfig+0x148>)
 8006f2c:	4013      	ands	r3, r2
 8006f2e:	0019      	movs	r1, r3
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	430a      	orrs	r2, r1
 8006f3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f40:	2202      	movs	r2, #2
 8006f42:	4013      	ands	r3, r2
 8006f44:	d00b      	beq.n	8006f5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	4a3b      	ldr	r2, [pc, #236]	; (800703c <UART_AdvFeatureConfig+0x14c>)
 8006f4e:	4013      	ands	r3, r2
 8006f50:	0019      	movs	r1, r3
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	430a      	orrs	r2, r1
 8006f5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f62:	2204      	movs	r2, #4
 8006f64:	4013      	ands	r3, r2
 8006f66:	d00b      	beq.n	8006f80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	4a34      	ldr	r2, [pc, #208]	; (8007040 <UART_AdvFeatureConfig+0x150>)
 8006f70:	4013      	ands	r3, r2
 8006f72:	0019      	movs	r1, r3
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	430a      	orrs	r2, r1
 8006f7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f84:	2210      	movs	r2, #16
 8006f86:	4013      	ands	r3, r2
 8006f88:	d00b      	beq.n	8006fa2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	689b      	ldr	r3, [r3, #8]
 8006f90:	4a2c      	ldr	r2, [pc, #176]	; (8007044 <UART_AdvFeatureConfig+0x154>)
 8006f92:	4013      	ands	r3, r2
 8006f94:	0019      	movs	r1, r3
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	430a      	orrs	r2, r1
 8006fa0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fa6:	2220      	movs	r2, #32
 8006fa8:	4013      	ands	r3, r2
 8006faa:	d00b      	beq.n	8006fc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	4a25      	ldr	r2, [pc, #148]	; (8007048 <UART_AdvFeatureConfig+0x158>)
 8006fb4:	4013      	ands	r3, r2
 8006fb6:	0019      	movs	r1, r3
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	430a      	orrs	r2, r1
 8006fc2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fc8:	2240      	movs	r2, #64	; 0x40
 8006fca:	4013      	ands	r3, r2
 8006fcc:	d01d      	beq.n	800700a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	4a1d      	ldr	r2, [pc, #116]	; (800704c <UART_AdvFeatureConfig+0x15c>)
 8006fd6:	4013      	ands	r3, r2
 8006fd8:	0019      	movs	r1, r3
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	430a      	orrs	r2, r1
 8006fe4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006fea:	2380      	movs	r3, #128	; 0x80
 8006fec:	035b      	lsls	r3, r3, #13
 8006fee:	429a      	cmp	r2, r3
 8006ff0:	d10b      	bne.n	800700a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	4a15      	ldr	r2, [pc, #84]	; (8007050 <UART_AdvFeatureConfig+0x160>)
 8006ffa:	4013      	ands	r3, r2
 8006ffc:	0019      	movs	r1, r3
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	430a      	orrs	r2, r1
 8007008:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800700e:	2280      	movs	r2, #128	; 0x80
 8007010:	4013      	ands	r3, r2
 8007012:	d00b      	beq.n	800702c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	4a0e      	ldr	r2, [pc, #56]	; (8007054 <UART_AdvFeatureConfig+0x164>)
 800701c:	4013      	ands	r3, r2
 800701e:	0019      	movs	r1, r3
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	430a      	orrs	r2, r1
 800702a:	605a      	str	r2, [r3, #4]
  }
}
 800702c:	46c0      	nop			; (mov r8, r8)
 800702e:	46bd      	mov	sp, r7
 8007030:	b002      	add	sp, #8
 8007032:	bd80      	pop	{r7, pc}
 8007034:	ffff7fff 	.word	0xffff7fff
 8007038:	fffdffff 	.word	0xfffdffff
 800703c:	fffeffff 	.word	0xfffeffff
 8007040:	fffbffff 	.word	0xfffbffff
 8007044:	ffffefff 	.word	0xffffefff
 8007048:	ffffdfff 	.word	0xffffdfff
 800704c:	ffefffff 	.word	0xffefffff
 8007050:	ff9fffff 	.word	0xff9fffff
 8007054:	fff7ffff 	.word	0xfff7ffff

08007058 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b092      	sub	sp, #72	; 0x48
 800705c:	af02      	add	r7, sp, #8
 800705e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2290      	movs	r2, #144	; 0x90
 8007064:	2100      	movs	r1, #0
 8007066:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007068:	f7fa ff30 	bl	8001ecc <HAL_GetTick>
 800706c:	0003      	movs	r3, r0
 800706e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	2208      	movs	r2, #8
 8007078:	4013      	ands	r3, r2
 800707a:	2b08      	cmp	r3, #8
 800707c:	d12d      	bne.n	80070da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800707e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007080:	2280      	movs	r2, #128	; 0x80
 8007082:	0391      	lsls	r1, r2, #14
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	4a47      	ldr	r2, [pc, #284]	; (80071a4 <UART_CheckIdleState+0x14c>)
 8007088:	9200      	str	r2, [sp, #0]
 800708a:	2200      	movs	r2, #0
 800708c:	f000 f88e 	bl	80071ac <UART_WaitOnFlagUntilTimeout>
 8007090:	1e03      	subs	r3, r0, #0
 8007092:	d022      	beq.n	80070da <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007094:	f3ef 8310 	mrs	r3, PRIMASK
 8007098:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800709a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800709c:	63bb      	str	r3, [r7, #56]	; 0x38
 800709e:	2301      	movs	r3, #1
 80070a0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070a4:	f383 8810 	msr	PRIMASK, r3
}
 80070a8:	46c0      	nop			; (mov r8, r8)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	681a      	ldr	r2, [r3, #0]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	2180      	movs	r1, #128	; 0x80
 80070b6:	438a      	bics	r2, r1
 80070b8:	601a      	str	r2, [r3, #0]
 80070ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070c0:	f383 8810 	msr	PRIMASK, r3
}
 80070c4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2288      	movs	r2, #136	; 0x88
 80070ca:	2120      	movs	r1, #32
 80070cc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2284      	movs	r2, #132	; 0x84
 80070d2:	2100      	movs	r1, #0
 80070d4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80070d6:	2303      	movs	r3, #3
 80070d8:	e060      	b.n	800719c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	2204      	movs	r2, #4
 80070e2:	4013      	ands	r3, r2
 80070e4:	2b04      	cmp	r3, #4
 80070e6:	d146      	bne.n	8007176 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80070e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070ea:	2280      	movs	r2, #128	; 0x80
 80070ec:	03d1      	lsls	r1, r2, #15
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	4a2c      	ldr	r2, [pc, #176]	; (80071a4 <UART_CheckIdleState+0x14c>)
 80070f2:	9200      	str	r2, [sp, #0]
 80070f4:	2200      	movs	r2, #0
 80070f6:	f000 f859 	bl	80071ac <UART_WaitOnFlagUntilTimeout>
 80070fa:	1e03      	subs	r3, r0, #0
 80070fc:	d03b      	beq.n	8007176 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070fe:	f3ef 8310 	mrs	r3, PRIMASK
 8007102:	60fb      	str	r3, [r7, #12]
  return(result);
 8007104:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007106:	637b      	str	r3, [r7, #52]	; 0x34
 8007108:	2301      	movs	r3, #1
 800710a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800710c:	693b      	ldr	r3, [r7, #16]
 800710e:	f383 8810 	msr	PRIMASK, r3
}
 8007112:	46c0      	nop			; (mov r8, r8)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	681a      	ldr	r2, [r3, #0]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4922      	ldr	r1, [pc, #136]	; (80071a8 <UART_CheckIdleState+0x150>)
 8007120:	400a      	ands	r2, r1
 8007122:	601a      	str	r2, [r3, #0]
 8007124:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007126:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	f383 8810 	msr	PRIMASK, r3
}
 800712e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007130:	f3ef 8310 	mrs	r3, PRIMASK
 8007134:	61bb      	str	r3, [r7, #24]
  return(result);
 8007136:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007138:	633b      	str	r3, [r7, #48]	; 0x30
 800713a:	2301      	movs	r3, #1
 800713c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800713e:	69fb      	ldr	r3, [r7, #28]
 8007140:	f383 8810 	msr	PRIMASK, r3
}
 8007144:	46c0      	nop			; (mov r8, r8)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	689a      	ldr	r2, [r3, #8]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	2101      	movs	r1, #1
 8007152:	438a      	bics	r2, r1
 8007154:	609a      	str	r2, [r3, #8]
 8007156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007158:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800715a:	6a3b      	ldr	r3, [r7, #32]
 800715c:	f383 8810 	msr	PRIMASK, r3
}
 8007160:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	228c      	movs	r2, #140	; 0x8c
 8007166:	2120      	movs	r1, #32
 8007168:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2284      	movs	r2, #132	; 0x84
 800716e:	2100      	movs	r1, #0
 8007170:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007172:	2303      	movs	r3, #3
 8007174:	e012      	b.n	800719c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2288      	movs	r2, #136	; 0x88
 800717a:	2120      	movs	r1, #32
 800717c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	228c      	movs	r2, #140	; 0x8c
 8007182:	2120      	movs	r1, #32
 8007184:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2200      	movs	r2, #0
 800718a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2200      	movs	r2, #0
 8007190:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2284      	movs	r2, #132	; 0x84
 8007196:	2100      	movs	r1, #0
 8007198:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800719a:	2300      	movs	r3, #0
}
 800719c:	0018      	movs	r0, r3
 800719e:	46bd      	mov	sp, r7
 80071a0:	b010      	add	sp, #64	; 0x40
 80071a2:	bd80      	pop	{r7, pc}
 80071a4:	01ffffff 	.word	0x01ffffff
 80071a8:	fffffedf 	.word	0xfffffedf

080071ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b084      	sub	sp, #16
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	60f8      	str	r0, [r7, #12]
 80071b4:	60b9      	str	r1, [r7, #8]
 80071b6:	603b      	str	r3, [r7, #0]
 80071b8:	1dfb      	adds	r3, r7, #7
 80071ba:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071bc:	e051      	b.n	8007262 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071be:	69bb      	ldr	r3, [r7, #24]
 80071c0:	3301      	adds	r3, #1
 80071c2:	d04e      	beq.n	8007262 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071c4:	f7fa fe82 	bl	8001ecc <HAL_GetTick>
 80071c8:	0002      	movs	r2, r0
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	1ad3      	subs	r3, r2, r3
 80071ce:	69ba      	ldr	r2, [r7, #24]
 80071d0:	429a      	cmp	r2, r3
 80071d2:	d302      	bcc.n	80071da <UART_WaitOnFlagUntilTimeout+0x2e>
 80071d4:	69bb      	ldr	r3, [r7, #24]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d101      	bne.n	80071de <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80071da:	2303      	movs	r3, #3
 80071dc:	e051      	b.n	8007282 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	2204      	movs	r2, #4
 80071e6:	4013      	ands	r3, r2
 80071e8:	d03b      	beq.n	8007262 <UART_WaitOnFlagUntilTimeout+0xb6>
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	2b80      	cmp	r3, #128	; 0x80
 80071ee:	d038      	beq.n	8007262 <UART_WaitOnFlagUntilTimeout+0xb6>
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	2b40      	cmp	r3, #64	; 0x40
 80071f4:	d035      	beq.n	8007262 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	69db      	ldr	r3, [r3, #28]
 80071fc:	2208      	movs	r2, #8
 80071fe:	4013      	ands	r3, r2
 8007200:	2b08      	cmp	r3, #8
 8007202:	d111      	bne.n	8007228 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	2208      	movs	r2, #8
 800720a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	0018      	movs	r0, r3
 8007210:	f000 f960 	bl	80074d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	2290      	movs	r2, #144	; 0x90
 8007218:	2108      	movs	r1, #8
 800721a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2284      	movs	r2, #132	; 0x84
 8007220:	2100      	movs	r1, #0
 8007222:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007224:	2301      	movs	r3, #1
 8007226:	e02c      	b.n	8007282 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	69da      	ldr	r2, [r3, #28]
 800722e:	2380      	movs	r3, #128	; 0x80
 8007230:	011b      	lsls	r3, r3, #4
 8007232:	401a      	ands	r2, r3
 8007234:	2380      	movs	r3, #128	; 0x80
 8007236:	011b      	lsls	r3, r3, #4
 8007238:	429a      	cmp	r2, r3
 800723a:	d112      	bne.n	8007262 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	2280      	movs	r2, #128	; 0x80
 8007242:	0112      	lsls	r2, r2, #4
 8007244:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	0018      	movs	r0, r3
 800724a:	f000 f943 	bl	80074d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	2290      	movs	r2, #144	; 0x90
 8007252:	2120      	movs	r1, #32
 8007254:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2284      	movs	r2, #132	; 0x84
 800725a:	2100      	movs	r1, #0
 800725c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800725e:	2303      	movs	r3, #3
 8007260:	e00f      	b.n	8007282 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	69db      	ldr	r3, [r3, #28]
 8007268:	68ba      	ldr	r2, [r7, #8]
 800726a:	4013      	ands	r3, r2
 800726c:	68ba      	ldr	r2, [r7, #8]
 800726e:	1ad3      	subs	r3, r2, r3
 8007270:	425a      	negs	r2, r3
 8007272:	4153      	adcs	r3, r2
 8007274:	b2db      	uxtb	r3, r3
 8007276:	001a      	movs	r2, r3
 8007278:	1dfb      	adds	r3, r7, #7
 800727a:	781b      	ldrb	r3, [r3, #0]
 800727c:	429a      	cmp	r2, r3
 800727e:	d09e      	beq.n	80071be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007280:	2300      	movs	r3, #0
}
 8007282:	0018      	movs	r0, r3
 8007284:	46bd      	mov	sp, r7
 8007286:	b004      	add	sp, #16
 8007288:	bd80      	pop	{r7, pc}
	...

0800728c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b098      	sub	sp, #96	; 0x60
 8007290:	af00      	add	r7, sp, #0
 8007292:	60f8      	str	r0, [r7, #12]
 8007294:	60b9      	str	r1, [r7, #8]
 8007296:	1dbb      	adds	r3, r7, #6
 8007298:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	68ba      	ldr	r2, [r7, #8]
 800729e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	1dba      	adds	r2, r7, #6
 80072a4:	215c      	movs	r1, #92	; 0x5c
 80072a6:	8812      	ldrh	r2, [r2, #0]
 80072a8:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	1dba      	adds	r2, r7, #6
 80072ae:	215e      	movs	r1, #94	; 0x5e
 80072b0:	8812      	ldrh	r2, [r2, #0]
 80072b2:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	2200      	movs	r2, #0
 80072b8:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	689a      	ldr	r2, [r3, #8]
 80072be:	2380      	movs	r3, #128	; 0x80
 80072c0:	015b      	lsls	r3, r3, #5
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d10d      	bne.n	80072e2 <UART_Start_Receive_IT+0x56>
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	691b      	ldr	r3, [r3, #16]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d104      	bne.n	80072d8 <UART_Start_Receive_IT+0x4c>
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2260      	movs	r2, #96	; 0x60
 80072d2:	497b      	ldr	r1, [pc, #492]	; (80074c0 <UART_Start_Receive_IT+0x234>)
 80072d4:	5299      	strh	r1, [r3, r2]
 80072d6:	e02e      	b.n	8007336 <UART_Start_Receive_IT+0xaa>
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2260      	movs	r2, #96	; 0x60
 80072dc:	21ff      	movs	r1, #255	; 0xff
 80072de:	5299      	strh	r1, [r3, r2]
 80072e0:	e029      	b.n	8007336 <UART_Start_Receive_IT+0xaa>
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d10d      	bne.n	8007306 <UART_Start_Receive_IT+0x7a>
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	691b      	ldr	r3, [r3, #16]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d104      	bne.n	80072fc <UART_Start_Receive_IT+0x70>
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	2260      	movs	r2, #96	; 0x60
 80072f6:	21ff      	movs	r1, #255	; 0xff
 80072f8:	5299      	strh	r1, [r3, r2]
 80072fa:	e01c      	b.n	8007336 <UART_Start_Receive_IT+0xaa>
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	2260      	movs	r2, #96	; 0x60
 8007300:	217f      	movs	r1, #127	; 0x7f
 8007302:	5299      	strh	r1, [r3, r2]
 8007304:	e017      	b.n	8007336 <UART_Start_Receive_IT+0xaa>
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	689a      	ldr	r2, [r3, #8]
 800730a:	2380      	movs	r3, #128	; 0x80
 800730c:	055b      	lsls	r3, r3, #21
 800730e:	429a      	cmp	r2, r3
 8007310:	d10d      	bne.n	800732e <UART_Start_Receive_IT+0xa2>
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	691b      	ldr	r3, [r3, #16]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d104      	bne.n	8007324 <UART_Start_Receive_IT+0x98>
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	2260      	movs	r2, #96	; 0x60
 800731e:	217f      	movs	r1, #127	; 0x7f
 8007320:	5299      	strh	r1, [r3, r2]
 8007322:	e008      	b.n	8007336 <UART_Start_Receive_IT+0xaa>
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2260      	movs	r2, #96	; 0x60
 8007328:	213f      	movs	r1, #63	; 0x3f
 800732a:	5299      	strh	r1, [r3, r2]
 800732c:	e003      	b.n	8007336 <UART_Start_Receive_IT+0xaa>
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2260      	movs	r2, #96	; 0x60
 8007332:	2100      	movs	r1, #0
 8007334:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2290      	movs	r2, #144	; 0x90
 800733a:	2100      	movs	r1, #0
 800733c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	228c      	movs	r2, #140	; 0x8c
 8007342:	2122      	movs	r1, #34	; 0x22
 8007344:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007346:	f3ef 8310 	mrs	r3, PRIMASK
 800734a:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 800734c:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800734e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007350:	2301      	movs	r3, #1
 8007352:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007354:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007356:	f383 8810 	msr	PRIMASK, r3
}
 800735a:	46c0      	nop			; (mov r8, r8)
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	689a      	ldr	r2, [r3, #8]
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	2101      	movs	r1, #1
 8007368:	430a      	orrs	r2, r1
 800736a:	609a      	str	r2, [r3, #8]
 800736c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800736e:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007370:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007372:	f383 8810 	msr	PRIMASK, r3
}
 8007376:	46c0      	nop			; (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800737c:	2380      	movs	r3, #128	; 0x80
 800737e:	059b      	lsls	r3, r3, #22
 8007380:	429a      	cmp	r2, r3
 8007382:	d150      	bne.n	8007426 <UART_Start_Receive_IT+0x19a>
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	2268      	movs	r2, #104	; 0x68
 8007388:	5a9b      	ldrh	r3, [r3, r2]
 800738a:	1dba      	adds	r2, r7, #6
 800738c:	8812      	ldrh	r2, [r2, #0]
 800738e:	429a      	cmp	r2, r3
 8007390:	d349      	bcc.n	8007426 <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	689a      	ldr	r2, [r3, #8]
 8007396:	2380      	movs	r3, #128	; 0x80
 8007398:	015b      	lsls	r3, r3, #5
 800739a:	429a      	cmp	r2, r3
 800739c:	d107      	bne.n	80073ae <UART_Start_Receive_IT+0x122>
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	691b      	ldr	r3, [r3, #16]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d103      	bne.n	80073ae <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	4a46      	ldr	r2, [pc, #280]	; (80074c4 <UART_Start_Receive_IT+0x238>)
 80073aa:	675a      	str	r2, [r3, #116]	; 0x74
 80073ac:	e002      	b.n	80073b4 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	4a45      	ldr	r2, [pc, #276]	; (80074c8 <UART_Start_Receive_IT+0x23c>)
 80073b2:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	691b      	ldr	r3, [r3, #16]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d019      	beq.n	80073f0 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073bc:	f3ef 8310 	mrs	r3, PRIMASK
 80073c0:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80073c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073c4:	65bb      	str	r3, [r7, #88]	; 0x58
 80073c6:	2301      	movs	r3, #1
 80073c8:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073cc:	f383 8810 	msr	PRIMASK, r3
}
 80073d0:	46c0      	nop			; (mov r8, r8)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	681a      	ldr	r2, [r3, #0]
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	2180      	movs	r1, #128	; 0x80
 80073de:	0049      	lsls	r1, r1, #1
 80073e0:	430a      	orrs	r2, r1
 80073e2:	601a      	str	r2, [r3, #0]
 80073e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80073e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073ea:	f383 8810 	msr	PRIMASK, r3
}
 80073ee:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073f0:	f3ef 8310 	mrs	r3, PRIMASK
 80073f4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80073f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80073f8:	657b      	str	r3, [r7, #84]	; 0x54
 80073fa:	2301      	movs	r3, #1
 80073fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007400:	f383 8810 	msr	PRIMASK, r3
}
 8007404:	46c0      	nop			; (mov r8, r8)
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	689a      	ldr	r2, [r3, #8]
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	2180      	movs	r1, #128	; 0x80
 8007412:	0549      	lsls	r1, r1, #21
 8007414:	430a      	orrs	r2, r1
 8007416:	609a      	str	r2, [r3, #8]
 8007418:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800741a:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800741c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800741e:	f383 8810 	msr	PRIMASK, r3
}
 8007422:	46c0      	nop			; (mov r8, r8)
 8007424:	e047      	b.n	80074b6 <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	689a      	ldr	r2, [r3, #8]
 800742a:	2380      	movs	r3, #128	; 0x80
 800742c:	015b      	lsls	r3, r3, #5
 800742e:	429a      	cmp	r2, r3
 8007430:	d107      	bne.n	8007442 <UART_Start_Receive_IT+0x1b6>
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	691b      	ldr	r3, [r3, #16]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d103      	bne.n	8007442 <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	4a23      	ldr	r2, [pc, #140]	; (80074cc <UART_Start_Receive_IT+0x240>)
 800743e:	675a      	str	r2, [r3, #116]	; 0x74
 8007440:	e002      	b.n	8007448 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	4a22      	ldr	r2, [pc, #136]	; (80074d0 <UART_Start_Receive_IT+0x244>)
 8007446:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	691b      	ldr	r3, [r3, #16]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d019      	beq.n	8007484 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007450:	f3ef 8310 	mrs	r3, PRIMASK
 8007454:	61fb      	str	r3, [r7, #28]
  return(result);
 8007456:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007458:	64fb      	str	r3, [r7, #76]	; 0x4c
 800745a:	2301      	movs	r3, #1
 800745c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800745e:	6a3b      	ldr	r3, [r7, #32]
 8007460:	f383 8810 	msr	PRIMASK, r3
}
 8007464:	46c0      	nop			; (mov r8, r8)
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	681a      	ldr	r2, [r3, #0]
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	2190      	movs	r1, #144	; 0x90
 8007472:	0049      	lsls	r1, r1, #1
 8007474:	430a      	orrs	r2, r1
 8007476:	601a      	str	r2, [r3, #0]
 8007478:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800747a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800747c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800747e:	f383 8810 	msr	PRIMASK, r3
}
 8007482:	e018      	b.n	80074b6 <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007484:	f3ef 8310 	mrs	r3, PRIMASK
 8007488:	613b      	str	r3, [r7, #16]
  return(result);
 800748a:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800748c:	653b      	str	r3, [r7, #80]	; 0x50
 800748e:	2301      	movs	r3, #1
 8007490:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	f383 8810 	msr	PRIMASK, r3
}
 8007498:	46c0      	nop			; (mov r8, r8)
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	2120      	movs	r1, #32
 80074a6:	430a      	orrs	r2, r1
 80074a8:	601a      	str	r2, [r3, #0]
 80074aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074ac:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074ae:	69bb      	ldr	r3, [r7, #24]
 80074b0:	f383 8810 	msr	PRIMASK, r3
}
 80074b4:	46c0      	nop			; (mov r8, r8)
    }
  }
  return HAL_OK;
 80074b6:	2300      	movs	r3, #0
}
 80074b8:	0018      	movs	r0, r3
 80074ba:	46bd      	mov	sp, r7
 80074bc:	b018      	add	sp, #96	; 0x60
 80074be:	bd80      	pop	{r7, pc}
 80074c0:	000001ff 	.word	0x000001ff
 80074c4:	08007cf1 	.word	0x08007cf1
 80074c8:	080079b1 	.word	0x080079b1
 80074cc:	080077ed 	.word	0x080077ed
 80074d0:	08007629 	.word	0x08007629

080074d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b08e      	sub	sp, #56	; 0x38
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074dc:	f3ef 8310 	mrs	r3, PRIMASK
 80074e0:	617b      	str	r3, [r7, #20]
  return(result);
 80074e2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80074e4:	637b      	str	r3, [r7, #52]	; 0x34
 80074e6:	2301      	movs	r3, #1
 80074e8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074ea:	69bb      	ldr	r3, [r7, #24]
 80074ec:	f383 8810 	msr	PRIMASK, r3
}
 80074f0:	46c0      	nop			; (mov r8, r8)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	681a      	ldr	r2, [r3, #0]
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4926      	ldr	r1, [pc, #152]	; (8007598 <UART_EndRxTransfer+0xc4>)
 80074fe:	400a      	ands	r2, r1
 8007500:	601a      	str	r2, [r3, #0]
 8007502:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007504:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007506:	69fb      	ldr	r3, [r7, #28]
 8007508:	f383 8810 	msr	PRIMASK, r3
}
 800750c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800750e:	f3ef 8310 	mrs	r3, PRIMASK
 8007512:	623b      	str	r3, [r7, #32]
  return(result);
 8007514:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007516:	633b      	str	r3, [r7, #48]	; 0x30
 8007518:	2301      	movs	r3, #1
 800751a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800751c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800751e:	f383 8810 	msr	PRIMASK, r3
}
 8007522:	46c0      	nop			; (mov r8, r8)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	689a      	ldr	r2, [r3, #8]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	491b      	ldr	r1, [pc, #108]	; (800759c <UART_EndRxTransfer+0xc8>)
 8007530:	400a      	ands	r2, r1
 8007532:	609a      	str	r2, [r3, #8]
 8007534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007536:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800753a:	f383 8810 	msr	PRIMASK, r3
}
 800753e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007544:	2b01      	cmp	r3, #1
 8007546:	d118      	bne.n	800757a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007548:	f3ef 8310 	mrs	r3, PRIMASK
 800754c:	60bb      	str	r3, [r7, #8]
  return(result);
 800754e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007550:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007552:	2301      	movs	r3, #1
 8007554:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	f383 8810 	msr	PRIMASK, r3
}
 800755c:	46c0      	nop			; (mov r8, r8)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	681a      	ldr	r2, [r3, #0]
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	2110      	movs	r1, #16
 800756a:	438a      	bics	r2, r1
 800756c:	601a      	str	r2, [r3, #0]
 800756e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007570:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007572:	693b      	ldr	r3, [r7, #16]
 8007574:	f383 8810 	msr	PRIMASK, r3
}
 8007578:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	228c      	movs	r2, #140	; 0x8c
 800757e:	2120      	movs	r1, #32
 8007580:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2200      	movs	r2, #0
 8007586:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	675a      	str	r2, [r3, #116]	; 0x74
}
 800758e:	46c0      	nop			; (mov r8, r8)
 8007590:	46bd      	mov	sp, r7
 8007592:	b00e      	add	sp, #56	; 0x38
 8007594:	bd80      	pop	{r7, pc}
 8007596:	46c0      	nop			; (mov r8, r8)
 8007598:	fffffedf 	.word	0xfffffedf
 800759c:	effffffe 	.word	0xeffffffe

080075a0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b084      	sub	sp, #16
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075ac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	225e      	movs	r2, #94	; 0x5e
 80075b2:	2100      	movs	r1, #0
 80075b4:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2256      	movs	r2, #86	; 0x56
 80075ba:	2100      	movs	r1, #0
 80075bc:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	0018      	movs	r0, r3
 80075c2:	f7ff f9c3 	bl	800694c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075c6:	46c0      	nop			; (mov r8, r8)
 80075c8:	46bd      	mov	sp, r7
 80075ca:	b004      	add	sp, #16
 80075cc:	bd80      	pop	{r7, pc}

080075ce <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80075ce:	b580      	push	{r7, lr}
 80075d0:	b086      	sub	sp, #24
 80075d2:	af00      	add	r7, sp, #0
 80075d4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075d6:	f3ef 8310 	mrs	r3, PRIMASK
 80075da:	60bb      	str	r3, [r7, #8]
  return(result);
 80075dc:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80075de:	617b      	str	r3, [r7, #20]
 80075e0:	2301      	movs	r3, #1
 80075e2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	f383 8810 	msr	PRIMASK, r3
}
 80075ea:	46c0      	nop			; (mov r8, r8)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	681a      	ldr	r2, [r3, #0]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	2140      	movs	r1, #64	; 0x40
 80075f8:	438a      	bics	r2, r1
 80075fa:	601a      	str	r2, [r3, #0]
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	f383 8810 	msr	PRIMASK, r3
}
 8007606:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2288      	movs	r2, #136	; 0x88
 800760c:	2120      	movs	r1, #32
 800760e:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2200      	movs	r2, #0
 8007614:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	0018      	movs	r0, r3
 800761a:	f7ff f98f 	bl	800693c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800761e:	46c0      	nop			; (mov r8, r8)
 8007620:	46bd      	mov	sp, r7
 8007622:	b006      	add	sp, #24
 8007624:	bd80      	pop	{r7, pc}
	...

08007628 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b094      	sub	sp, #80	; 0x50
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007630:	204e      	movs	r0, #78	; 0x4e
 8007632:	183b      	adds	r3, r7, r0
 8007634:	687a      	ldr	r2, [r7, #4]
 8007636:	2160      	movs	r1, #96	; 0x60
 8007638:	5a52      	ldrh	r2, [r2, r1]
 800763a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	228c      	movs	r2, #140	; 0x8c
 8007640:	589b      	ldr	r3, [r3, r2]
 8007642:	2b22      	cmp	r3, #34	; 0x22
 8007644:	d000      	beq.n	8007648 <UART_RxISR_8BIT+0x20>
 8007646:	e0bf      	b.n	80077c8 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800764e:	214c      	movs	r1, #76	; 0x4c
 8007650:	187b      	adds	r3, r7, r1
 8007652:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007654:	187b      	adds	r3, r7, r1
 8007656:	881b      	ldrh	r3, [r3, #0]
 8007658:	b2da      	uxtb	r2, r3
 800765a:	183b      	adds	r3, r7, r0
 800765c:	881b      	ldrh	r3, [r3, #0]
 800765e:	b2d9      	uxtb	r1, r3
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007664:	400a      	ands	r2, r1
 8007666:	b2d2      	uxtb	r2, r2
 8007668:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800766e:	1c5a      	adds	r2, r3, #1
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	225e      	movs	r2, #94	; 0x5e
 8007678:	5a9b      	ldrh	r3, [r3, r2]
 800767a:	b29b      	uxth	r3, r3
 800767c:	3b01      	subs	r3, #1
 800767e:	b299      	uxth	r1, r3
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	225e      	movs	r2, #94	; 0x5e
 8007684:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	225e      	movs	r2, #94	; 0x5e
 800768a:	5a9b      	ldrh	r3, [r3, r2]
 800768c:	b29b      	uxth	r3, r3
 800768e:	2b00      	cmp	r3, #0
 8007690:	d000      	beq.n	8007694 <UART_RxISR_8BIT+0x6c>
 8007692:	e0a1      	b.n	80077d8 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007694:	f3ef 8310 	mrs	r3, PRIMASK
 8007698:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800769a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800769c:	64bb      	str	r3, [r7, #72]	; 0x48
 800769e:	2301      	movs	r3, #1
 80076a0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076a4:	f383 8810 	msr	PRIMASK, r3
}
 80076a8:	46c0      	nop			; (mov r8, r8)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	681a      	ldr	r2, [r3, #0]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	494a      	ldr	r1, [pc, #296]	; (80077e0 <UART_RxISR_8BIT+0x1b8>)
 80076b6:	400a      	ands	r2, r1
 80076b8:	601a      	str	r2, [r3, #0]
 80076ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80076bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076c0:	f383 8810 	msr	PRIMASK, r3
}
 80076c4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076c6:	f3ef 8310 	mrs	r3, PRIMASK
 80076ca:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80076cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076ce:	647b      	str	r3, [r7, #68]	; 0x44
 80076d0:	2301      	movs	r3, #1
 80076d2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076d6:	f383 8810 	msr	PRIMASK, r3
}
 80076da:	46c0      	nop			; (mov r8, r8)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	689a      	ldr	r2, [r3, #8]
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	2101      	movs	r1, #1
 80076e8:	438a      	bics	r2, r1
 80076ea:	609a      	str	r2, [r3, #8]
 80076ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80076ee:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076f2:	f383 8810 	msr	PRIMASK, r3
}
 80076f6:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	228c      	movs	r2, #140	; 0x8c
 80076fc:	2120      	movs	r1, #32
 80076fe:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2200      	movs	r2, #0
 8007704:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2200      	movs	r2, #0
 800770a:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4a34      	ldr	r2, [pc, #208]	; (80077e4 <UART_RxISR_8BIT+0x1bc>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d01f      	beq.n	8007756 <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	685a      	ldr	r2, [r3, #4]
 800771c:	2380      	movs	r3, #128	; 0x80
 800771e:	041b      	lsls	r3, r3, #16
 8007720:	4013      	ands	r3, r2
 8007722:	d018      	beq.n	8007756 <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007724:	f3ef 8310 	mrs	r3, PRIMASK
 8007728:	61bb      	str	r3, [r7, #24]
  return(result);
 800772a:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800772c:	643b      	str	r3, [r7, #64]	; 0x40
 800772e:	2301      	movs	r3, #1
 8007730:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007732:	69fb      	ldr	r3, [r7, #28]
 8007734:	f383 8810 	msr	PRIMASK, r3
}
 8007738:	46c0      	nop			; (mov r8, r8)
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	681a      	ldr	r2, [r3, #0]
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4928      	ldr	r1, [pc, #160]	; (80077e8 <UART_RxISR_8BIT+0x1c0>)
 8007746:	400a      	ands	r2, r1
 8007748:	601a      	str	r2, [r3, #0]
 800774a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800774c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800774e:	6a3b      	ldr	r3, [r7, #32]
 8007750:	f383 8810 	msr	PRIMASK, r3
}
 8007754:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800775a:	2b01      	cmp	r3, #1
 800775c:	d12f      	bne.n	80077be <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007764:	f3ef 8310 	mrs	r3, PRIMASK
 8007768:	60fb      	str	r3, [r7, #12]
  return(result);
 800776a:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800776c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800776e:	2301      	movs	r3, #1
 8007770:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007772:	693b      	ldr	r3, [r7, #16]
 8007774:	f383 8810 	msr	PRIMASK, r3
}
 8007778:	46c0      	nop			; (mov r8, r8)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	681a      	ldr	r2, [r3, #0]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	2110      	movs	r1, #16
 8007786:	438a      	bics	r2, r1
 8007788:	601a      	str	r2, [r3, #0]
 800778a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800778c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	f383 8810 	msr	PRIMASK, r3
}
 8007794:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	69db      	ldr	r3, [r3, #28]
 800779c:	2210      	movs	r2, #16
 800779e:	4013      	ands	r3, r2
 80077a0:	2b10      	cmp	r3, #16
 80077a2:	d103      	bne.n	80077ac <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	2210      	movs	r2, #16
 80077aa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	225c      	movs	r2, #92	; 0x5c
 80077b0:	5a9a      	ldrh	r2, [r3, r2]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	0011      	movs	r1, r2
 80077b6:	0018      	movs	r0, r3
 80077b8:	f7ff f8d0 	bl	800695c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80077bc:	e00c      	b.n	80077d8 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	0018      	movs	r0, r3
 80077c2:	f7f9 ff65 	bl	8001690 <HAL_UART_RxCpltCallback>
}
 80077c6:	e007      	b.n	80077d8 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	699a      	ldr	r2, [r3, #24]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	2108      	movs	r1, #8
 80077d4:	430a      	orrs	r2, r1
 80077d6:	619a      	str	r2, [r3, #24]
}
 80077d8:	46c0      	nop			; (mov r8, r8)
 80077da:	46bd      	mov	sp, r7
 80077dc:	b014      	add	sp, #80	; 0x50
 80077de:	bd80      	pop	{r7, pc}
 80077e0:	fffffedf 	.word	0xfffffedf
 80077e4:	40008000 	.word	0x40008000
 80077e8:	fbffffff 	.word	0xfbffffff

080077ec <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b094      	sub	sp, #80	; 0x50
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80077f4:	204e      	movs	r0, #78	; 0x4e
 80077f6:	183b      	adds	r3, r7, r0
 80077f8:	687a      	ldr	r2, [r7, #4]
 80077fa:	2160      	movs	r1, #96	; 0x60
 80077fc:	5a52      	ldrh	r2, [r2, r1]
 80077fe:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	228c      	movs	r2, #140	; 0x8c
 8007804:	589b      	ldr	r3, [r3, r2]
 8007806:	2b22      	cmp	r3, #34	; 0x22
 8007808:	d000      	beq.n	800780c <UART_RxISR_16BIT+0x20>
 800780a:	e0bf      	b.n	800798c <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007812:	214c      	movs	r1, #76	; 0x4c
 8007814:	187b      	adds	r3, r7, r1
 8007816:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800781c:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 800781e:	187b      	adds	r3, r7, r1
 8007820:	183a      	adds	r2, r7, r0
 8007822:	881b      	ldrh	r3, [r3, #0]
 8007824:	8812      	ldrh	r2, [r2, #0]
 8007826:	4013      	ands	r3, r2
 8007828:	b29a      	uxth	r2, r3
 800782a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800782c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007832:	1c9a      	adds	r2, r3, #2
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	225e      	movs	r2, #94	; 0x5e
 800783c:	5a9b      	ldrh	r3, [r3, r2]
 800783e:	b29b      	uxth	r3, r3
 8007840:	3b01      	subs	r3, #1
 8007842:	b299      	uxth	r1, r3
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	225e      	movs	r2, #94	; 0x5e
 8007848:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	225e      	movs	r2, #94	; 0x5e
 800784e:	5a9b      	ldrh	r3, [r3, r2]
 8007850:	b29b      	uxth	r3, r3
 8007852:	2b00      	cmp	r3, #0
 8007854:	d000      	beq.n	8007858 <UART_RxISR_16BIT+0x6c>
 8007856:	e0a1      	b.n	800799c <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007858:	f3ef 8310 	mrs	r3, PRIMASK
 800785c:	623b      	str	r3, [r7, #32]
  return(result);
 800785e:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007860:	647b      	str	r3, [r7, #68]	; 0x44
 8007862:	2301      	movs	r3, #1
 8007864:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007868:	f383 8810 	msr	PRIMASK, r3
}
 800786c:	46c0      	nop			; (mov r8, r8)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	681a      	ldr	r2, [r3, #0]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	494a      	ldr	r1, [pc, #296]	; (80079a4 <UART_RxISR_16BIT+0x1b8>)
 800787a:	400a      	ands	r2, r1
 800787c:	601a      	str	r2, [r3, #0]
 800787e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007880:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007884:	f383 8810 	msr	PRIMASK, r3
}
 8007888:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800788a:	f3ef 8310 	mrs	r3, PRIMASK
 800788e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8007890:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007892:	643b      	str	r3, [r7, #64]	; 0x40
 8007894:	2301      	movs	r3, #1
 8007896:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007898:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800789a:	f383 8810 	msr	PRIMASK, r3
}
 800789e:	46c0      	nop			; (mov r8, r8)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	689a      	ldr	r2, [r3, #8]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	2101      	movs	r1, #1
 80078ac:	438a      	bics	r2, r1
 80078ae:	609a      	str	r2, [r3, #8]
 80078b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078b2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078b6:	f383 8810 	msr	PRIMASK, r3
}
 80078ba:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	228c      	movs	r2, #140	; 0x8c
 80078c0:	2120      	movs	r1, #32
 80078c2:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2200      	movs	r2, #0
 80078c8:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2200      	movs	r2, #0
 80078ce:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4a34      	ldr	r2, [pc, #208]	; (80079a8 <UART_RxISR_16BIT+0x1bc>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d01f      	beq.n	800791a <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	685a      	ldr	r2, [r3, #4]
 80078e0:	2380      	movs	r3, #128	; 0x80
 80078e2:	041b      	lsls	r3, r3, #16
 80078e4:	4013      	ands	r3, r2
 80078e6:	d018      	beq.n	800791a <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80078e8:	f3ef 8310 	mrs	r3, PRIMASK
 80078ec:	617b      	str	r3, [r7, #20]
  return(result);
 80078ee:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80078f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80078f2:	2301      	movs	r3, #1
 80078f4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078f6:	69bb      	ldr	r3, [r7, #24]
 80078f8:	f383 8810 	msr	PRIMASK, r3
}
 80078fc:	46c0      	nop			; (mov r8, r8)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	681a      	ldr	r2, [r3, #0]
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4928      	ldr	r1, [pc, #160]	; (80079ac <UART_RxISR_16BIT+0x1c0>)
 800790a:	400a      	ands	r2, r1
 800790c:	601a      	str	r2, [r3, #0]
 800790e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007910:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007912:	69fb      	ldr	r3, [r7, #28]
 8007914:	f383 8810 	msr	PRIMASK, r3
}
 8007918:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800791e:	2b01      	cmp	r3, #1
 8007920:	d12f      	bne.n	8007982 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2200      	movs	r2, #0
 8007926:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007928:	f3ef 8310 	mrs	r3, PRIMASK
 800792c:	60bb      	str	r3, [r7, #8]
  return(result);
 800792e:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007930:	63bb      	str	r3, [r7, #56]	; 0x38
 8007932:	2301      	movs	r3, #1
 8007934:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	f383 8810 	msr	PRIMASK, r3
}
 800793c:	46c0      	nop			; (mov r8, r8)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	681a      	ldr	r2, [r3, #0]
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	2110      	movs	r1, #16
 800794a:	438a      	bics	r2, r1
 800794c:	601a      	str	r2, [r3, #0]
 800794e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007950:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	f383 8810 	msr	PRIMASK, r3
}
 8007958:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	69db      	ldr	r3, [r3, #28]
 8007960:	2210      	movs	r2, #16
 8007962:	4013      	ands	r3, r2
 8007964:	2b10      	cmp	r3, #16
 8007966:	d103      	bne.n	8007970 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	2210      	movs	r2, #16
 800796e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	225c      	movs	r2, #92	; 0x5c
 8007974:	5a9a      	ldrh	r2, [r3, r2]
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	0011      	movs	r1, r2
 800797a:	0018      	movs	r0, r3
 800797c:	f7fe ffee 	bl	800695c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007980:	e00c      	b.n	800799c <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	0018      	movs	r0, r3
 8007986:	f7f9 fe83 	bl	8001690 <HAL_UART_RxCpltCallback>
}
 800798a:	e007      	b.n	800799c <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	699a      	ldr	r2, [r3, #24]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	2108      	movs	r1, #8
 8007998:	430a      	orrs	r2, r1
 800799a:	619a      	str	r2, [r3, #24]
}
 800799c:	46c0      	nop			; (mov r8, r8)
 800799e:	46bd      	mov	sp, r7
 80079a0:	b014      	add	sp, #80	; 0x50
 80079a2:	bd80      	pop	{r7, pc}
 80079a4:	fffffedf 	.word	0xfffffedf
 80079a8:	40008000 	.word	0x40008000
 80079ac:	fbffffff 	.word	0xfbffffff

080079b0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b0a0      	sub	sp, #128	; 0x80
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80079b8:	237a      	movs	r3, #122	; 0x7a
 80079ba:	18fb      	adds	r3, r7, r3
 80079bc:	687a      	ldr	r2, [r7, #4]
 80079be:	2160      	movs	r1, #96	; 0x60
 80079c0:	5a52      	ldrh	r2, [r2, r1]
 80079c2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	69db      	ldr	r3, [r3, #28]
 80079ca:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	689b      	ldr	r3, [r3, #8]
 80079da:	673b      	str	r3, [r7, #112]	; 0x70

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	228c      	movs	r2, #140	; 0x8c
 80079e0:	589b      	ldr	r3, [r3, r2]
 80079e2:	2b22      	cmp	r3, #34	; 0x22
 80079e4:	d000      	beq.n	80079e8 <UART_RxISR_8BIT_FIFOEN+0x38>
 80079e6:	e16a      	b.n	8007cbe <UART_RxISR_8BIT_FIFOEN+0x30e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80079e8:	236e      	movs	r3, #110	; 0x6e
 80079ea:	18fb      	adds	r3, r7, r3
 80079ec:	687a      	ldr	r2, [r7, #4]
 80079ee:	2168      	movs	r1, #104	; 0x68
 80079f0:	5a52      	ldrh	r2, [r2, r1]
 80079f2:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80079f4:	e111      	b.n	8007c1a <UART_RxISR_8BIT_FIFOEN+0x26a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80079fc:	216c      	movs	r1, #108	; 0x6c
 80079fe:	187b      	adds	r3, r7, r1
 8007a00:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007a02:	187b      	adds	r3, r7, r1
 8007a04:	881b      	ldrh	r3, [r3, #0]
 8007a06:	b2da      	uxtb	r2, r3
 8007a08:	237a      	movs	r3, #122	; 0x7a
 8007a0a:	18fb      	adds	r3, r7, r3
 8007a0c:	881b      	ldrh	r3, [r3, #0]
 8007a0e:	b2d9      	uxtb	r1, r3
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a14:	400a      	ands	r2, r1
 8007a16:	b2d2      	uxtb	r2, r2
 8007a18:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a1e:	1c5a      	adds	r2, r3, #1
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	225e      	movs	r2, #94	; 0x5e
 8007a28:	5a9b      	ldrh	r3, [r3, r2]
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	b299      	uxth	r1, r3
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	225e      	movs	r2, #94	; 0x5e
 8007a34:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	69db      	ldr	r3, [r3, #28]
 8007a3c:	67fb      	str	r3, [r7, #124]	; 0x7c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007a3e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007a40:	2207      	movs	r2, #7
 8007a42:	4013      	ands	r3, r2
 8007a44:	d049      	beq.n	8007ada <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007a46:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007a48:	2201      	movs	r2, #1
 8007a4a:	4013      	ands	r3, r2
 8007a4c:	d010      	beq.n	8007a70 <UART_RxISR_8BIT_FIFOEN+0xc0>
 8007a4e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8007a50:	2380      	movs	r3, #128	; 0x80
 8007a52:	005b      	lsls	r3, r3, #1
 8007a54:	4013      	ands	r3, r2
 8007a56:	d00b      	beq.n	8007a70 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	2201      	movs	r2, #1
 8007a5e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2290      	movs	r2, #144	; 0x90
 8007a64:	589b      	ldr	r3, [r3, r2]
 8007a66:	2201      	movs	r2, #1
 8007a68:	431a      	orrs	r2, r3
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2190      	movs	r1, #144	; 0x90
 8007a6e:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a70:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007a72:	2202      	movs	r2, #2
 8007a74:	4013      	ands	r3, r2
 8007a76:	d00f      	beq.n	8007a98 <UART_RxISR_8BIT_FIFOEN+0xe8>
 8007a78:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	4013      	ands	r3, r2
 8007a7e:	d00b      	beq.n	8007a98 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	2202      	movs	r2, #2
 8007a86:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2290      	movs	r2, #144	; 0x90
 8007a8c:	589b      	ldr	r3, [r3, r2]
 8007a8e:	2204      	movs	r2, #4
 8007a90:	431a      	orrs	r2, r3
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2190      	movs	r1, #144	; 0x90
 8007a96:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a98:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007a9a:	2204      	movs	r2, #4
 8007a9c:	4013      	ands	r3, r2
 8007a9e:	d00f      	beq.n	8007ac0 <UART_RxISR_8BIT_FIFOEN+0x110>
 8007aa0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	4013      	ands	r3, r2
 8007aa6:	d00b      	beq.n	8007ac0 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	2204      	movs	r2, #4
 8007aae:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2290      	movs	r2, #144	; 0x90
 8007ab4:	589b      	ldr	r3, [r3, r2]
 8007ab6:	2202      	movs	r2, #2
 8007ab8:	431a      	orrs	r2, r3
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2190      	movs	r1, #144	; 0x90
 8007abe:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2290      	movs	r2, #144	; 0x90
 8007ac4:	589b      	ldr	r3, [r3, r2]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d007      	beq.n	8007ada <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	0018      	movs	r0, r3
 8007ace:	f7fe ff3d 	bl	800694c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2290      	movs	r2, #144	; 0x90
 8007ad6:	2100      	movs	r1, #0
 8007ad8:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	225e      	movs	r2, #94	; 0x5e
 8007ade:	5a9b      	ldrh	r3, [r3, r2]
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d000      	beq.n	8007ae8 <UART_RxISR_8BIT_FIFOEN+0x138>
 8007ae6:	e098      	b.n	8007c1a <UART_RxISR_8BIT_FIFOEN+0x26a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ae8:	f3ef 8310 	mrs	r3, PRIMASK
 8007aec:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8007aee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007af0:	66bb      	str	r3, [r7, #104]	; 0x68
 8007af2:	2301      	movs	r3, #1
 8007af4:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007af6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007af8:	f383 8810 	msr	PRIMASK, r3
}
 8007afc:	46c0      	nop			; (mov r8, r8)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	681a      	ldr	r2, [r3, #0]
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4973      	ldr	r1, [pc, #460]	; (8007cd8 <UART_RxISR_8BIT_FIFOEN+0x328>)
 8007b0a:	400a      	ands	r2, r1
 8007b0c:	601a      	str	r2, [r3, #0]
 8007b0e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007b10:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b14:	f383 8810 	msr	PRIMASK, r3
}
 8007b18:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b1a:	f3ef 8310 	mrs	r3, PRIMASK
 8007b1e:	647b      	str	r3, [r7, #68]	; 0x44
  return(result);
 8007b20:	6c7b      	ldr	r3, [r7, #68]	; 0x44

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007b22:	667b      	str	r3, [r7, #100]	; 0x64
 8007b24:	2301      	movs	r3, #1
 8007b26:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b2a:	f383 8810 	msr	PRIMASK, r3
}
 8007b2e:	46c0      	nop			; (mov r8, r8)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	689a      	ldr	r2, [r3, #8]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4968      	ldr	r1, [pc, #416]	; (8007cdc <UART_RxISR_8BIT_FIFOEN+0x32c>)
 8007b3c:	400a      	ands	r2, r1
 8007b3e:	609a      	str	r2, [r3, #8]
 8007b40:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b42:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b46:	f383 8810 	msr	PRIMASK, r3
}
 8007b4a:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	228c      	movs	r2, #140	; 0x8c
 8007b50:	2120      	movs	r1, #32
 8007b52:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2200      	movs	r2, #0
 8007b58:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	4a5e      	ldr	r2, [pc, #376]	; (8007ce0 <UART_RxISR_8BIT_FIFOEN+0x330>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d01f      	beq.n	8007baa <UART_RxISR_8BIT_FIFOEN+0x1fa>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	685a      	ldr	r2, [r3, #4]
 8007b70:	2380      	movs	r3, #128	; 0x80
 8007b72:	041b      	lsls	r3, r3, #16
 8007b74:	4013      	ands	r3, r2
 8007b76:	d018      	beq.n	8007baa <UART_RxISR_8BIT_FIFOEN+0x1fa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b78:	f3ef 8310 	mrs	r3, PRIMASK
 8007b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8007b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007b80:	663b      	str	r3, [r7, #96]	; 0x60
 8007b82:	2301      	movs	r3, #1
 8007b84:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b88:	f383 8810 	msr	PRIMASK, r3
}
 8007b8c:	46c0      	nop			; (mov r8, r8)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	681a      	ldr	r2, [r3, #0]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4952      	ldr	r1, [pc, #328]	; (8007ce4 <UART_RxISR_8BIT_FIFOEN+0x334>)
 8007b9a:	400a      	ands	r2, r1
 8007b9c:	601a      	str	r2, [r3, #0]
 8007b9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007ba0:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ba2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ba4:	f383 8810 	msr	PRIMASK, r3
}
 8007ba8:	46c0      	nop			; (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007bae:	2b01      	cmp	r3, #1
 8007bb0:	d12f      	bne.n	8007c12 <UART_RxISR_8BIT_FIFOEN+0x262>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007bb8:	f3ef 8310 	mrs	r3, PRIMASK
 8007bbc:	623b      	str	r3, [r7, #32]
  return(result);
 8007bbe:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bc0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc8:	f383 8810 	msr	PRIMASK, r3
}
 8007bcc:	46c0      	nop			; (mov r8, r8)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	2110      	movs	r1, #16
 8007bda:	438a      	bics	r2, r1
 8007bdc:	601a      	str	r2, [r3, #0]
 8007bde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007be0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007be4:	f383 8810 	msr	PRIMASK, r3
}
 8007be8:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	69db      	ldr	r3, [r3, #28]
 8007bf0:	2210      	movs	r2, #16
 8007bf2:	4013      	ands	r3, r2
 8007bf4:	2b10      	cmp	r3, #16
 8007bf6:	d103      	bne.n	8007c00 <UART_RxISR_8BIT_FIFOEN+0x250>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	2210      	movs	r2, #16
 8007bfe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	225c      	movs	r2, #92	; 0x5c
 8007c04:	5a9a      	ldrh	r2, [r3, r2]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	0011      	movs	r1, r2
 8007c0a:	0018      	movs	r0, r3
 8007c0c:	f7fe fea6 	bl	800695c <HAL_UARTEx_RxEventCallback>
 8007c10:	e003      	b.n	8007c1a <UART_RxISR_8BIT_FIFOEN+0x26a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	0018      	movs	r0, r3
 8007c16:	f7f9 fd3b 	bl	8001690 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007c1a:	236e      	movs	r3, #110	; 0x6e
 8007c1c:	18fb      	adds	r3, r7, r3
 8007c1e:	881b      	ldrh	r3, [r3, #0]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d004      	beq.n	8007c2e <UART_RxISR_8BIT_FIFOEN+0x27e>
 8007c24:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007c26:	2220      	movs	r2, #32
 8007c28:	4013      	ands	r3, r2
 8007c2a:	d000      	beq.n	8007c2e <UART_RxISR_8BIT_FIFOEN+0x27e>
 8007c2c:	e6e3      	b.n	80079f6 <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007c2e:	205a      	movs	r0, #90	; 0x5a
 8007c30:	183b      	adds	r3, r7, r0
 8007c32:	687a      	ldr	r2, [r7, #4]
 8007c34:	215e      	movs	r1, #94	; 0x5e
 8007c36:	5a52      	ldrh	r2, [r2, r1]
 8007c38:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007c3a:	0001      	movs	r1, r0
 8007c3c:	187b      	adds	r3, r7, r1
 8007c3e:	881b      	ldrh	r3, [r3, #0]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d044      	beq.n	8007cce <UART_RxISR_8BIT_FIFOEN+0x31e>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2268      	movs	r2, #104	; 0x68
 8007c48:	5a9b      	ldrh	r3, [r3, r2]
 8007c4a:	187a      	adds	r2, r7, r1
 8007c4c:	8812      	ldrh	r2, [r2, #0]
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d23d      	bcs.n	8007cce <UART_RxISR_8BIT_FIFOEN+0x31e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c52:	f3ef 8310 	mrs	r3, PRIMASK
 8007c56:	60bb      	str	r3, [r7, #8]
  return(result);
 8007c58:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007c5a:	657b      	str	r3, [r7, #84]	; 0x54
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	f383 8810 	msr	PRIMASK, r3
}
 8007c66:	46c0      	nop			; (mov r8, r8)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	689a      	ldr	r2, [r3, #8]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	491d      	ldr	r1, [pc, #116]	; (8007ce8 <UART_RxISR_8BIT_FIFOEN+0x338>)
 8007c74:	400a      	ands	r2, r1
 8007c76:	609a      	str	r2, [r3, #8]
 8007c78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007c7a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c7c:	693b      	ldr	r3, [r7, #16]
 8007c7e:	f383 8810 	msr	PRIMASK, r3
}
 8007c82:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	4a19      	ldr	r2, [pc, #100]	; (8007cec <UART_RxISR_8BIT_FIFOEN+0x33c>)
 8007c88:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c8a:	f3ef 8310 	mrs	r3, PRIMASK
 8007c8e:	617b      	str	r3, [r7, #20]
  return(result);
 8007c90:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007c92:	653b      	str	r3, [r7, #80]	; 0x50
 8007c94:	2301      	movs	r3, #1
 8007c96:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c98:	69bb      	ldr	r3, [r7, #24]
 8007c9a:	f383 8810 	msr	PRIMASK, r3
}
 8007c9e:	46c0      	nop			; (mov r8, r8)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	2120      	movs	r1, #32
 8007cac:	430a      	orrs	r2, r1
 8007cae:	601a      	str	r2, [r3, #0]
 8007cb0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007cb2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007cb4:	69fb      	ldr	r3, [r7, #28]
 8007cb6:	f383 8810 	msr	PRIMASK, r3
}
 8007cba:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007cbc:	e007      	b.n	8007cce <UART_RxISR_8BIT_FIFOEN+0x31e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	699a      	ldr	r2, [r3, #24]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	2108      	movs	r1, #8
 8007cca:	430a      	orrs	r2, r1
 8007ccc:	619a      	str	r2, [r3, #24]
}
 8007cce:	46c0      	nop			; (mov r8, r8)
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	b020      	add	sp, #128	; 0x80
 8007cd4:	bd80      	pop	{r7, pc}
 8007cd6:	46c0      	nop			; (mov r8, r8)
 8007cd8:	fffffeff 	.word	0xfffffeff
 8007cdc:	effffffe 	.word	0xeffffffe
 8007ce0:	40008000 	.word	0x40008000
 8007ce4:	fbffffff 	.word	0xfbffffff
 8007ce8:	efffffff 	.word	0xefffffff
 8007cec:	08007629 	.word	0x08007629

08007cf0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b0a2      	sub	sp, #136	; 0x88
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007cf8:	2382      	movs	r3, #130	; 0x82
 8007cfa:	18fb      	adds	r3, r7, r3
 8007cfc:	687a      	ldr	r2, [r7, #4]
 8007cfe:	2160      	movs	r1, #96	; 0x60
 8007d00:	5a52      	ldrh	r2, [r2, r1]
 8007d02:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	69db      	ldr	r3, [r3, #28]
 8007d0a:	2284      	movs	r2, #132	; 0x84
 8007d0c:	18ba      	adds	r2, r7, r2
 8007d0e:	6013      	str	r3, [r2, #0]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	689b      	ldr	r3, [r3, #8]
 8007d1e:	67bb      	str	r3, [r7, #120]	; 0x78

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	228c      	movs	r2, #140	; 0x8c
 8007d24:	589b      	ldr	r3, [r3, r2]
 8007d26:	2b22      	cmp	r3, #34	; 0x22
 8007d28:	d000      	beq.n	8007d2c <UART_RxISR_16BIT_FIFOEN+0x3c>
 8007d2a:	e174      	b.n	8008016 <UART_RxISR_16BIT_FIFOEN+0x326>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007d2c:	2376      	movs	r3, #118	; 0x76
 8007d2e:	18fb      	adds	r3, r7, r3
 8007d30:	687a      	ldr	r2, [r7, #4]
 8007d32:	2168      	movs	r1, #104	; 0x68
 8007d34:	5a52      	ldrh	r2, [r2, r1]
 8007d36:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007d38:	e119      	b.n	8007f6e <UART_RxISR_16BIT_FIFOEN+0x27e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d40:	2174      	movs	r1, #116	; 0x74
 8007d42:	187b      	adds	r3, r7, r1
 8007d44:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d4a:	673b      	str	r3, [r7, #112]	; 0x70
      *tmp = (uint16_t)(uhdata & uhMask);
 8007d4c:	187b      	adds	r3, r7, r1
 8007d4e:	2282      	movs	r2, #130	; 0x82
 8007d50:	18ba      	adds	r2, r7, r2
 8007d52:	881b      	ldrh	r3, [r3, #0]
 8007d54:	8812      	ldrh	r2, [r2, #0]
 8007d56:	4013      	ands	r3, r2
 8007d58:	b29a      	uxth	r2, r3
 8007d5a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007d5c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d62:	1c9a      	adds	r2, r3, #2
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	225e      	movs	r2, #94	; 0x5e
 8007d6c:	5a9b      	ldrh	r3, [r3, r2]
 8007d6e:	b29b      	uxth	r3, r3
 8007d70:	3b01      	subs	r3, #1
 8007d72:	b299      	uxth	r1, r3
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	225e      	movs	r2, #94	; 0x5e
 8007d78:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	69db      	ldr	r3, [r3, #28]
 8007d80:	2184      	movs	r1, #132	; 0x84
 8007d82:	187a      	adds	r2, r7, r1
 8007d84:	6013      	str	r3, [r2, #0]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007d86:	187b      	adds	r3, r7, r1
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	2207      	movs	r2, #7
 8007d8c:	4013      	ands	r3, r2
 8007d8e:	d04e      	beq.n	8007e2e <UART_RxISR_16BIT_FIFOEN+0x13e>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007d90:	187b      	adds	r3, r7, r1
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	2201      	movs	r2, #1
 8007d96:	4013      	ands	r3, r2
 8007d98:	d010      	beq.n	8007dbc <UART_RxISR_16BIT_FIFOEN+0xcc>
 8007d9a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8007d9c:	2380      	movs	r3, #128	; 0x80
 8007d9e:	005b      	lsls	r3, r3, #1
 8007da0:	4013      	ands	r3, r2
 8007da2:	d00b      	beq.n	8007dbc <UART_RxISR_16BIT_FIFOEN+0xcc>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	2201      	movs	r2, #1
 8007daa:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2290      	movs	r2, #144	; 0x90
 8007db0:	589b      	ldr	r3, [r3, r2]
 8007db2:	2201      	movs	r2, #1
 8007db4:	431a      	orrs	r2, r3
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2190      	movs	r1, #144	; 0x90
 8007dba:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007dbc:	2384      	movs	r3, #132	; 0x84
 8007dbe:	18fb      	adds	r3, r7, r3
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	2202      	movs	r2, #2
 8007dc4:	4013      	ands	r3, r2
 8007dc6:	d00f      	beq.n	8007de8 <UART_RxISR_16BIT_FIFOEN+0xf8>
 8007dc8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007dca:	2201      	movs	r2, #1
 8007dcc:	4013      	ands	r3, r2
 8007dce:	d00b      	beq.n	8007de8 <UART_RxISR_16BIT_FIFOEN+0xf8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	2202      	movs	r2, #2
 8007dd6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2290      	movs	r2, #144	; 0x90
 8007ddc:	589b      	ldr	r3, [r3, r2]
 8007dde:	2204      	movs	r2, #4
 8007de0:	431a      	orrs	r2, r3
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2190      	movs	r1, #144	; 0x90
 8007de6:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007de8:	2384      	movs	r3, #132	; 0x84
 8007dea:	18fb      	adds	r3, r7, r3
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	2204      	movs	r2, #4
 8007df0:	4013      	ands	r3, r2
 8007df2:	d00f      	beq.n	8007e14 <UART_RxISR_16BIT_FIFOEN+0x124>
 8007df4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007df6:	2201      	movs	r2, #1
 8007df8:	4013      	ands	r3, r2
 8007dfa:	d00b      	beq.n	8007e14 <UART_RxISR_16BIT_FIFOEN+0x124>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	2204      	movs	r2, #4
 8007e02:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2290      	movs	r2, #144	; 0x90
 8007e08:	589b      	ldr	r3, [r3, r2]
 8007e0a:	2202      	movs	r2, #2
 8007e0c:	431a      	orrs	r2, r3
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2190      	movs	r1, #144	; 0x90
 8007e12:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2290      	movs	r2, #144	; 0x90
 8007e18:	589b      	ldr	r3, [r3, r2]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d007      	beq.n	8007e2e <UART_RxISR_16BIT_FIFOEN+0x13e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	0018      	movs	r0, r3
 8007e22:	f7fe fd93 	bl	800694c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2290      	movs	r2, #144	; 0x90
 8007e2a:	2100      	movs	r1, #0
 8007e2c:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	225e      	movs	r2, #94	; 0x5e
 8007e32:	5a9b      	ldrh	r3, [r3, r2]
 8007e34:	b29b      	uxth	r3, r3
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d000      	beq.n	8007e3c <UART_RxISR_16BIT_FIFOEN+0x14c>
 8007e3a:	e098      	b.n	8007f6e <UART_RxISR_16BIT_FIFOEN+0x27e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e3c:	f3ef 8310 	mrs	r3, PRIMASK
 8007e40:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8007e42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e44:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007e46:	2301      	movs	r3, #1
 8007e48:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e4c:	f383 8810 	msr	PRIMASK, r3
}
 8007e50:	46c0      	nop			; (mov r8, r8)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	681a      	ldr	r2, [r3, #0]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4974      	ldr	r1, [pc, #464]	; (8008030 <UART_RxISR_16BIT_FIFOEN+0x340>)
 8007e5e:	400a      	ands	r2, r1
 8007e60:	601a      	str	r2, [r3, #0]
 8007e62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e64:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e68:	f383 8810 	msr	PRIMASK, r3
}
 8007e6c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e6e:	f3ef 8310 	mrs	r3, PRIMASK
 8007e72:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8007e74:	6cbb      	ldr	r3, [r7, #72]	; 0x48

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007e76:	66bb      	str	r3, [r7, #104]	; 0x68
 8007e78:	2301      	movs	r3, #1
 8007e7a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e7e:	f383 8810 	msr	PRIMASK, r3
}
 8007e82:	46c0      	nop			; (mov r8, r8)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	689a      	ldr	r2, [r3, #8]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4969      	ldr	r1, [pc, #420]	; (8008034 <UART_RxISR_16BIT_FIFOEN+0x344>)
 8007e90:	400a      	ands	r2, r1
 8007e92:	609a      	str	r2, [r3, #8]
 8007e94:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007e96:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e9a:	f383 8810 	msr	PRIMASK, r3
}
 8007e9e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	228c      	movs	r2, #140	; 0x8c
 8007ea4:	2120      	movs	r1, #32
 8007ea6:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a5f      	ldr	r2, [pc, #380]	; (8008038 <UART_RxISR_16BIT_FIFOEN+0x348>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d01f      	beq.n	8007efe <UART_RxISR_16BIT_FIFOEN+0x20e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	685a      	ldr	r2, [r3, #4]
 8007ec4:	2380      	movs	r3, #128	; 0x80
 8007ec6:	041b      	lsls	r3, r3, #16
 8007ec8:	4013      	ands	r3, r2
 8007eca:	d018      	beq.n	8007efe <UART_RxISR_16BIT_FIFOEN+0x20e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ecc:	f3ef 8310 	mrs	r3, PRIMASK
 8007ed0:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8007ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007ed4:	667b      	str	r3, [r7, #100]	; 0x64
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007eda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007edc:	f383 8810 	msr	PRIMASK, r3
}
 8007ee0:	46c0      	nop			; (mov r8, r8)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	681a      	ldr	r2, [r3, #0]
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	4953      	ldr	r1, [pc, #332]	; (800803c <UART_RxISR_16BIT_FIFOEN+0x34c>)
 8007eee:	400a      	ands	r2, r1
 8007ef0:	601a      	str	r2, [r3, #0]
 8007ef2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007ef4:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ef8:	f383 8810 	msr	PRIMASK, r3
}
 8007efc:	46c0      	nop			; (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f02:	2b01      	cmp	r3, #1
 8007f04:	d12f      	bne.n	8007f66 <UART_RxISR_16BIT_FIFOEN+0x276>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2200      	movs	r2, #0
 8007f0a:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f0c:	f3ef 8310 	mrs	r3, PRIMASK
 8007f10:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f14:	663b      	str	r3, [r7, #96]	; 0x60
 8007f16:	2301      	movs	r3, #1
 8007f18:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f1c:	f383 8810 	msr	PRIMASK, r3
}
 8007f20:	46c0      	nop			; (mov r8, r8)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	681a      	ldr	r2, [r3, #0]
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	2110      	movs	r1, #16
 8007f2e:	438a      	bics	r2, r1
 8007f30:	601a      	str	r2, [r3, #0]
 8007f32:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007f34:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f38:	f383 8810 	msr	PRIMASK, r3
}
 8007f3c:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	69db      	ldr	r3, [r3, #28]
 8007f44:	2210      	movs	r2, #16
 8007f46:	4013      	ands	r3, r2
 8007f48:	2b10      	cmp	r3, #16
 8007f4a:	d103      	bne.n	8007f54 <UART_RxISR_16BIT_FIFOEN+0x264>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	2210      	movs	r2, #16
 8007f52:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	225c      	movs	r2, #92	; 0x5c
 8007f58:	5a9a      	ldrh	r2, [r3, r2]
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	0011      	movs	r1, r2
 8007f5e:	0018      	movs	r0, r3
 8007f60:	f7fe fcfc 	bl	800695c <HAL_UARTEx_RxEventCallback>
 8007f64:	e003      	b.n	8007f6e <UART_RxISR_16BIT_FIFOEN+0x27e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	0018      	movs	r0, r3
 8007f6a:	f7f9 fb91 	bl	8001690 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007f6e:	2376      	movs	r3, #118	; 0x76
 8007f70:	18fb      	adds	r3, r7, r3
 8007f72:	881b      	ldrh	r3, [r3, #0]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d006      	beq.n	8007f86 <UART_RxISR_16BIT_FIFOEN+0x296>
 8007f78:	2384      	movs	r3, #132	; 0x84
 8007f7a:	18fb      	adds	r3, r7, r3
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	2220      	movs	r2, #32
 8007f80:	4013      	ands	r3, r2
 8007f82:	d000      	beq.n	8007f86 <UART_RxISR_16BIT_FIFOEN+0x296>
 8007f84:	e6d9      	b.n	8007d3a <UART_RxISR_16BIT_FIFOEN+0x4a>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007f86:	205e      	movs	r0, #94	; 0x5e
 8007f88:	183b      	adds	r3, r7, r0
 8007f8a:	687a      	ldr	r2, [r7, #4]
 8007f8c:	215e      	movs	r1, #94	; 0x5e
 8007f8e:	5a52      	ldrh	r2, [r2, r1]
 8007f90:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007f92:	0001      	movs	r1, r0
 8007f94:	187b      	adds	r3, r7, r1
 8007f96:	881b      	ldrh	r3, [r3, #0]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d044      	beq.n	8008026 <UART_RxISR_16BIT_FIFOEN+0x336>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2268      	movs	r2, #104	; 0x68
 8007fa0:	5a9b      	ldrh	r3, [r3, r2]
 8007fa2:	187a      	adds	r2, r7, r1
 8007fa4:	8812      	ldrh	r2, [r2, #0]
 8007fa6:	429a      	cmp	r2, r3
 8007fa8:	d23d      	bcs.n	8008026 <UART_RxISR_16BIT_FIFOEN+0x336>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007faa:	f3ef 8310 	mrs	r3, PRIMASK
 8007fae:	60fb      	str	r3, [r7, #12]
  return(result);
 8007fb0:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007fb2:	65bb      	str	r3, [r7, #88]	; 0x58
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	f383 8810 	msr	PRIMASK, r3
}
 8007fbe:	46c0      	nop			; (mov r8, r8)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	689a      	ldr	r2, [r3, #8]
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	491d      	ldr	r1, [pc, #116]	; (8008040 <UART_RxISR_16BIT_FIFOEN+0x350>)
 8007fcc:	400a      	ands	r2, r1
 8007fce:	609a      	str	r2, [r3, #8]
 8007fd0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007fd2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	f383 8810 	msr	PRIMASK, r3
}
 8007fda:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	4a19      	ldr	r2, [pc, #100]	; (8008044 <UART_RxISR_16BIT_FIFOEN+0x354>)
 8007fe0:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fe2:	f3ef 8310 	mrs	r3, PRIMASK
 8007fe6:	61bb      	str	r3, [r7, #24]
  return(result);
 8007fe8:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007fea:	657b      	str	r3, [r7, #84]	; 0x54
 8007fec:	2301      	movs	r3, #1
 8007fee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ff0:	69fb      	ldr	r3, [r7, #28]
 8007ff2:	f383 8810 	msr	PRIMASK, r3
}
 8007ff6:	46c0      	nop			; (mov r8, r8)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	681a      	ldr	r2, [r3, #0]
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	2120      	movs	r1, #32
 8008004:	430a      	orrs	r2, r1
 8008006:	601a      	str	r2, [r3, #0]
 8008008:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800800a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800800c:	6a3b      	ldr	r3, [r7, #32]
 800800e:	f383 8810 	msr	PRIMASK, r3
}
 8008012:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008014:	e007      	b.n	8008026 <UART_RxISR_16BIT_FIFOEN+0x336>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	699a      	ldr	r2, [r3, #24]
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	2108      	movs	r1, #8
 8008022:	430a      	orrs	r2, r1
 8008024:	619a      	str	r2, [r3, #24]
}
 8008026:	46c0      	nop			; (mov r8, r8)
 8008028:	46bd      	mov	sp, r7
 800802a:	b022      	add	sp, #136	; 0x88
 800802c:	bd80      	pop	{r7, pc}
 800802e:	46c0      	nop			; (mov r8, r8)
 8008030:	fffffeff 	.word	0xfffffeff
 8008034:	effffffe 	.word	0xeffffffe
 8008038:	40008000 	.word	0x40008000
 800803c:	fbffffff 	.word	0xfbffffff
 8008040:	efffffff 	.word	0xefffffff
 8008044:	080077ed 	.word	0x080077ed

08008048 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b082      	sub	sp, #8
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008050:	46c0      	nop			; (mov r8, r8)
 8008052:	46bd      	mov	sp, r7
 8008054:	b002      	add	sp, #8
 8008056:	bd80      	pop	{r7, pc}

08008058 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b082      	sub	sp, #8
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008060:	46c0      	nop			; (mov r8, r8)
 8008062:	46bd      	mov	sp, r7
 8008064:	b002      	add	sp, #8
 8008066:	bd80      	pop	{r7, pc}

08008068 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b082      	sub	sp, #8
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008070:	46c0      	nop			; (mov r8, r8)
 8008072:	46bd      	mov	sp, r7
 8008074:	b002      	add	sp, #8
 8008076:	bd80      	pop	{r7, pc}

08008078 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b084      	sub	sp, #16
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2284      	movs	r2, #132	; 0x84
 8008084:	5c9b      	ldrb	r3, [r3, r2]
 8008086:	2b01      	cmp	r3, #1
 8008088:	d101      	bne.n	800808e <HAL_UARTEx_DisableFifoMode+0x16>
 800808a:	2302      	movs	r3, #2
 800808c:	e027      	b.n	80080de <HAL_UARTEx_DisableFifoMode+0x66>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2284      	movs	r2, #132	; 0x84
 8008092:	2101      	movs	r1, #1
 8008094:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2288      	movs	r2, #136	; 0x88
 800809a:	2124      	movs	r1, #36	; 0x24
 800809c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	681a      	ldr	r2, [r3, #0]
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2101      	movs	r1, #1
 80080b2:	438a      	bics	r2, r1
 80080b4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	4a0b      	ldr	r2, [pc, #44]	; (80080e8 <HAL_UARTEx_DisableFifoMode+0x70>)
 80080ba:	4013      	ands	r3, r2
 80080bc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2200      	movs	r2, #0
 80080c2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	68fa      	ldr	r2, [r7, #12]
 80080ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2288      	movs	r2, #136	; 0x88
 80080d0:	2120      	movs	r1, #32
 80080d2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2284      	movs	r2, #132	; 0x84
 80080d8:	2100      	movs	r1, #0
 80080da:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80080dc:	2300      	movs	r3, #0
}
 80080de:	0018      	movs	r0, r3
 80080e0:	46bd      	mov	sp, r7
 80080e2:	b004      	add	sp, #16
 80080e4:	bd80      	pop	{r7, pc}
 80080e6:	46c0      	nop			; (mov r8, r8)
 80080e8:	dfffffff 	.word	0xdfffffff

080080ec <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b084      	sub	sp, #16
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
 80080f4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2284      	movs	r2, #132	; 0x84
 80080fa:	5c9b      	ldrb	r3, [r3, r2]
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	d101      	bne.n	8008104 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008100:	2302      	movs	r3, #2
 8008102:	e02e      	b.n	8008162 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2284      	movs	r2, #132	; 0x84
 8008108:	2101      	movs	r1, #1
 800810a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2288      	movs	r2, #136	; 0x88
 8008110:	2124      	movs	r1, #36	; 0x24
 8008112:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	681a      	ldr	r2, [r3, #0]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	2101      	movs	r1, #1
 8008128:	438a      	bics	r2, r1
 800812a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	689b      	ldr	r3, [r3, #8]
 8008132:	00db      	lsls	r3, r3, #3
 8008134:	08d9      	lsrs	r1, r3, #3
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	683a      	ldr	r2, [r7, #0]
 800813c:	430a      	orrs	r2, r1
 800813e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	0018      	movs	r0, r3
 8008144:	f000 f854 	bl	80081f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	68fa      	ldr	r2, [r7, #12]
 800814e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2288      	movs	r2, #136	; 0x88
 8008154:	2120      	movs	r1, #32
 8008156:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2284      	movs	r2, #132	; 0x84
 800815c:	2100      	movs	r1, #0
 800815e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008160:	2300      	movs	r3, #0
}
 8008162:	0018      	movs	r0, r3
 8008164:	46bd      	mov	sp, r7
 8008166:	b004      	add	sp, #16
 8008168:	bd80      	pop	{r7, pc}
	...

0800816c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b084      	sub	sp, #16
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
 8008174:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2284      	movs	r2, #132	; 0x84
 800817a:	5c9b      	ldrb	r3, [r3, r2]
 800817c:	2b01      	cmp	r3, #1
 800817e:	d101      	bne.n	8008184 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008180:	2302      	movs	r3, #2
 8008182:	e02f      	b.n	80081e4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2284      	movs	r2, #132	; 0x84
 8008188:	2101      	movs	r1, #1
 800818a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2288      	movs	r2, #136	; 0x88
 8008190:	2124      	movs	r1, #36	; 0x24
 8008192:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	681a      	ldr	r2, [r3, #0]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	2101      	movs	r1, #1
 80081a8:	438a      	bics	r2, r1
 80081aa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	689b      	ldr	r3, [r3, #8]
 80081b2:	4a0e      	ldr	r2, [pc, #56]	; (80081ec <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80081b4:	4013      	ands	r3, r2
 80081b6:	0019      	movs	r1, r3
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	683a      	ldr	r2, [r7, #0]
 80081be:	430a      	orrs	r2, r1
 80081c0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	0018      	movs	r0, r3
 80081c6:	f000 f813 	bl	80081f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	68fa      	ldr	r2, [r7, #12]
 80081d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2288      	movs	r2, #136	; 0x88
 80081d6:	2120      	movs	r1, #32
 80081d8:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2284      	movs	r2, #132	; 0x84
 80081de:	2100      	movs	r1, #0
 80081e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80081e2:	2300      	movs	r3, #0
}
 80081e4:	0018      	movs	r0, r3
 80081e6:	46bd      	mov	sp, r7
 80081e8:	b004      	add	sp, #16
 80081ea:	bd80      	pop	{r7, pc}
 80081ec:	f1ffffff 	.word	0xf1ffffff

080081f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80081f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081f2:	b085      	sub	sp, #20
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d108      	bne.n	8008212 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	226a      	movs	r2, #106	; 0x6a
 8008204:	2101      	movs	r1, #1
 8008206:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2268      	movs	r2, #104	; 0x68
 800820c:	2101      	movs	r1, #1
 800820e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008210:	e043      	b.n	800829a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008212:	260f      	movs	r6, #15
 8008214:	19bb      	adds	r3, r7, r6
 8008216:	2208      	movs	r2, #8
 8008218:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800821a:	200e      	movs	r0, #14
 800821c:	183b      	adds	r3, r7, r0
 800821e:	2208      	movs	r2, #8
 8008220:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	689b      	ldr	r3, [r3, #8]
 8008228:	0e5b      	lsrs	r3, r3, #25
 800822a:	b2da      	uxtb	r2, r3
 800822c:	240d      	movs	r4, #13
 800822e:	193b      	adds	r3, r7, r4
 8008230:	2107      	movs	r1, #7
 8008232:	400a      	ands	r2, r1
 8008234:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	689b      	ldr	r3, [r3, #8]
 800823c:	0f5b      	lsrs	r3, r3, #29
 800823e:	b2da      	uxtb	r2, r3
 8008240:	250c      	movs	r5, #12
 8008242:	197b      	adds	r3, r7, r5
 8008244:	2107      	movs	r1, #7
 8008246:	400a      	ands	r2, r1
 8008248:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800824a:	183b      	adds	r3, r7, r0
 800824c:	781b      	ldrb	r3, [r3, #0]
 800824e:	197a      	adds	r2, r7, r5
 8008250:	7812      	ldrb	r2, [r2, #0]
 8008252:	4914      	ldr	r1, [pc, #80]	; (80082a4 <UARTEx_SetNbDataToProcess+0xb4>)
 8008254:	5c8a      	ldrb	r2, [r1, r2]
 8008256:	435a      	muls	r2, r3
 8008258:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800825a:	197b      	adds	r3, r7, r5
 800825c:	781b      	ldrb	r3, [r3, #0]
 800825e:	4a12      	ldr	r2, [pc, #72]	; (80082a8 <UARTEx_SetNbDataToProcess+0xb8>)
 8008260:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008262:	0019      	movs	r1, r3
 8008264:	f7f7 fff4 	bl	8000250 <__divsi3>
 8008268:	0003      	movs	r3, r0
 800826a:	b299      	uxth	r1, r3
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	226a      	movs	r2, #106	; 0x6a
 8008270:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008272:	19bb      	adds	r3, r7, r6
 8008274:	781b      	ldrb	r3, [r3, #0]
 8008276:	193a      	adds	r2, r7, r4
 8008278:	7812      	ldrb	r2, [r2, #0]
 800827a:	490a      	ldr	r1, [pc, #40]	; (80082a4 <UARTEx_SetNbDataToProcess+0xb4>)
 800827c:	5c8a      	ldrb	r2, [r1, r2]
 800827e:	435a      	muls	r2, r3
 8008280:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8008282:	193b      	adds	r3, r7, r4
 8008284:	781b      	ldrb	r3, [r3, #0]
 8008286:	4a08      	ldr	r2, [pc, #32]	; (80082a8 <UARTEx_SetNbDataToProcess+0xb8>)
 8008288:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800828a:	0019      	movs	r1, r3
 800828c:	f7f7 ffe0 	bl	8000250 <__divsi3>
 8008290:	0003      	movs	r3, r0
 8008292:	b299      	uxth	r1, r3
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2268      	movs	r2, #104	; 0x68
 8008298:	5299      	strh	r1, [r3, r2]
}
 800829a:	46c0      	nop			; (mov r8, r8)
 800829c:	46bd      	mov	sp, r7
 800829e:	b005      	add	sp, #20
 80082a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082a2:	46c0      	nop			; (mov r8, r8)
 80082a4:	0800946c 	.word	0x0800946c
 80082a8:	08009474 	.word	0x08009474

080082ac <I2C_LCD_ExpanderWrite>:
static I2C_LCD_InfoParam_t I2C_LCD_InfoParam_g[I2C_LCD_MAX];

/*---------------------[STATIC INTERNAL FUNCTIONS]-----------------------*/

static void I2C_LCD_ExpanderWrite(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 80082ac:	b590      	push	{r4, r7, lr}
 80082ae:	b087      	sub	sp, #28
 80082b0:	af02      	add	r7, sp, #8
 80082b2:	0002      	movs	r2, r0
 80082b4:	1dfb      	adds	r3, r7, #7
 80082b6:	701a      	strb	r2, [r3, #0]
 80082b8:	1dbb      	adds	r3, r7, #6
 80082ba:	1c0a      	adds	r2, r1, #0
 80082bc:	701a      	strb	r2, [r3, #0]
    uint8_t TxData = (DATA) | I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].BacklightVal;
 80082be:	1dfb      	adds	r3, r7, #7
 80082c0:	781b      	ldrb	r3, [r3, #0]
 80082c2:	4a16      	ldr	r2, [pc, #88]	; (800831c <I2C_LCD_ExpanderWrite+0x70>)
 80082c4:	005b      	lsls	r3, r3, #1
 80082c6:	18d3      	adds	r3, r2, r3
 80082c8:	3301      	adds	r3, #1
 80082ca:	781a      	ldrb	r2, [r3, #0]
 80082cc:	1dbb      	adds	r3, r7, #6
 80082ce:	781b      	ldrb	r3, [r3, #0]
 80082d0:	4313      	orrs	r3, r2
 80082d2:	b2da      	uxtb	r2, r3
 80082d4:	240f      	movs	r4, #15
 80082d6:	193b      	adds	r3, r7, r4
 80082d8:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Master_Transmit(I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_Handle, (I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_Address<<1), &TxData, sizeof(TxData), 100);
 80082da:	1dfb      	adds	r3, r7, #7
 80082dc:	781a      	ldrb	r2, [r3, #0]
 80082de:	4910      	ldr	r1, [pc, #64]	; (8008320 <I2C_LCD_ExpanderWrite+0x74>)
 80082e0:	0013      	movs	r3, r2
 80082e2:	005b      	lsls	r3, r3, #1
 80082e4:	189b      	adds	r3, r3, r2
 80082e6:	009b      	lsls	r3, r3, #2
 80082e8:	18cb      	adds	r3, r1, r3
 80082ea:	3304      	adds	r3, #4
 80082ec:	6818      	ldr	r0, [r3, #0]
 80082ee:	1dfb      	adds	r3, r7, #7
 80082f0:	781a      	ldrb	r2, [r3, #0]
 80082f2:	490b      	ldr	r1, [pc, #44]	; (8008320 <I2C_LCD_ExpanderWrite+0x74>)
 80082f4:	0013      	movs	r3, r2
 80082f6:	005b      	lsls	r3, r3, #1
 80082f8:	189b      	adds	r3, r3, r2
 80082fa:	009b      	lsls	r3, r3, #2
 80082fc:	18cb      	adds	r3, r1, r3
 80082fe:	3308      	adds	r3, #8
 8008300:	781b      	ldrb	r3, [r3, #0]
 8008302:	b29b      	uxth	r3, r3
 8008304:	18db      	adds	r3, r3, r3
 8008306:	b299      	uxth	r1, r3
 8008308:	193a      	adds	r2, r7, r4
 800830a:	2364      	movs	r3, #100	; 0x64
 800830c:	9300      	str	r3, [sp, #0]
 800830e:	2301      	movs	r3, #1
 8008310:	f7fb f980 	bl	8003614 <HAL_I2C_Master_Transmit>
}
 8008314:	46c0      	nop			; (mov r8, r8)
 8008316:	46bd      	mov	sp, r7
 8008318:	b005      	add	sp, #20
 800831a:	bd90      	pop	{r4, r7, pc}
 800831c:	20000408 	.word	0x20000408
 8008320:	0800947c 	.word	0x0800947c

08008324 <I2C_LCD_EnPulse>:

static void I2C_LCD_EnPulse(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 8008324:	b590      	push	{r4, r7, lr}
 8008326:	b087      	sub	sp, #28
 8008328:	af00      	add	r7, sp, #0
 800832a:	0002      	movs	r2, r0
 800832c:	1dfb      	adds	r3, r7, #7
 800832e:	701a      	strb	r2, [r3, #0]
 8008330:	1dbb      	adds	r3, r7, #6
 8008332:	1c0a      	adds	r2, r1, #0
 8008334:	701a      	strb	r2, [r3, #0]
	I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, (DATA | EN)); // En high
 8008336:	1dbb      	adds	r3, r7, #6
 8008338:	781b      	ldrb	r3, [r3, #0]
 800833a:	2204      	movs	r2, #4
 800833c:	4313      	orrs	r3, r2
 800833e:	b2da      	uxtb	r2, r3
 8008340:	1dfb      	adds	r3, r7, #7
 8008342:	781b      	ldrb	r3, [r3, #0]
 8008344:	0011      	movs	r1, r2
 8008346:	0018      	movs	r0, r3
 8008348:	f7ff ffb0 	bl	80082ac <I2C_LCD_ExpanderWrite>
	DELAY_US(2); // enable pulse must be >450ns
 800834c:	4b25      	ldr	r3, [pc, #148]	; (80083e4 <I2C_LCD_EnPulse+0xc0>)
 800834e:	689b      	ldr	r3, [r3, #8]
 8008350:	617b      	str	r3, [r7, #20]
 8008352:	4b25      	ldr	r3, [pc, #148]	; (80083e8 <I2C_LCD_EnPulse+0xc4>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4925      	ldr	r1, [pc, #148]	; (80083ec <I2C_LCD_EnPulse+0xc8>)
 8008358:	0018      	movs	r0, r3
 800835a:	f7f7 feef 	bl	800013c <__udivsi3>
 800835e:	0003      	movs	r3, r0
 8008360:	005c      	lsls	r4, r3, #1
 8008362:	4b21      	ldr	r3, [pc, #132]	; (80083e8 <I2C_LCD_EnPulse+0xc4>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4921      	ldr	r1, [pc, #132]	; (80083ec <I2C_LCD_EnPulse+0xc8>)
 8008368:	0018      	movs	r0, r3
 800836a:	f7f7 fee7 	bl	800013c <__udivsi3>
 800836e:	0003      	movs	r3, r0
 8008370:	085b      	lsrs	r3, r3, #1
 8008372:	1ae3      	subs	r3, r4, r3
 8008374:	613b      	str	r3, [r7, #16]
 8008376:	4b1b      	ldr	r3, [pc, #108]	; (80083e4 <I2C_LCD_EnPulse+0xc0>)
 8008378:	689b      	ldr	r3, [r3, #8]
 800837a:	697a      	ldr	r2, [r7, #20]
 800837c:	1ad3      	subs	r3, r2, r3
 800837e:	693a      	ldr	r2, [r7, #16]
 8008380:	429a      	cmp	r2, r3
 8008382:	d8f8      	bhi.n	8008376 <I2C_LCD_EnPulse+0x52>

    I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, (DATA & ~EN)); // En low
 8008384:	1dbb      	adds	r3, r7, #6
 8008386:	781b      	ldrb	r3, [r3, #0]
 8008388:	2204      	movs	r2, #4
 800838a:	4393      	bics	r3, r2
 800838c:	b2da      	uxtb	r2, r3
 800838e:	1dfb      	adds	r3, r7, #7
 8008390:	781b      	ldrb	r3, [r3, #0]
 8008392:	0011      	movs	r1, r2
 8008394:	0018      	movs	r0, r3
 8008396:	f7ff ff89 	bl	80082ac <I2C_LCD_ExpanderWrite>
    DELAY_US(50); // commands need > 37us to settle
 800839a:	4b12      	ldr	r3, [pc, #72]	; (80083e4 <I2C_LCD_EnPulse+0xc0>)
 800839c:	689b      	ldr	r3, [r3, #8]
 800839e:	60fb      	str	r3, [r7, #12]
 80083a0:	4b11      	ldr	r3, [pc, #68]	; (80083e8 <I2C_LCD_EnPulse+0xc4>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4911      	ldr	r1, [pc, #68]	; (80083ec <I2C_LCD_EnPulse+0xc8>)
 80083a6:	0018      	movs	r0, r3
 80083a8:	f7f7 fec8 	bl	800013c <__udivsi3>
 80083ac:	0003      	movs	r3, r0
 80083ae:	001a      	movs	r2, r3
 80083b0:	2332      	movs	r3, #50	; 0x32
 80083b2:	4353      	muls	r3, r2
 80083b4:	001c      	movs	r4, r3
 80083b6:	4b0c      	ldr	r3, [pc, #48]	; (80083e8 <I2C_LCD_EnPulse+0xc4>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	490c      	ldr	r1, [pc, #48]	; (80083ec <I2C_LCD_EnPulse+0xc8>)
 80083bc:	0018      	movs	r0, r3
 80083be:	f7f7 febd 	bl	800013c <__udivsi3>
 80083c2:	0003      	movs	r3, r0
 80083c4:	085b      	lsrs	r3, r3, #1
 80083c6:	1ae3      	subs	r3, r4, r3
 80083c8:	60bb      	str	r3, [r7, #8]
 80083ca:	4b06      	ldr	r3, [pc, #24]	; (80083e4 <I2C_LCD_EnPulse+0xc0>)
 80083cc:	689b      	ldr	r3, [r3, #8]
 80083ce:	68fa      	ldr	r2, [r7, #12]
 80083d0:	1ad3      	subs	r3, r2, r3
 80083d2:	68ba      	ldr	r2, [r7, #8]
 80083d4:	429a      	cmp	r2, r3
 80083d6:	d8f8      	bhi.n	80083ca <I2C_LCD_EnPulse+0xa6>
}
 80083d8:	46c0      	nop			; (mov r8, r8)
 80083da:	46c0      	nop			; (mov r8, r8)
 80083dc:	46bd      	mov	sp, r7
 80083de:	b007      	add	sp, #28
 80083e0:	bd90      	pop	{r4, r7, pc}
 80083e2:	46c0      	nop			; (mov r8, r8)
 80083e4:	e000e010 	.word	0xe000e010
 80083e8:	20000010 	.word	0x20000010
 80083ec:	000f4240 	.word	0x000f4240

080083f0 <I2C_LCD_Write4Bits>:

static void I2C_LCD_Write4Bits(uint8_t I2C_LCD_InstanceIndex, uint8_t Val)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b082      	sub	sp, #8
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	0002      	movs	r2, r0
 80083f8:	1dfb      	adds	r3, r7, #7
 80083fa:	701a      	strb	r2, [r3, #0]
 80083fc:	1dbb      	adds	r3, r7, #6
 80083fe:	1c0a      	adds	r2, r1, #0
 8008400:	701a      	strb	r2, [r3, #0]
	I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, Val);
 8008402:	1dbb      	adds	r3, r7, #6
 8008404:	781a      	ldrb	r2, [r3, #0]
 8008406:	1dfb      	adds	r3, r7, #7
 8008408:	781b      	ldrb	r3, [r3, #0]
 800840a:	0011      	movs	r1, r2
 800840c:	0018      	movs	r0, r3
 800840e:	f7ff ff4d 	bl	80082ac <I2C_LCD_ExpanderWrite>
	I2C_LCD_EnPulse(I2C_LCD_InstanceIndex, Val);
 8008412:	1dbb      	adds	r3, r7, #6
 8008414:	781a      	ldrb	r2, [r3, #0]
 8008416:	1dfb      	adds	r3, r7, #7
 8008418:	781b      	ldrb	r3, [r3, #0]
 800841a:	0011      	movs	r1, r2
 800841c:	0018      	movs	r0, r3
 800841e:	f7ff ff81 	bl	8008324 <I2C_LCD_EnPulse>
}
 8008422:	46c0      	nop			; (mov r8, r8)
 8008424:	46bd      	mov	sp, r7
 8008426:	b002      	add	sp, #8
 8008428:	bd80      	pop	{r7, pc}

0800842a <I2C_LCD_Send>:

static void I2C_LCD_Send(uint8_t I2C_LCD_InstanceIndex, uint8_t Val, uint8_t Mode)
{
 800842a:	b590      	push	{r4, r7, lr}
 800842c:	b085      	sub	sp, #20
 800842e:	af00      	add	r7, sp, #0
 8008430:	0004      	movs	r4, r0
 8008432:	0008      	movs	r0, r1
 8008434:	0011      	movs	r1, r2
 8008436:	1dfb      	adds	r3, r7, #7
 8008438:	1c22      	adds	r2, r4, #0
 800843a:	701a      	strb	r2, [r3, #0]
 800843c:	1dbb      	adds	r3, r7, #6
 800843e:	1c02      	adds	r2, r0, #0
 8008440:	701a      	strb	r2, [r3, #0]
 8008442:	1d7b      	adds	r3, r7, #5
 8008444:	1c0a      	adds	r2, r1, #0
 8008446:	701a      	strb	r2, [r3, #0]
    uint8_t HighNib = Val & 0xF0;
 8008448:	200f      	movs	r0, #15
 800844a:	183b      	adds	r3, r7, r0
 800844c:	1dba      	adds	r2, r7, #6
 800844e:	7812      	ldrb	r2, [r2, #0]
 8008450:	210f      	movs	r1, #15
 8008452:	438a      	bics	r2, r1
 8008454:	701a      	strb	r2, [r3, #0]
    uint8_t LowNib = (Val << 4) & 0xF0;
 8008456:	1dbb      	adds	r3, r7, #6
 8008458:	781b      	ldrb	r3, [r3, #0]
 800845a:	011a      	lsls	r2, r3, #4
 800845c:	240e      	movs	r4, #14
 800845e:	193b      	adds	r3, r7, r4
 8008460:	701a      	strb	r2, [r3, #0]
    I2C_LCD_Write4Bits(I2C_LCD_InstanceIndex, (HighNib) | Mode);
 8008462:	183a      	adds	r2, r7, r0
 8008464:	1d7b      	adds	r3, r7, #5
 8008466:	7812      	ldrb	r2, [r2, #0]
 8008468:	781b      	ldrb	r3, [r3, #0]
 800846a:	4313      	orrs	r3, r2
 800846c:	b2da      	uxtb	r2, r3
 800846e:	1dfb      	adds	r3, r7, #7
 8008470:	781b      	ldrb	r3, [r3, #0]
 8008472:	0011      	movs	r1, r2
 8008474:	0018      	movs	r0, r3
 8008476:	f7ff ffbb 	bl	80083f0 <I2C_LCD_Write4Bits>
    I2C_LCD_Write4Bits(I2C_LCD_InstanceIndex, (LowNib) | Mode);
 800847a:	193a      	adds	r2, r7, r4
 800847c:	1d7b      	adds	r3, r7, #5
 800847e:	7812      	ldrb	r2, [r2, #0]
 8008480:	781b      	ldrb	r3, [r3, #0]
 8008482:	4313      	orrs	r3, r2
 8008484:	b2da      	uxtb	r2, r3
 8008486:	1dfb      	adds	r3, r7, #7
 8008488:	781b      	ldrb	r3, [r3, #0]
 800848a:	0011      	movs	r1, r2
 800848c:	0018      	movs	r0, r3
 800848e:	f7ff ffaf 	bl	80083f0 <I2C_LCD_Write4Bits>
}
 8008492:	46c0      	nop			; (mov r8, r8)
 8008494:	46bd      	mov	sp, r7
 8008496:	b005      	add	sp, #20
 8008498:	bd90      	pop	{r4, r7, pc}

0800849a <I2C_LCD_Cmd>:

static void I2C_LCD_Cmd(uint8_t I2C_LCD_InstanceIndex, uint8_t CMD)
{
 800849a:	b580      	push	{r7, lr}
 800849c:	b082      	sub	sp, #8
 800849e:	af00      	add	r7, sp, #0
 80084a0:	0002      	movs	r2, r0
 80084a2:	1dfb      	adds	r3, r7, #7
 80084a4:	701a      	strb	r2, [r3, #0]
 80084a6:	1dbb      	adds	r3, r7, #6
 80084a8:	1c0a      	adds	r2, r1, #0
 80084aa:	701a      	strb	r2, [r3, #0]
	I2C_LCD_Send(I2C_LCD_InstanceIndex, CMD, 0);
 80084ac:	1dbb      	adds	r3, r7, #6
 80084ae:	7819      	ldrb	r1, [r3, #0]
 80084b0:	1dfb      	adds	r3, r7, #7
 80084b2:	781b      	ldrb	r3, [r3, #0]
 80084b4:	2200      	movs	r2, #0
 80084b6:	0018      	movs	r0, r3
 80084b8:	f7ff ffb7 	bl	800842a <I2C_LCD_Send>
}
 80084bc:	46c0      	nop			; (mov r8, r8)
 80084be:	46bd      	mov	sp, r7
 80084c0:	b002      	add	sp, #8
 80084c2:	bd80      	pop	{r7, pc}

080084c4 <I2C_LCD_Data>:

static void I2C_LCD_Data(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b082      	sub	sp, #8
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	0002      	movs	r2, r0
 80084cc:	1dfb      	adds	r3, r7, #7
 80084ce:	701a      	strb	r2, [r3, #0]
 80084d0:	1dbb      	adds	r3, r7, #6
 80084d2:	1c0a      	adds	r2, r1, #0
 80084d4:	701a      	strb	r2, [r3, #0]
	I2C_LCD_Send(I2C_LCD_InstanceIndex, DATA, 1);
 80084d6:	1dbb      	adds	r3, r7, #6
 80084d8:	7819      	ldrb	r1, [r3, #0]
 80084da:	1dfb      	adds	r3, r7, #7
 80084dc:	781b      	ldrb	r3, [r3, #0]
 80084de:	2201      	movs	r2, #1
 80084e0:	0018      	movs	r0, r3
 80084e2:	f7ff ffa2 	bl	800842a <I2C_LCD_Send>
}
 80084e6:	46c0      	nop			; (mov r8, r8)
 80084e8:	46bd      	mov	sp, r7
 80084ea:	b002      	add	sp, #8
 80084ec:	bd80      	pop	{r7, pc}
	...

080084f0 <I2C_LCD_Init>:
//=========================================================================================================================

/*-----------------------[USER EXTERNAL FUNCTIONS]-----------------------*/

void I2C_LCD_Init(uint8_t I2C_LCD_InstanceIndex)
{
 80084f0:	b590      	push	{r4, r7, lr}
 80084f2:	b08b      	sub	sp, #44	; 0x2c
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	0002      	movs	r2, r0
 80084f8:	1dfb      	adds	r3, r7, #7
 80084fa:	701a      	strb	r2, [r3, #0]
	// According To Datasheet, We Must Wait At Least 40ms After Power Up Before Interacting With The LCD Module
	while(HAL_GetTick() < 50);
 80084fc:	46c0      	nop			; (mov r8, r8)
 80084fe:	f7f9 fce5 	bl	8001ecc <HAL_GetTick>
 8008502:	0003      	movs	r3, r0
 8008504:	2b31      	cmp	r3, #49	; 0x31
 8008506:	d9fa      	bls.n	80084fe <I2C_LCD_Init+0xe>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 8008508:	1dfb      	adds	r3, r7, #7
 800850a:	781b      	ldrb	r3, [r3, #0]
 800850c:	2130      	movs	r1, #48	; 0x30
 800850e:	0018      	movs	r0, r3
 8008510:	f7ff ffc3 	bl	800849a <I2C_LCD_Cmd>
    DELAY_MS(5);  // Delay > 4.1ms
 8008514:	2300      	movs	r3, #0
 8008516:	627b      	str	r3, [r7, #36]	; 0x24
 8008518:	e025      	b.n	8008566 <I2C_LCD_Init+0x76>
 800851a:	4b57      	ldr	r3, [pc, #348]	; (8008678 <I2C_LCD_Init+0x188>)
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	60fb      	str	r3, [r7, #12]
 8008520:	4b56      	ldr	r3, [pc, #344]	; (800867c <I2C_LCD_Init+0x18c>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	4956      	ldr	r1, [pc, #344]	; (8008680 <I2C_LCD_Init+0x190>)
 8008526:	0018      	movs	r0, r3
 8008528:	f7f7 fe08 	bl	800013c <__udivsi3>
 800852c:	0003      	movs	r3, r0
 800852e:	001a      	movs	r2, r3
 8008530:	0013      	movs	r3, r2
 8008532:	015b      	lsls	r3, r3, #5
 8008534:	1a9b      	subs	r3, r3, r2
 8008536:	009b      	lsls	r3, r3, #2
 8008538:	189b      	adds	r3, r3, r2
 800853a:	00db      	lsls	r3, r3, #3
 800853c:	001c      	movs	r4, r3
 800853e:	4b4f      	ldr	r3, [pc, #316]	; (800867c <I2C_LCD_Init+0x18c>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	494f      	ldr	r1, [pc, #316]	; (8008680 <I2C_LCD_Init+0x190>)
 8008544:	0018      	movs	r0, r3
 8008546:	f7f7 fdf9 	bl	800013c <__udivsi3>
 800854a:	0003      	movs	r3, r0
 800854c:	085b      	lsrs	r3, r3, #1
 800854e:	1ae3      	subs	r3, r4, r3
 8008550:	60bb      	str	r3, [r7, #8]
 8008552:	4b49      	ldr	r3, [pc, #292]	; (8008678 <I2C_LCD_Init+0x188>)
 8008554:	689b      	ldr	r3, [r3, #8]
 8008556:	68fa      	ldr	r2, [r7, #12]
 8008558:	1ad3      	subs	r3, r2, r3
 800855a:	68ba      	ldr	r2, [r7, #8]
 800855c:	429a      	cmp	r2, r3
 800855e:	d8f8      	bhi.n	8008552 <I2C_LCD_Init+0x62>
 8008560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008562:	3301      	adds	r3, #1
 8008564:	627b      	str	r3, [r7, #36]	; 0x24
 8008566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008568:	2b04      	cmp	r3, #4
 800856a:	d9d6      	bls.n	800851a <I2C_LCD_Init+0x2a>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 800856c:	1dfb      	adds	r3, r7, #7
 800856e:	781b      	ldrb	r3, [r3, #0]
 8008570:	2130      	movs	r1, #48	; 0x30
 8008572:	0018      	movs	r0, r3
 8008574:	f7ff ff91 	bl	800849a <I2C_LCD_Cmd>
    DELAY_MS(5);  // Delay > 4.1ms
 8008578:	2300      	movs	r3, #0
 800857a:	623b      	str	r3, [r7, #32]
 800857c:	e025      	b.n	80085ca <I2C_LCD_Init+0xda>
 800857e:	4b3e      	ldr	r3, [pc, #248]	; (8008678 <I2C_LCD_Init+0x188>)
 8008580:	689b      	ldr	r3, [r3, #8]
 8008582:	617b      	str	r3, [r7, #20]
 8008584:	4b3d      	ldr	r3, [pc, #244]	; (800867c <I2C_LCD_Init+0x18c>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	493d      	ldr	r1, [pc, #244]	; (8008680 <I2C_LCD_Init+0x190>)
 800858a:	0018      	movs	r0, r3
 800858c:	f7f7 fdd6 	bl	800013c <__udivsi3>
 8008590:	0003      	movs	r3, r0
 8008592:	001a      	movs	r2, r3
 8008594:	0013      	movs	r3, r2
 8008596:	015b      	lsls	r3, r3, #5
 8008598:	1a9b      	subs	r3, r3, r2
 800859a:	009b      	lsls	r3, r3, #2
 800859c:	189b      	adds	r3, r3, r2
 800859e:	00db      	lsls	r3, r3, #3
 80085a0:	001c      	movs	r4, r3
 80085a2:	4b36      	ldr	r3, [pc, #216]	; (800867c <I2C_LCD_Init+0x18c>)
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	4936      	ldr	r1, [pc, #216]	; (8008680 <I2C_LCD_Init+0x190>)
 80085a8:	0018      	movs	r0, r3
 80085aa:	f7f7 fdc7 	bl	800013c <__udivsi3>
 80085ae:	0003      	movs	r3, r0
 80085b0:	085b      	lsrs	r3, r3, #1
 80085b2:	1ae3      	subs	r3, r4, r3
 80085b4:	613b      	str	r3, [r7, #16]
 80085b6:	4b30      	ldr	r3, [pc, #192]	; (8008678 <I2C_LCD_Init+0x188>)
 80085b8:	689b      	ldr	r3, [r3, #8]
 80085ba:	697a      	ldr	r2, [r7, #20]
 80085bc:	1ad3      	subs	r3, r2, r3
 80085be:	693a      	ldr	r2, [r7, #16]
 80085c0:	429a      	cmp	r2, r3
 80085c2:	d8f8      	bhi.n	80085b6 <I2C_LCD_Init+0xc6>
 80085c4:	6a3b      	ldr	r3, [r7, #32]
 80085c6:	3301      	adds	r3, #1
 80085c8:	623b      	str	r3, [r7, #32]
 80085ca:	6a3b      	ldr	r3, [r7, #32]
 80085cc:	2b04      	cmp	r3, #4
 80085ce:	d9d6      	bls.n	800857e <I2C_LCD_Init+0x8e>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 80085d0:	1dfb      	adds	r3, r7, #7
 80085d2:	781b      	ldrb	r3, [r3, #0]
 80085d4:	2130      	movs	r1, #48	; 0x30
 80085d6:	0018      	movs	r0, r3
 80085d8:	f7ff ff5f 	bl	800849a <I2C_LCD_Cmd>
    DELAY_US(150);  // Delay > 100s
 80085dc:	4b26      	ldr	r3, [pc, #152]	; (8008678 <I2C_LCD_Init+0x188>)
 80085de:	689b      	ldr	r3, [r3, #8]
 80085e0:	61fb      	str	r3, [r7, #28]
 80085e2:	4b26      	ldr	r3, [pc, #152]	; (800867c <I2C_LCD_Init+0x18c>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	4926      	ldr	r1, [pc, #152]	; (8008680 <I2C_LCD_Init+0x190>)
 80085e8:	0018      	movs	r0, r3
 80085ea:	f7f7 fda7 	bl	800013c <__udivsi3>
 80085ee:	0003      	movs	r3, r0
 80085f0:	001a      	movs	r2, r3
 80085f2:	2396      	movs	r3, #150	; 0x96
 80085f4:	4353      	muls	r3, r2
 80085f6:	001c      	movs	r4, r3
 80085f8:	4b20      	ldr	r3, [pc, #128]	; (800867c <I2C_LCD_Init+0x18c>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4920      	ldr	r1, [pc, #128]	; (8008680 <I2C_LCD_Init+0x190>)
 80085fe:	0018      	movs	r0, r3
 8008600:	f7f7 fd9c 	bl	800013c <__udivsi3>
 8008604:	0003      	movs	r3, r0
 8008606:	085b      	lsrs	r3, r3, #1
 8008608:	1ae3      	subs	r3, r4, r3
 800860a:	61bb      	str	r3, [r7, #24]
 800860c:	4b1a      	ldr	r3, [pc, #104]	; (8008678 <I2C_LCD_Init+0x188>)
 800860e:	689b      	ldr	r3, [r3, #8]
 8008610:	69fa      	ldr	r2, [r7, #28]
 8008612:	1ad3      	subs	r3, r2, r3
 8008614:	69ba      	ldr	r2, [r7, #24]
 8008616:	429a      	cmp	r2, r3
 8008618:	d8f8      	bhi.n	800860c <I2C_LCD_Init+0x11c>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x02);
 800861a:	1dfb      	adds	r3, r7, #7
 800861c:	781b      	ldrb	r3, [r3, #0]
 800861e:	2102      	movs	r1, #2
 8008620:	0018      	movs	r0, r3
 8008622:	f7ff ff3a 	bl	800849a <I2C_LCD_Cmd>
    // Configure the LCD
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_FUNCTIONSET | LCD_4BITMODE | LCD_2LINE | LCD_5x8DOTS);
 8008626:	1dfb      	adds	r3, r7, #7
 8008628:	781b      	ldrb	r3, [r3, #0]
 800862a:	2128      	movs	r1, #40	; 0x28
 800862c:	0018      	movs	r0, r3
 800862e:	f7ff ff34 	bl	800849a <I2C_LCD_Cmd>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_DISPLAYCONTROL | LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF);
 8008632:	1dfb      	adds	r3, r7, #7
 8008634:	781b      	ldrb	r3, [r3, #0]
 8008636:	210c      	movs	r1, #12
 8008638:	0018      	movs	r0, r3
 800863a:	f7ff ff2e 	bl	800849a <I2C_LCD_Cmd>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_ENTRYMODESET | LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT);
 800863e:	1dfb      	adds	r3, r7, #7
 8008640:	781b      	ldrb	r3, [r3, #0]
 8008642:	2106      	movs	r1, #6
 8008644:	0018      	movs	r0, r3
 8008646:	f7ff ff28 	bl	800849a <I2C_LCD_Cmd>
    I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].DisplayCtrl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 800864a:	1dfb      	adds	r3, r7, #7
 800864c:	781a      	ldrb	r2, [r3, #0]
 800864e:	4b0d      	ldr	r3, [pc, #52]	; (8008684 <I2C_LCD_Init+0x194>)
 8008650:	0052      	lsls	r2, r2, #1
 8008652:	2104      	movs	r1, #4
 8008654:	54d1      	strb	r1, [r2, r3]
    I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].BacklightVal = LCD_BACKLIGHT;
 8008656:	1dfb      	adds	r3, r7, #7
 8008658:	781b      	ldrb	r3, [r3, #0]
 800865a:	4a0a      	ldr	r2, [pc, #40]	; (8008684 <I2C_LCD_Init+0x194>)
 800865c:	005b      	lsls	r3, r3, #1
 800865e:	18d3      	adds	r3, r2, r3
 8008660:	3301      	adds	r3, #1
 8008662:	2208      	movs	r2, #8
 8008664:	701a      	strb	r2, [r3, #0]
    // Clear the LCD
    I2C_LCD_Clear(I2C_LCD_InstanceIndex);
 8008666:	1dfb      	adds	r3, r7, #7
 8008668:	781b      	ldrb	r3, [r3, #0]
 800866a:	0018      	movs	r0, r3
 800866c:	f000 f80c 	bl	8008688 <I2C_LCD_Clear>
}
 8008670:	46c0      	nop			; (mov r8, r8)
 8008672:	46bd      	mov	sp, r7
 8008674:	b00b      	add	sp, #44	; 0x2c
 8008676:	bd90      	pop	{r4, r7, pc}
 8008678:	e000e010 	.word	0xe000e010
 800867c:	20000010 	.word	0x20000010
 8008680:	000f4240 	.word	0x000f4240
 8008684:	20000408 	.word	0x20000408

08008688 <I2C_LCD_Clear>:

void I2C_LCD_Clear(uint8_t I2C_LCD_InstanceIndex)
{
 8008688:	b590      	push	{r4, r7, lr}
 800868a:	b087      	sub	sp, #28
 800868c:	af00      	add	r7, sp, #0
 800868e:	0002      	movs	r2, r0
 8008690:	1dfb      	adds	r3, r7, #7
 8008692:	701a      	strb	r2, [r3, #0]
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_CLEARDISPLAY);
 8008694:	1dfb      	adds	r3, r7, #7
 8008696:	781b      	ldrb	r3, [r3, #0]
 8008698:	2101      	movs	r1, #1
 800869a:	0018      	movs	r0, r3
 800869c:	f7ff fefd 	bl	800849a <I2C_LCD_Cmd>
    DELAY_MS(2);
 80086a0:	2300      	movs	r3, #0
 80086a2:	617b      	str	r3, [r7, #20]
 80086a4:	e025      	b.n	80086f2 <I2C_LCD_Clear+0x6a>
 80086a6:	4b17      	ldr	r3, [pc, #92]	; (8008704 <I2C_LCD_Clear+0x7c>)
 80086a8:	689b      	ldr	r3, [r3, #8]
 80086aa:	613b      	str	r3, [r7, #16]
 80086ac:	4b16      	ldr	r3, [pc, #88]	; (8008708 <I2C_LCD_Clear+0x80>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4916      	ldr	r1, [pc, #88]	; (800870c <I2C_LCD_Clear+0x84>)
 80086b2:	0018      	movs	r0, r3
 80086b4:	f7f7 fd42 	bl	800013c <__udivsi3>
 80086b8:	0003      	movs	r3, r0
 80086ba:	001a      	movs	r2, r3
 80086bc:	0013      	movs	r3, r2
 80086be:	015b      	lsls	r3, r3, #5
 80086c0:	1a9b      	subs	r3, r3, r2
 80086c2:	009b      	lsls	r3, r3, #2
 80086c4:	189b      	adds	r3, r3, r2
 80086c6:	00db      	lsls	r3, r3, #3
 80086c8:	001c      	movs	r4, r3
 80086ca:	4b0f      	ldr	r3, [pc, #60]	; (8008708 <I2C_LCD_Clear+0x80>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	490f      	ldr	r1, [pc, #60]	; (800870c <I2C_LCD_Clear+0x84>)
 80086d0:	0018      	movs	r0, r3
 80086d2:	f7f7 fd33 	bl	800013c <__udivsi3>
 80086d6:	0003      	movs	r3, r0
 80086d8:	085b      	lsrs	r3, r3, #1
 80086da:	1ae3      	subs	r3, r4, r3
 80086dc:	60fb      	str	r3, [r7, #12]
 80086de:	4b09      	ldr	r3, [pc, #36]	; (8008704 <I2C_LCD_Clear+0x7c>)
 80086e0:	689b      	ldr	r3, [r3, #8]
 80086e2:	693a      	ldr	r2, [r7, #16]
 80086e4:	1ad3      	subs	r3, r2, r3
 80086e6:	68fa      	ldr	r2, [r7, #12]
 80086e8:	429a      	cmp	r2, r3
 80086ea:	d8f8      	bhi.n	80086de <I2C_LCD_Clear+0x56>
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	3301      	adds	r3, #1
 80086f0:	617b      	str	r3, [r7, #20]
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	2b01      	cmp	r3, #1
 80086f6:	d9d6      	bls.n	80086a6 <I2C_LCD_Clear+0x1e>
}
 80086f8:	46c0      	nop			; (mov r8, r8)
 80086fa:	46c0      	nop			; (mov r8, r8)
 80086fc:	46bd      	mov	sp, r7
 80086fe:	b007      	add	sp, #28
 8008700:	bd90      	pop	{r4, r7, pc}
 8008702:	46c0      	nop			; (mov r8, r8)
 8008704:	e000e010 	.word	0xe000e010
 8008708:	20000010 	.word	0x20000010
 800870c:	000f4240 	.word	0x000f4240

08008710 <I2C_LCD_SetCursor>:
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_RETURNHOME);
    DELAY_MS(2);
}

void I2C_LCD_SetCursor(uint8_t I2C_LCD_InstanceIndex, uint8_t Col, uint8_t Row)
{
 8008710:	b590      	push	{r4, r7, lr}
 8008712:	b087      	sub	sp, #28
 8008714:	af00      	add	r7, sp, #0
 8008716:	0004      	movs	r4, r0
 8008718:	0008      	movs	r0, r1
 800871a:	0011      	movs	r1, r2
 800871c:	1dfb      	adds	r3, r7, #7
 800871e:	1c22      	adds	r2, r4, #0
 8008720:	701a      	strb	r2, [r3, #0]
 8008722:	1dbb      	adds	r3, r7, #6
 8008724:	1c02      	adds	r2, r0, #0
 8008726:	701a      	strb	r2, [r3, #0]
 8008728:	1d7b      	adds	r3, r7, #5
 800872a:	1c0a      	adds	r2, r1, #0
 800872c:	701a      	strb	r2, [r3, #0]
    int Row_Offsets[] = {0x00, 0x40, 0x14, 0x54};
 800872e:	2308      	movs	r3, #8
 8008730:	18fb      	adds	r3, r7, r3
 8008732:	4a1d      	ldr	r2, [pc, #116]	; (80087a8 <I2C_LCD_SetCursor+0x98>)
 8008734:	ca13      	ldmia	r2!, {r0, r1, r4}
 8008736:	c313      	stmia	r3!, {r0, r1, r4}
 8008738:	6812      	ldr	r2, [r2, #0]
 800873a:	601a      	str	r2, [r3, #0]
    if (Row > I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_nRow)
 800873c:	1dfb      	adds	r3, r7, #7
 800873e:	781a      	ldrb	r2, [r3, #0]
 8008740:	491a      	ldr	r1, [pc, #104]	; (80087ac <I2C_LCD_SetCursor+0x9c>)
 8008742:	0013      	movs	r3, r2
 8008744:	005b      	lsls	r3, r3, #1
 8008746:	189b      	adds	r3, r3, r2
 8008748:	009b      	lsls	r3, r3, #2
 800874a:	18cb      	adds	r3, r1, r3
 800874c:	330a      	adds	r3, #10
 800874e:	781b      	ldrb	r3, [r3, #0]
 8008750:	1d7a      	adds	r2, r7, #5
 8008752:	7812      	ldrb	r2, [r2, #0]
 8008754:	429a      	cmp	r2, r3
 8008756:	d90c      	bls.n	8008772 <I2C_LCD_SetCursor+0x62>
    {
    	Row = I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_nRow - 1;
 8008758:	1dfb      	adds	r3, r7, #7
 800875a:	781a      	ldrb	r2, [r3, #0]
 800875c:	4913      	ldr	r1, [pc, #76]	; (80087ac <I2C_LCD_SetCursor+0x9c>)
 800875e:	0013      	movs	r3, r2
 8008760:	005b      	lsls	r3, r3, #1
 8008762:	189b      	adds	r3, r3, r2
 8008764:	009b      	lsls	r3, r3, #2
 8008766:	18cb      	adds	r3, r1, r3
 8008768:	330a      	adds	r3, #10
 800876a:	781a      	ldrb	r2, [r3, #0]
 800876c:	1d7b      	adds	r3, r7, #5
 800876e:	3a01      	subs	r2, #1
 8008770:	701a      	strb	r2, [r3, #0]
    }
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_SETDDRAMADDR | (Col + Row_Offsets[Row]));
 8008772:	1d7b      	adds	r3, r7, #5
 8008774:	781a      	ldrb	r2, [r3, #0]
 8008776:	2308      	movs	r3, #8
 8008778:	18fb      	adds	r3, r7, r3
 800877a:	0092      	lsls	r2, r2, #2
 800877c:	58d3      	ldr	r3, [r2, r3]
 800877e:	b2da      	uxtb	r2, r3
 8008780:	1dbb      	adds	r3, r7, #6
 8008782:	781b      	ldrb	r3, [r3, #0]
 8008784:	18d3      	adds	r3, r2, r3
 8008786:	b2db      	uxtb	r3, r3
 8008788:	b25b      	sxtb	r3, r3
 800878a:	2280      	movs	r2, #128	; 0x80
 800878c:	4252      	negs	r2, r2
 800878e:	4313      	orrs	r3, r2
 8008790:	b25b      	sxtb	r3, r3
 8008792:	b2da      	uxtb	r2, r3
 8008794:	1dfb      	adds	r3, r7, #7
 8008796:	781b      	ldrb	r3, [r3, #0]
 8008798:	0011      	movs	r1, r2
 800879a:	0018      	movs	r0, r3
 800879c:	f7ff fe7d 	bl	800849a <I2C_LCD_Cmd>
}
 80087a0:	46c0      	nop			; (mov r8, r8)
 80087a2:	46bd      	mov	sp, r7
 80087a4:	b007      	add	sp, #28
 80087a6:	bd90      	pop	{r4, r7, pc}
 80087a8:	08009390 	.word	0x08009390
 80087ac:	0800947c 	.word	0x0800947c

080087b0 <I2C_LCD_WriteString>:
{
    I2C_LCD_Data(I2C_LCD_InstanceIndex, Ch);
}

void I2C_LCD_WriteString(uint8_t I2C_LCD_InstanceIndex, char *Str)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b082      	sub	sp, #8
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	0002      	movs	r2, r0
 80087b8:	6039      	str	r1, [r7, #0]
 80087ba:	1dfb      	adds	r3, r7, #7
 80087bc:	701a      	strb	r2, [r3, #0]
    while (*Str)
 80087be:	e009      	b.n	80087d4 <I2C_LCD_WriteString+0x24>
    {
        I2C_LCD_Data(I2C_LCD_InstanceIndex, *Str++);
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	1c5a      	adds	r2, r3, #1
 80087c4:	603a      	str	r2, [r7, #0]
 80087c6:	781a      	ldrb	r2, [r3, #0]
 80087c8:	1dfb      	adds	r3, r7, #7
 80087ca:	781b      	ldrb	r3, [r3, #0]
 80087cc:	0011      	movs	r1, r2
 80087ce:	0018      	movs	r0, r3
 80087d0:	f7ff fe78 	bl	80084c4 <I2C_LCD_Data>
    while (*Str)
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	781b      	ldrb	r3, [r3, #0]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d1f1      	bne.n	80087c0 <I2C_LCD_WriteString+0x10>
    }
}
 80087dc:	46c0      	nop			; (mov r8, r8)
 80087de:	46c0      	nop			; (mov r8, r8)
 80087e0:	46bd      	mov	sp, r7
 80087e2:	b002      	add	sp, #8
 80087e4:	bd80      	pop	{r7, pc}
	...

080087e8 <I2C_LCD_Display>:
	I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].BacklightVal = LCD_NOBACKLIGHT;
    I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, 0);
}

void I2C_LCD_Display(uint8_t I2C_LCD_InstanceIndex)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b082      	sub	sp, #8
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	0002      	movs	r2, r0
 80087f0:	1dfb      	adds	r3, r7, #7
 80087f2:	701a      	strb	r2, [r3, #0]
	I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].DisplayCtrl |= LCD_DISPLAYON;
 80087f4:	1dfb      	adds	r3, r7, #7
 80087f6:	781a      	ldrb	r2, [r3, #0]
 80087f8:	4b0e      	ldr	r3, [pc, #56]	; (8008834 <I2C_LCD_Display+0x4c>)
 80087fa:	0052      	lsls	r2, r2, #1
 80087fc:	5cd3      	ldrb	r3, [r2, r3]
 80087fe:	1dfa      	adds	r2, r7, #7
 8008800:	7812      	ldrb	r2, [r2, #0]
 8008802:	2104      	movs	r1, #4
 8008804:	430b      	orrs	r3, r1
 8008806:	b2d9      	uxtb	r1, r3
 8008808:	4b0a      	ldr	r3, [pc, #40]	; (8008834 <I2C_LCD_Display+0x4c>)
 800880a:	0052      	lsls	r2, r2, #1
 800880c:	54d1      	strb	r1, [r2, r3]
	I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_DISPLAYCONTROL | I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].DisplayCtrl);
 800880e:	1dfb      	adds	r3, r7, #7
 8008810:	781a      	ldrb	r2, [r3, #0]
 8008812:	4b08      	ldr	r3, [pc, #32]	; (8008834 <I2C_LCD_Display+0x4c>)
 8008814:	0052      	lsls	r2, r2, #1
 8008816:	5cd3      	ldrb	r3, [r2, r3]
 8008818:	2208      	movs	r2, #8
 800881a:	4313      	orrs	r3, r2
 800881c:	b2da      	uxtb	r2, r3
 800881e:	1dfb      	adds	r3, r7, #7
 8008820:	781b      	ldrb	r3, [r3, #0]
 8008822:	0011      	movs	r1, r2
 8008824:	0018      	movs	r0, r3
 8008826:	f7ff fe38 	bl	800849a <I2C_LCD_Cmd>
}
 800882a:	46c0      	nop			; (mov r8, r8)
 800882c:	46bd      	mov	sp, r7
 800882e:	b002      	add	sp, #8
 8008830:	bd80      	pop	{r7, pc}
 8008832:	46c0      	nop			; (mov r8, r8)
 8008834:	20000408 	.word	0x20000408

08008838 <I2C_LCD_NoDisplay>:

void I2C_LCD_NoDisplay(uint8_t I2C_LCD_InstanceIndex)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b082      	sub	sp, #8
 800883c:	af00      	add	r7, sp, #0
 800883e:	0002      	movs	r2, r0
 8008840:	1dfb      	adds	r3, r7, #7
 8008842:	701a      	strb	r2, [r3, #0]
	I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].DisplayCtrl &= ~LCD_DISPLAYON;
 8008844:	1dfb      	adds	r3, r7, #7
 8008846:	781a      	ldrb	r2, [r3, #0]
 8008848:	4b0e      	ldr	r3, [pc, #56]	; (8008884 <I2C_LCD_NoDisplay+0x4c>)
 800884a:	0052      	lsls	r2, r2, #1
 800884c:	5cd3      	ldrb	r3, [r2, r3]
 800884e:	1dfa      	adds	r2, r7, #7
 8008850:	7812      	ldrb	r2, [r2, #0]
 8008852:	2104      	movs	r1, #4
 8008854:	438b      	bics	r3, r1
 8008856:	b2d9      	uxtb	r1, r3
 8008858:	4b0a      	ldr	r3, [pc, #40]	; (8008884 <I2C_LCD_NoDisplay+0x4c>)
 800885a:	0052      	lsls	r2, r2, #1
 800885c:	54d1      	strb	r1, [r2, r3]
	I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_DISPLAYCONTROL | I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].DisplayCtrl);
 800885e:	1dfb      	adds	r3, r7, #7
 8008860:	781a      	ldrb	r2, [r3, #0]
 8008862:	4b08      	ldr	r3, [pc, #32]	; (8008884 <I2C_LCD_NoDisplay+0x4c>)
 8008864:	0052      	lsls	r2, r2, #1
 8008866:	5cd3      	ldrb	r3, [r2, r3]
 8008868:	2208      	movs	r2, #8
 800886a:	4313      	orrs	r3, r2
 800886c:	b2da      	uxtb	r2, r3
 800886e:	1dfb      	adds	r3, r7, #7
 8008870:	781b      	ldrb	r3, [r3, #0]
 8008872:	0011      	movs	r1, r2
 8008874:	0018      	movs	r0, r3
 8008876:	f7ff fe10 	bl	800849a <I2C_LCD_Cmd>
}
 800887a:	46c0      	nop			; (mov r8, r8)
 800887c:	46bd      	mov	sp, r7
 800887e:	b002      	add	sp, #8
 8008880:	bd80      	pop	{r7, pc}
 8008882:	46c0      	nop			; (mov r8, r8)
 8008884:	20000408 	.word	0x20000408

08008888 <siprintf>:
 8008888:	b40e      	push	{r1, r2, r3}
 800888a:	b500      	push	{lr}
 800888c:	490b      	ldr	r1, [pc, #44]	; (80088bc <siprintf+0x34>)
 800888e:	b09c      	sub	sp, #112	; 0x70
 8008890:	ab1d      	add	r3, sp, #116	; 0x74
 8008892:	9002      	str	r0, [sp, #8]
 8008894:	9006      	str	r0, [sp, #24]
 8008896:	9107      	str	r1, [sp, #28]
 8008898:	9104      	str	r1, [sp, #16]
 800889a:	4809      	ldr	r0, [pc, #36]	; (80088c0 <siprintf+0x38>)
 800889c:	4909      	ldr	r1, [pc, #36]	; (80088c4 <siprintf+0x3c>)
 800889e:	cb04      	ldmia	r3!, {r2}
 80088a0:	9105      	str	r1, [sp, #20]
 80088a2:	6800      	ldr	r0, [r0, #0]
 80088a4:	a902      	add	r1, sp, #8
 80088a6:	9301      	str	r3, [sp, #4]
 80088a8:	f000 f9a2 	bl	8008bf0 <_svfiprintf_r>
 80088ac:	2200      	movs	r2, #0
 80088ae:	9b02      	ldr	r3, [sp, #8]
 80088b0:	701a      	strb	r2, [r3, #0]
 80088b2:	b01c      	add	sp, #112	; 0x70
 80088b4:	bc08      	pop	{r3}
 80088b6:	b003      	add	sp, #12
 80088b8:	4718      	bx	r3
 80088ba:	46c0      	nop			; (mov r8, r8)
 80088bc:	7fffffff 	.word	0x7fffffff
 80088c0:	20000068 	.word	0x20000068
 80088c4:	ffff0208 	.word	0xffff0208

080088c8 <memset>:
 80088c8:	0003      	movs	r3, r0
 80088ca:	1882      	adds	r2, r0, r2
 80088cc:	4293      	cmp	r3, r2
 80088ce:	d100      	bne.n	80088d2 <memset+0xa>
 80088d0:	4770      	bx	lr
 80088d2:	7019      	strb	r1, [r3, #0]
 80088d4:	3301      	adds	r3, #1
 80088d6:	e7f9      	b.n	80088cc <memset+0x4>

080088d8 <__errno>:
 80088d8:	4b01      	ldr	r3, [pc, #4]	; (80088e0 <__errno+0x8>)
 80088da:	6818      	ldr	r0, [r3, #0]
 80088dc:	4770      	bx	lr
 80088de:	46c0      	nop			; (mov r8, r8)
 80088e0:	20000068 	.word	0x20000068

080088e4 <__libc_init_array>:
 80088e4:	b570      	push	{r4, r5, r6, lr}
 80088e6:	2600      	movs	r6, #0
 80088e8:	4c0c      	ldr	r4, [pc, #48]	; (800891c <__libc_init_array+0x38>)
 80088ea:	4d0d      	ldr	r5, [pc, #52]	; (8008920 <__libc_init_array+0x3c>)
 80088ec:	1b64      	subs	r4, r4, r5
 80088ee:	10a4      	asrs	r4, r4, #2
 80088f0:	42a6      	cmp	r6, r4
 80088f2:	d109      	bne.n	8008908 <__libc_init_array+0x24>
 80088f4:	2600      	movs	r6, #0
 80088f6:	f000 fc6d 	bl	80091d4 <_init>
 80088fa:	4c0a      	ldr	r4, [pc, #40]	; (8008924 <__libc_init_array+0x40>)
 80088fc:	4d0a      	ldr	r5, [pc, #40]	; (8008928 <__libc_init_array+0x44>)
 80088fe:	1b64      	subs	r4, r4, r5
 8008900:	10a4      	asrs	r4, r4, #2
 8008902:	42a6      	cmp	r6, r4
 8008904:	d105      	bne.n	8008912 <__libc_init_array+0x2e>
 8008906:	bd70      	pop	{r4, r5, r6, pc}
 8008908:	00b3      	lsls	r3, r6, #2
 800890a:	58eb      	ldr	r3, [r5, r3]
 800890c:	4798      	blx	r3
 800890e:	3601      	adds	r6, #1
 8008910:	e7ee      	b.n	80088f0 <__libc_init_array+0xc>
 8008912:	00b3      	lsls	r3, r6, #2
 8008914:	58eb      	ldr	r3, [r5, r3]
 8008916:	4798      	blx	r3
 8008918:	3601      	adds	r6, #1
 800891a:	e7f2      	b.n	8008902 <__libc_init_array+0x1e>
 800891c:	080094c4 	.word	0x080094c4
 8008920:	080094c4 	.word	0x080094c4
 8008924:	080094c8 	.word	0x080094c8
 8008928:	080094c4 	.word	0x080094c4

0800892c <__retarget_lock_acquire_recursive>:
 800892c:	4770      	bx	lr

0800892e <__retarget_lock_release_recursive>:
 800892e:	4770      	bx	lr

08008930 <_free_r>:
 8008930:	b570      	push	{r4, r5, r6, lr}
 8008932:	0005      	movs	r5, r0
 8008934:	2900      	cmp	r1, #0
 8008936:	d010      	beq.n	800895a <_free_r+0x2a>
 8008938:	1f0c      	subs	r4, r1, #4
 800893a:	6823      	ldr	r3, [r4, #0]
 800893c:	2b00      	cmp	r3, #0
 800893e:	da00      	bge.n	8008942 <_free_r+0x12>
 8008940:	18e4      	adds	r4, r4, r3
 8008942:	0028      	movs	r0, r5
 8008944:	f000 f8e2 	bl	8008b0c <__malloc_lock>
 8008948:	4a1d      	ldr	r2, [pc, #116]	; (80089c0 <_free_r+0x90>)
 800894a:	6813      	ldr	r3, [r2, #0]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d105      	bne.n	800895c <_free_r+0x2c>
 8008950:	6063      	str	r3, [r4, #4]
 8008952:	6014      	str	r4, [r2, #0]
 8008954:	0028      	movs	r0, r5
 8008956:	f000 f8e1 	bl	8008b1c <__malloc_unlock>
 800895a:	bd70      	pop	{r4, r5, r6, pc}
 800895c:	42a3      	cmp	r3, r4
 800895e:	d908      	bls.n	8008972 <_free_r+0x42>
 8008960:	6820      	ldr	r0, [r4, #0]
 8008962:	1821      	adds	r1, r4, r0
 8008964:	428b      	cmp	r3, r1
 8008966:	d1f3      	bne.n	8008950 <_free_r+0x20>
 8008968:	6819      	ldr	r1, [r3, #0]
 800896a:	685b      	ldr	r3, [r3, #4]
 800896c:	1809      	adds	r1, r1, r0
 800896e:	6021      	str	r1, [r4, #0]
 8008970:	e7ee      	b.n	8008950 <_free_r+0x20>
 8008972:	001a      	movs	r2, r3
 8008974:	685b      	ldr	r3, [r3, #4]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d001      	beq.n	800897e <_free_r+0x4e>
 800897a:	42a3      	cmp	r3, r4
 800897c:	d9f9      	bls.n	8008972 <_free_r+0x42>
 800897e:	6811      	ldr	r1, [r2, #0]
 8008980:	1850      	adds	r0, r2, r1
 8008982:	42a0      	cmp	r0, r4
 8008984:	d10b      	bne.n	800899e <_free_r+0x6e>
 8008986:	6820      	ldr	r0, [r4, #0]
 8008988:	1809      	adds	r1, r1, r0
 800898a:	1850      	adds	r0, r2, r1
 800898c:	6011      	str	r1, [r2, #0]
 800898e:	4283      	cmp	r3, r0
 8008990:	d1e0      	bne.n	8008954 <_free_r+0x24>
 8008992:	6818      	ldr	r0, [r3, #0]
 8008994:	685b      	ldr	r3, [r3, #4]
 8008996:	1841      	adds	r1, r0, r1
 8008998:	6011      	str	r1, [r2, #0]
 800899a:	6053      	str	r3, [r2, #4]
 800899c:	e7da      	b.n	8008954 <_free_r+0x24>
 800899e:	42a0      	cmp	r0, r4
 80089a0:	d902      	bls.n	80089a8 <_free_r+0x78>
 80089a2:	230c      	movs	r3, #12
 80089a4:	602b      	str	r3, [r5, #0]
 80089a6:	e7d5      	b.n	8008954 <_free_r+0x24>
 80089a8:	6820      	ldr	r0, [r4, #0]
 80089aa:	1821      	adds	r1, r4, r0
 80089ac:	428b      	cmp	r3, r1
 80089ae:	d103      	bne.n	80089b8 <_free_r+0x88>
 80089b0:	6819      	ldr	r1, [r3, #0]
 80089b2:	685b      	ldr	r3, [r3, #4]
 80089b4:	1809      	adds	r1, r1, r0
 80089b6:	6021      	str	r1, [r4, #0]
 80089b8:	6063      	str	r3, [r4, #4]
 80089ba:	6054      	str	r4, [r2, #4]
 80089bc:	e7ca      	b.n	8008954 <_free_r+0x24>
 80089be:	46c0      	nop			; (mov r8, r8)
 80089c0:	2000054c 	.word	0x2000054c

080089c4 <sbrk_aligned>:
 80089c4:	b570      	push	{r4, r5, r6, lr}
 80089c6:	4e0f      	ldr	r6, [pc, #60]	; (8008a04 <sbrk_aligned+0x40>)
 80089c8:	000d      	movs	r5, r1
 80089ca:	6831      	ldr	r1, [r6, #0]
 80089cc:	0004      	movs	r4, r0
 80089ce:	2900      	cmp	r1, #0
 80089d0:	d102      	bne.n	80089d8 <sbrk_aligned+0x14>
 80089d2:	f000 fba1 	bl	8009118 <_sbrk_r>
 80089d6:	6030      	str	r0, [r6, #0]
 80089d8:	0029      	movs	r1, r5
 80089da:	0020      	movs	r0, r4
 80089dc:	f000 fb9c 	bl	8009118 <_sbrk_r>
 80089e0:	1c43      	adds	r3, r0, #1
 80089e2:	d00a      	beq.n	80089fa <sbrk_aligned+0x36>
 80089e4:	2303      	movs	r3, #3
 80089e6:	1cc5      	adds	r5, r0, #3
 80089e8:	439d      	bics	r5, r3
 80089ea:	42a8      	cmp	r0, r5
 80089ec:	d007      	beq.n	80089fe <sbrk_aligned+0x3a>
 80089ee:	1a29      	subs	r1, r5, r0
 80089f0:	0020      	movs	r0, r4
 80089f2:	f000 fb91 	bl	8009118 <_sbrk_r>
 80089f6:	3001      	adds	r0, #1
 80089f8:	d101      	bne.n	80089fe <sbrk_aligned+0x3a>
 80089fa:	2501      	movs	r5, #1
 80089fc:	426d      	negs	r5, r5
 80089fe:	0028      	movs	r0, r5
 8008a00:	bd70      	pop	{r4, r5, r6, pc}
 8008a02:	46c0      	nop			; (mov r8, r8)
 8008a04:	20000550 	.word	0x20000550

08008a08 <_malloc_r>:
 8008a08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a0a:	2203      	movs	r2, #3
 8008a0c:	1ccb      	adds	r3, r1, #3
 8008a0e:	4393      	bics	r3, r2
 8008a10:	3308      	adds	r3, #8
 8008a12:	0006      	movs	r6, r0
 8008a14:	001f      	movs	r7, r3
 8008a16:	2b0c      	cmp	r3, #12
 8008a18:	d238      	bcs.n	8008a8c <_malloc_r+0x84>
 8008a1a:	270c      	movs	r7, #12
 8008a1c:	42b9      	cmp	r1, r7
 8008a1e:	d837      	bhi.n	8008a90 <_malloc_r+0x88>
 8008a20:	0030      	movs	r0, r6
 8008a22:	f000 f873 	bl	8008b0c <__malloc_lock>
 8008a26:	4b38      	ldr	r3, [pc, #224]	; (8008b08 <_malloc_r+0x100>)
 8008a28:	9300      	str	r3, [sp, #0]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	001c      	movs	r4, r3
 8008a2e:	2c00      	cmp	r4, #0
 8008a30:	d133      	bne.n	8008a9a <_malloc_r+0x92>
 8008a32:	0039      	movs	r1, r7
 8008a34:	0030      	movs	r0, r6
 8008a36:	f7ff ffc5 	bl	80089c4 <sbrk_aligned>
 8008a3a:	0004      	movs	r4, r0
 8008a3c:	1c43      	adds	r3, r0, #1
 8008a3e:	d15e      	bne.n	8008afe <_malloc_r+0xf6>
 8008a40:	9b00      	ldr	r3, [sp, #0]
 8008a42:	681c      	ldr	r4, [r3, #0]
 8008a44:	0025      	movs	r5, r4
 8008a46:	2d00      	cmp	r5, #0
 8008a48:	d14e      	bne.n	8008ae8 <_malloc_r+0xe0>
 8008a4a:	2c00      	cmp	r4, #0
 8008a4c:	d051      	beq.n	8008af2 <_malloc_r+0xea>
 8008a4e:	6823      	ldr	r3, [r4, #0]
 8008a50:	0029      	movs	r1, r5
 8008a52:	18e3      	adds	r3, r4, r3
 8008a54:	0030      	movs	r0, r6
 8008a56:	9301      	str	r3, [sp, #4]
 8008a58:	f000 fb5e 	bl	8009118 <_sbrk_r>
 8008a5c:	9b01      	ldr	r3, [sp, #4]
 8008a5e:	4283      	cmp	r3, r0
 8008a60:	d147      	bne.n	8008af2 <_malloc_r+0xea>
 8008a62:	6823      	ldr	r3, [r4, #0]
 8008a64:	0030      	movs	r0, r6
 8008a66:	1aff      	subs	r7, r7, r3
 8008a68:	0039      	movs	r1, r7
 8008a6a:	f7ff ffab 	bl	80089c4 <sbrk_aligned>
 8008a6e:	3001      	adds	r0, #1
 8008a70:	d03f      	beq.n	8008af2 <_malloc_r+0xea>
 8008a72:	6823      	ldr	r3, [r4, #0]
 8008a74:	19db      	adds	r3, r3, r7
 8008a76:	6023      	str	r3, [r4, #0]
 8008a78:	9b00      	ldr	r3, [sp, #0]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d040      	beq.n	8008b02 <_malloc_r+0xfa>
 8008a80:	685a      	ldr	r2, [r3, #4]
 8008a82:	42a2      	cmp	r2, r4
 8008a84:	d133      	bne.n	8008aee <_malloc_r+0xe6>
 8008a86:	2200      	movs	r2, #0
 8008a88:	605a      	str	r2, [r3, #4]
 8008a8a:	e014      	b.n	8008ab6 <_malloc_r+0xae>
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	dac5      	bge.n	8008a1c <_malloc_r+0x14>
 8008a90:	230c      	movs	r3, #12
 8008a92:	2500      	movs	r5, #0
 8008a94:	6033      	str	r3, [r6, #0]
 8008a96:	0028      	movs	r0, r5
 8008a98:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008a9a:	6821      	ldr	r1, [r4, #0]
 8008a9c:	1bc9      	subs	r1, r1, r7
 8008a9e:	d420      	bmi.n	8008ae2 <_malloc_r+0xda>
 8008aa0:	290b      	cmp	r1, #11
 8008aa2:	d918      	bls.n	8008ad6 <_malloc_r+0xce>
 8008aa4:	19e2      	adds	r2, r4, r7
 8008aa6:	6027      	str	r7, [r4, #0]
 8008aa8:	42a3      	cmp	r3, r4
 8008aaa:	d112      	bne.n	8008ad2 <_malloc_r+0xca>
 8008aac:	9b00      	ldr	r3, [sp, #0]
 8008aae:	601a      	str	r2, [r3, #0]
 8008ab0:	6863      	ldr	r3, [r4, #4]
 8008ab2:	6011      	str	r1, [r2, #0]
 8008ab4:	6053      	str	r3, [r2, #4]
 8008ab6:	0030      	movs	r0, r6
 8008ab8:	0025      	movs	r5, r4
 8008aba:	f000 f82f 	bl	8008b1c <__malloc_unlock>
 8008abe:	2207      	movs	r2, #7
 8008ac0:	350b      	adds	r5, #11
 8008ac2:	1d23      	adds	r3, r4, #4
 8008ac4:	4395      	bics	r5, r2
 8008ac6:	1aea      	subs	r2, r5, r3
 8008ac8:	429d      	cmp	r5, r3
 8008aca:	d0e4      	beq.n	8008a96 <_malloc_r+0x8e>
 8008acc:	1b5b      	subs	r3, r3, r5
 8008ace:	50a3      	str	r3, [r4, r2]
 8008ad0:	e7e1      	b.n	8008a96 <_malloc_r+0x8e>
 8008ad2:	605a      	str	r2, [r3, #4]
 8008ad4:	e7ec      	b.n	8008ab0 <_malloc_r+0xa8>
 8008ad6:	6862      	ldr	r2, [r4, #4]
 8008ad8:	42a3      	cmp	r3, r4
 8008ada:	d1d5      	bne.n	8008a88 <_malloc_r+0x80>
 8008adc:	9b00      	ldr	r3, [sp, #0]
 8008ade:	601a      	str	r2, [r3, #0]
 8008ae0:	e7e9      	b.n	8008ab6 <_malloc_r+0xae>
 8008ae2:	0023      	movs	r3, r4
 8008ae4:	6864      	ldr	r4, [r4, #4]
 8008ae6:	e7a2      	b.n	8008a2e <_malloc_r+0x26>
 8008ae8:	002c      	movs	r4, r5
 8008aea:	686d      	ldr	r5, [r5, #4]
 8008aec:	e7ab      	b.n	8008a46 <_malloc_r+0x3e>
 8008aee:	0013      	movs	r3, r2
 8008af0:	e7c4      	b.n	8008a7c <_malloc_r+0x74>
 8008af2:	230c      	movs	r3, #12
 8008af4:	0030      	movs	r0, r6
 8008af6:	6033      	str	r3, [r6, #0]
 8008af8:	f000 f810 	bl	8008b1c <__malloc_unlock>
 8008afc:	e7cb      	b.n	8008a96 <_malloc_r+0x8e>
 8008afe:	6027      	str	r7, [r4, #0]
 8008b00:	e7d9      	b.n	8008ab6 <_malloc_r+0xae>
 8008b02:	605b      	str	r3, [r3, #4]
 8008b04:	deff      	udf	#255	; 0xff
 8008b06:	46c0      	nop			; (mov r8, r8)
 8008b08:	2000054c 	.word	0x2000054c

08008b0c <__malloc_lock>:
 8008b0c:	b510      	push	{r4, lr}
 8008b0e:	4802      	ldr	r0, [pc, #8]	; (8008b18 <__malloc_lock+0xc>)
 8008b10:	f7ff ff0c 	bl	800892c <__retarget_lock_acquire_recursive>
 8008b14:	bd10      	pop	{r4, pc}
 8008b16:	46c0      	nop			; (mov r8, r8)
 8008b18:	20000548 	.word	0x20000548

08008b1c <__malloc_unlock>:
 8008b1c:	b510      	push	{r4, lr}
 8008b1e:	4802      	ldr	r0, [pc, #8]	; (8008b28 <__malloc_unlock+0xc>)
 8008b20:	f7ff ff05 	bl	800892e <__retarget_lock_release_recursive>
 8008b24:	bd10      	pop	{r4, pc}
 8008b26:	46c0      	nop			; (mov r8, r8)
 8008b28:	20000548 	.word	0x20000548

08008b2c <__ssputs_r>:
 8008b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b2e:	b085      	sub	sp, #20
 8008b30:	9301      	str	r3, [sp, #4]
 8008b32:	9203      	str	r2, [sp, #12]
 8008b34:	688e      	ldr	r6, [r1, #8]
 8008b36:	9a01      	ldr	r2, [sp, #4]
 8008b38:	0007      	movs	r7, r0
 8008b3a:	000c      	movs	r4, r1
 8008b3c:	680b      	ldr	r3, [r1, #0]
 8008b3e:	4296      	cmp	r6, r2
 8008b40:	d831      	bhi.n	8008ba6 <__ssputs_r+0x7a>
 8008b42:	898a      	ldrh	r2, [r1, #12]
 8008b44:	2190      	movs	r1, #144	; 0x90
 8008b46:	00c9      	lsls	r1, r1, #3
 8008b48:	420a      	tst	r2, r1
 8008b4a:	d029      	beq.n	8008ba0 <__ssputs_r+0x74>
 8008b4c:	2003      	movs	r0, #3
 8008b4e:	6921      	ldr	r1, [r4, #16]
 8008b50:	1a5b      	subs	r3, r3, r1
 8008b52:	9302      	str	r3, [sp, #8]
 8008b54:	6963      	ldr	r3, [r4, #20]
 8008b56:	4343      	muls	r3, r0
 8008b58:	0fdd      	lsrs	r5, r3, #31
 8008b5a:	18ed      	adds	r5, r5, r3
 8008b5c:	9b01      	ldr	r3, [sp, #4]
 8008b5e:	9802      	ldr	r0, [sp, #8]
 8008b60:	3301      	adds	r3, #1
 8008b62:	181b      	adds	r3, r3, r0
 8008b64:	106d      	asrs	r5, r5, #1
 8008b66:	42ab      	cmp	r3, r5
 8008b68:	d900      	bls.n	8008b6c <__ssputs_r+0x40>
 8008b6a:	001d      	movs	r5, r3
 8008b6c:	0552      	lsls	r2, r2, #21
 8008b6e:	d529      	bpl.n	8008bc4 <__ssputs_r+0x98>
 8008b70:	0029      	movs	r1, r5
 8008b72:	0038      	movs	r0, r7
 8008b74:	f7ff ff48 	bl	8008a08 <_malloc_r>
 8008b78:	1e06      	subs	r6, r0, #0
 8008b7a:	d02d      	beq.n	8008bd8 <__ssputs_r+0xac>
 8008b7c:	9a02      	ldr	r2, [sp, #8]
 8008b7e:	6921      	ldr	r1, [r4, #16]
 8008b80:	f000 fae7 	bl	8009152 <memcpy>
 8008b84:	89a2      	ldrh	r2, [r4, #12]
 8008b86:	4b19      	ldr	r3, [pc, #100]	; (8008bec <__ssputs_r+0xc0>)
 8008b88:	401a      	ands	r2, r3
 8008b8a:	2380      	movs	r3, #128	; 0x80
 8008b8c:	4313      	orrs	r3, r2
 8008b8e:	81a3      	strh	r3, [r4, #12]
 8008b90:	9b02      	ldr	r3, [sp, #8]
 8008b92:	6126      	str	r6, [r4, #16]
 8008b94:	18f6      	adds	r6, r6, r3
 8008b96:	6026      	str	r6, [r4, #0]
 8008b98:	6165      	str	r5, [r4, #20]
 8008b9a:	9e01      	ldr	r6, [sp, #4]
 8008b9c:	1aed      	subs	r5, r5, r3
 8008b9e:	60a5      	str	r5, [r4, #8]
 8008ba0:	9b01      	ldr	r3, [sp, #4]
 8008ba2:	429e      	cmp	r6, r3
 8008ba4:	d900      	bls.n	8008ba8 <__ssputs_r+0x7c>
 8008ba6:	9e01      	ldr	r6, [sp, #4]
 8008ba8:	0032      	movs	r2, r6
 8008baa:	9903      	ldr	r1, [sp, #12]
 8008bac:	6820      	ldr	r0, [r4, #0]
 8008bae:	f000 fa9f 	bl	80090f0 <memmove>
 8008bb2:	2000      	movs	r0, #0
 8008bb4:	68a3      	ldr	r3, [r4, #8]
 8008bb6:	1b9b      	subs	r3, r3, r6
 8008bb8:	60a3      	str	r3, [r4, #8]
 8008bba:	6823      	ldr	r3, [r4, #0]
 8008bbc:	199b      	adds	r3, r3, r6
 8008bbe:	6023      	str	r3, [r4, #0]
 8008bc0:	b005      	add	sp, #20
 8008bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bc4:	002a      	movs	r2, r5
 8008bc6:	0038      	movs	r0, r7
 8008bc8:	f000 facc 	bl	8009164 <_realloc_r>
 8008bcc:	1e06      	subs	r6, r0, #0
 8008bce:	d1df      	bne.n	8008b90 <__ssputs_r+0x64>
 8008bd0:	0038      	movs	r0, r7
 8008bd2:	6921      	ldr	r1, [r4, #16]
 8008bd4:	f7ff feac 	bl	8008930 <_free_r>
 8008bd8:	230c      	movs	r3, #12
 8008bda:	2001      	movs	r0, #1
 8008bdc:	603b      	str	r3, [r7, #0]
 8008bde:	89a2      	ldrh	r2, [r4, #12]
 8008be0:	3334      	adds	r3, #52	; 0x34
 8008be2:	4313      	orrs	r3, r2
 8008be4:	81a3      	strh	r3, [r4, #12]
 8008be6:	4240      	negs	r0, r0
 8008be8:	e7ea      	b.n	8008bc0 <__ssputs_r+0x94>
 8008bea:	46c0      	nop			; (mov r8, r8)
 8008bec:	fffffb7f 	.word	0xfffffb7f

08008bf0 <_svfiprintf_r>:
 8008bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008bf2:	b0a1      	sub	sp, #132	; 0x84
 8008bf4:	9003      	str	r0, [sp, #12]
 8008bf6:	001d      	movs	r5, r3
 8008bf8:	898b      	ldrh	r3, [r1, #12]
 8008bfa:	000f      	movs	r7, r1
 8008bfc:	0016      	movs	r6, r2
 8008bfe:	061b      	lsls	r3, r3, #24
 8008c00:	d511      	bpl.n	8008c26 <_svfiprintf_r+0x36>
 8008c02:	690b      	ldr	r3, [r1, #16]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d10e      	bne.n	8008c26 <_svfiprintf_r+0x36>
 8008c08:	2140      	movs	r1, #64	; 0x40
 8008c0a:	f7ff fefd 	bl	8008a08 <_malloc_r>
 8008c0e:	6038      	str	r0, [r7, #0]
 8008c10:	6138      	str	r0, [r7, #16]
 8008c12:	2800      	cmp	r0, #0
 8008c14:	d105      	bne.n	8008c22 <_svfiprintf_r+0x32>
 8008c16:	230c      	movs	r3, #12
 8008c18:	9a03      	ldr	r2, [sp, #12]
 8008c1a:	3801      	subs	r0, #1
 8008c1c:	6013      	str	r3, [r2, #0]
 8008c1e:	b021      	add	sp, #132	; 0x84
 8008c20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c22:	2340      	movs	r3, #64	; 0x40
 8008c24:	617b      	str	r3, [r7, #20]
 8008c26:	2300      	movs	r3, #0
 8008c28:	ac08      	add	r4, sp, #32
 8008c2a:	6163      	str	r3, [r4, #20]
 8008c2c:	3320      	adds	r3, #32
 8008c2e:	7663      	strb	r3, [r4, #25]
 8008c30:	3310      	adds	r3, #16
 8008c32:	76a3      	strb	r3, [r4, #26]
 8008c34:	9507      	str	r5, [sp, #28]
 8008c36:	0035      	movs	r5, r6
 8008c38:	782b      	ldrb	r3, [r5, #0]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d001      	beq.n	8008c42 <_svfiprintf_r+0x52>
 8008c3e:	2b25      	cmp	r3, #37	; 0x25
 8008c40:	d148      	bne.n	8008cd4 <_svfiprintf_r+0xe4>
 8008c42:	1bab      	subs	r3, r5, r6
 8008c44:	9305      	str	r3, [sp, #20]
 8008c46:	42b5      	cmp	r5, r6
 8008c48:	d00b      	beq.n	8008c62 <_svfiprintf_r+0x72>
 8008c4a:	0032      	movs	r2, r6
 8008c4c:	0039      	movs	r1, r7
 8008c4e:	9803      	ldr	r0, [sp, #12]
 8008c50:	f7ff ff6c 	bl	8008b2c <__ssputs_r>
 8008c54:	3001      	adds	r0, #1
 8008c56:	d100      	bne.n	8008c5a <_svfiprintf_r+0x6a>
 8008c58:	e0af      	b.n	8008dba <_svfiprintf_r+0x1ca>
 8008c5a:	6963      	ldr	r3, [r4, #20]
 8008c5c:	9a05      	ldr	r2, [sp, #20]
 8008c5e:	189b      	adds	r3, r3, r2
 8008c60:	6163      	str	r3, [r4, #20]
 8008c62:	782b      	ldrb	r3, [r5, #0]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d100      	bne.n	8008c6a <_svfiprintf_r+0x7a>
 8008c68:	e0a7      	b.n	8008dba <_svfiprintf_r+0x1ca>
 8008c6a:	2201      	movs	r2, #1
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	4252      	negs	r2, r2
 8008c70:	6062      	str	r2, [r4, #4]
 8008c72:	a904      	add	r1, sp, #16
 8008c74:	3254      	adds	r2, #84	; 0x54
 8008c76:	1852      	adds	r2, r2, r1
 8008c78:	1c6e      	adds	r6, r5, #1
 8008c7a:	6023      	str	r3, [r4, #0]
 8008c7c:	60e3      	str	r3, [r4, #12]
 8008c7e:	60a3      	str	r3, [r4, #8]
 8008c80:	7013      	strb	r3, [r2, #0]
 8008c82:	65a3      	str	r3, [r4, #88]	; 0x58
 8008c84:	4b55      	ldr	r3, [pc, #340]	; (8008ddc <_svfiprintf_r+0x1ec>)
 8008c86:	2205      	movs	r2, #5
 8008c88:	0018      	movs	r0, r3
 8008c8a:	7831      	ldrb	r1, [r6, #0]
 8008c8c:	9305      	str	r3, [sp, #20]
 8008c8e:	f000 fa55 	bl	800913c <memchr>
 8008c92:	1c75      	adds	r5, r6, #1
 8008c94:	2800      	cmp	r0, #0
 8008c96:	d11f      	bne.n	8008cd8 <_svfiprintf_r+0xe8>
 8008c98:	6822      	ldr	r2, [r4, #0]
 8008c9a:	06d3      	lsls	r3, r2, #27
 8008c9c:	d504      	bpl.n	8008ca8 <_svfiprintf_r+0xb8>
 8008c9e:	2353      	movs	r3, #83	; 0x53
 8008ca0:	a904      	add	r1, sp, #16
 8008ca2:	185b      	adds	r3, r3, r1
 8008ca4:	2120      	movs	r1, #32
 8008ca6:	7019      	strb	r1, [r3, #0]
 8008ca8:	0713      	lsls	r3, r2, #28
 8008caa:	d504      	bpl.n	8008cb6 <_svfiprintf_r+0xc6>
 8008cac:	2353      	movs	r3, #83	; 0x53
 8008cae:	a904      	add	r1, sp, #16
 8008cb0:	185b      	adds	r3, r3, r1
 8008cb2:	212b      	movs	r1, #43	; 0x2b
 8008cb4:	7019      	strb	r1, [r3, #0]
 8008cb6:	7833      	ldrb	r3, [r6, #0]
 8008cb8:	2b2a      	cmp	r3, #42	; 0x2a
 8008cba:	d016      	beq.n	8008cea <_svfiprintf_r+0xfa>
 8008cbc:	0035      	movs	r5, r6
 8008cbe:	2100      	movs	r1, #0
 8008cc0:	200a      	movs	r0, #10
 8008cc2:	68e3      	ldr	r3, [r4, #12]
 8008cc4:	782a      	ldrb	r2, [r5, #0]
 8008cc6:	1c6e      	adds	r6, r5, #1
 8008cc8:	3a30      	subs	r2, #48	; 0x30
 8008cca:	2a09      	cmp	r2, #9
 8008ccc:	d94e      	bls.n	8008d6c <_svfiprintf_r+0x17c>
 8008cce:	2900      	cmp	r1, #0
 8008cd0:	d111      	bne.n	8008cf6 <_svfiprintf_r+0x106>
 8008cd2:	e017      	b.n	8008d04 <_svfiprintf_r+0x114>
 8008cd4:	3501      	adds	r5, #1
 8008cd6:	e7af      	b.n	8008c38 <_svfiprintf_r+0x48>
 8008cd8:	9b05      	ldr	r3, [sp, #20]
 8008cda:	6822      	ldr	r2, [r4, #0]
 8008cdc:	1ac0      	subs	r0, r0, r3
 8008cde:	2301      	movs	r3, #1
 8008ce0:	4083      	lsls	r3, r0
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	002e      	movs	r6, r5
 8008ce6:	6023      	str	r3, [r4, #0]
 8008ce8:	e7cc      	b.n	8008c84 <_svfiprintf_r+0x94>
 8008cea:	9b07      	ldr	r3, [sp, #28]
 8008cec:	1d19      	adds	r1, r3, #4
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	9107      	str	r1, [sp, #28]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	db01      	blt.n	8008cfa <_svfiprintf_r+0x10a>
 8008cf6:	930b      	str	r3, [sp, #44]	; 0x2c
 8008cf8:	e004      	b.n	8008d04 <_svfiprintf_r+0x114>
 8008cfa:	425b      	negs	r3, r3
 8008cfc:	60e3      	str	r3, [r4, #12]
 8008cfe:	2302      	movs	r3, #2
 8008d00:	4313      	orrs	r3, r2
 8008d02:	6023      	str	r3, [r4, #0]
 8008d04:	782b      	ldrb	r3, [r5, #0]
 8008d06:	2b2e      	cmp	r3, #46	; 0x2e
 8008d08:	d10a      	bne.n	8008d20 <_svfiprintf_r+0x130>
 8008d0a:	786b      	ldrb	r3, [r5, #1]
 8008d0c:	2b2a      	cmp	r3, #42	; 0x2a
 8008d0e:	d135      	bne.n	8008d7c <_svfiprintf_r+0x18c>
 8008d10:	9b07      	ldr	r3, [sp, #28]
 8008d12:	3502      	adds	r5, #2
 8008d14:	1d1a      	adds	r2, r3, #4
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	9207      	str	r2, [sp, #28]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	db2b      	blt.n	8008d76 <_svfiprintf_r+0x186>
 8008d1e:	9309      	str	r3, [sp, #36]	; 0x24
 8008d20:	4e2f      	ldr	r6, [pc, #188]	; (8008de0 <_svfiprintf_r+0x1f0>)
 8008d22:	2203      	movs	r2, #3
 8008d24:	0030      	movs	r0, r6
 8008d26:	7829      	ldrb	r1, [r5, #0]
 8008d28:	f000 fa08 	bl	800913c <memchr>
 8008d2c:	2800      	cmp	r0, #0
 8008d2e:	d006      	beq.n	8008d3e <_svfiprintf_r+0x14e>
 8008d30:	2340      	movs	r3, #64	; 0x40
 8008d32:	1b80      	subs	r0, r0, r6
 8008d34:	4083      	lsls	r3, r0
 8008d36:	6822      	ldr	r2, [r4, #0]
 8008d38:	3501      	adds	r5, #1
 8008d3a:	4313      	orrs	r3, r2
 8008d3c:	6023      	str	r3, [r4, #0]
 8008d3e:	7829      	ldrb	r1, [r5, #0]
 8008d40:	2206      	movs	r2, #6
 8008d42:	4828      	ldr	r0, [pc, #160]	; (8008de4 <_svfiprintf_r+0x1f4>)
 8008d44:	1c6e      	adds	r6, r5, #1
 8008d46:	7621      	strb	r1, [r4, #24]
 8008d48:	f000 f9f8 	bl	800913c <memchr>
 8008d4c:	2800      	cmp	r0, #0
 8008d4e:	d03c      	beq.n	8008dca <_svfiprintf_r+0x1da>
 8008d50:	4b25      	ldr	r3, [pc, #148]	; (8008de8 <_svfiprintf_r+0x1f8>)
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d125      	bne.n	8008da2 <_svfiprintf_r+0x1b2>
 8008d56:	2207      	movs	r2, #7
 8008d58:	9b07      	ldr	r3, [sp, #28]
 8008d5a:	3307      	adds	r3, #7
 8008d5c:	4393      	bics	r3, r2
 8008d5e:	3308      	adds	r3, #8
 8008d60:	9307      	str	r3, [sp, #28]
 8008d62:	6963      	ldr	r3, [r4, #20]
 8008d64:	9a04      	ldr	r2, [sp, #16]
 8008d66:	189b      	adds	r3, r3, r2
 8008d68:	6163      	str	r3, [r4, #20]
 8008d6a:	e764      	b.n	8008c36 <_svfiprintf_r+0x46>
 8008d6c:	4343      	muls	r3, r0
 8008d6e:	0035      	movs	r5, r6
 8008d70:	2101      	movs	r1, #1
 8008d72:	189b      	adds	r3, r3, r2
 8008d74:	e7a6      	b.n	8008cc4 <_svfiprintf_r+0xd4>
 8008d76:	2301      	movs	r3, #1
 8008d78:	425b      	negs	r3, r3
 8008d7a:	e7d0      	b.n	8008d1e <_svfiprintf_r+0x12e>
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	200a      	movs	r0, #10
 8008d80:	001a      	movs	r2, r3
 8008d82:	3501      	adds	r5, #1
 8008d84:	6063      	str	r3, [r4, #4]
 8008d86:	7829      	ldrb	r1, [r5, #0]
 8008d88:	1c6e      	adds	r6, r5, #1
 8008d8a:	3930      	subs	r1, #48	; 0x30
 8008d8c:	2909      	cmp	r1, #9
 8008d8e:	d903      	bls.n	8008d98 <_svfiprintf_r+0x1a8>
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d0c5      	beq.n	8008d20 <_svfiprintf_r+0x130>
 8008d94:	9209      	str	r2, [sp, #36]	; 0x24
 8008d96:	e7c3      	b.n	8008d20 <_svfiprintf_r+0x130>
 8008d98:	4342      	muls	r2, r0
 8008d9a:	0035      	movs	r5, r6
 8008d9c:	2301      	movs	r3, #1
 8008d9e:	1852      	adds	r2, r2, r1
 8008da0:	e7f1      	b.n	8008d86 <_svfiprintf_r+0x196>
 8008da2:	aa07      	add	r2, sp, #28
 8008da4:	9200      	str	r2, [sp, #0]
 8008da6:	0021      	movs	r1, r4
 8008da8:	003a      	movs	r2, r7
 8008daa:	4b10      	ldr	r3, [pc, #64]	; (8008dec <_svfiprintf_r+0x1fc>)
 8008dac:	9803      	ldr	r0, [sp, #12]
 8008dae:	e000      	b.n	8008db2 <_svfiprintf_r+0x1c2>
 8008db0:	bf00      	nop
 8008db2:	9004      	str	r0, [sp, #16]
 8008db4:	9b04      	ldr	r3, [sp, #16]
 8008db6:	3301      	adds	r3, #1
 8008db8:	d1d3      	bne.n	8008d62 <_svfiprintf_r+0x172>
 8008dba:	89bb      	ldrh	r3, [r7, #12]
 8008dbc:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008dbe:	065b      	lsls	r3, r3, #25
 8008dc0:	d400      	bmi.n	8008dc4 <_svfiprintf_r+0x1d4>
 8008dc2:	e72c      	b.n	8008c1e <_svfiprintf_r+0x2e>
 8008dc4:	2001      	movs	r0, #1
 8008dc6:	4240      	negs	r0, r0
 8008dc8:	e729      	b.n	8008c1e <_svfiprintf_r+0x2e>
 8008dca:	aa07      	add	r2, sp, #28
 8008dcc:	9200      	str	r2, [sp, #0]
 8008dce:	0021      	movs	r1, r4
 8008dd0:	003a      	movs	r2, r7
 8008dd2:	4b06      	ldr	r3, [pc, #24]	; (8008dec <_svfiprintf_r+0x1fc>)
 8008dd4:	9803      	ldr	r0, [sp, #12]
 8008dd6:	f000 f87b 	bl	8008ed0 <_printf_i>
 8008dda:	e7ea      	b.n	8008db2 <_svfiprintf_r+0x1c2>
 8008ddc:	08009488 	.word	0x08009488
 8008de0:	0800948e 	.word	0x0800948e
 8008de4:	08009492 	.word	0x08009492
 8008de8:	00000000 	.word	0x00000000
 8008dec:	08008b2d 	.word	0x08008b2d

08008df0 <_printf_common>:
 8008df0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008df2:	0016      	movs	r6, r2
 8008df4:	9301      	str	r3, [sp, #4]
 8008df6:	688a      	ldr	r2, [r1, #8]
 8008df8:	690b      	ldr	r3, [r1, #16]
 8008dfa:	000c      	movs	r4, r1
 8008dfc:	9000      	str	r0, [sp, #0]
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	da00      	bge.n	8008e04 <_printf_common+0x14>
 8008e02:	0013      	movs	r3, r2
 8008e04:	0022      	movs	r2, r4
 8008e06:	6033      	str	r3, [r6, #0]
 8008e08:	3243      	adds	r2, #67	; 0x43
 8008e0a:	7812      	ldrb	r2, [r2, #0]
 8008e0c:	2a00      	cmp	r2, #0
 8008e0e:	d001      	beq.n	8008e14 <_printf_common+0x24>
 8008e10:	3301      	adds	r3, #1
 8008e12:	6033      	str	r3, [r6, #0]
 8008e14:	6823      	ldr	r3, [r4, #0]
 8008e16:	069b      	lsls	r3, r3, #26
 8008e18:	d502      	bpl.n	8008e20 <_printf_common+0x30>
 8008e1a:	6833      	ldr	r3, [r6, #0]
 8008e1c:	3302      	adds	r3, #2
 8008e1e:	6033      	str	r3, [r6, #0]
 8008e20:	6822      	ldr	r2, [r4, #0]
 8008e22:	2306      	movs	r3, #6
 8008e24:	0015      	movs	r5, r2
 8008e26:	401d      	ands	r5, r3
 8008e28:	421a      	tst	r2, r3
 8008e2a:	d027      	beq.n	8008e7c <_printf_common+0x8c>
 8008e2c:	0023      	movs	r3, r4
 8008e2e:	3343      	adds	r3, #67	; 0x43
 8008e30:	781b      	ldrb	r3, [r3, #0]
 8008e32:	1e5a      	subs	r2, r3, #1
 8008e34:	4193      	sbcs	r3, r2
 8008e36:	6822      	ldr	r2, [r4, #0]
 8008e38:	0692      	lsls	r2, r2, #26
 8008e3a:	d430      	bmi.n	8008e9e <_printf_common+0xae>
 8008e3c:	0022      	movs	r2, r4
 8008e3e:	9901      	ldr	r1, [sp, #4]
 8008e40:	9800      	ldr	r0, [sp, #0]
 8008e42:	9d08      	ldr	r5, [sp, #32]
 8008e44:	3243      	adds	r2, #67	; 0x43
 8008e46:	47a8      	blx	r5
 8008e48:	3001      	adds	r0, #1
 8008e4a:	d025      	beq.n	8008e98 <_printf_common+0xa8>
 8008e4c:	2206      	movs	r2, #6
 8008e4e:	6823      	ldr	r3, [r4, #0]
 8008e50:	2500      	movs	r5, #0
 8008e52:	4013      	ands	r3, r2
 8008e54:	2b04      	cmp	r3, #4
 8008e56:	d105      	bne.n	8008e64 <_printf_common+0x74>
 8008e58:	6833      	ldr	r3, [r6, #0]
 8008e5a:	68e5      	ldr	r5, [r4, #12]
 8008e5c:	1aed      	subs	r5, r5, r3
 8008e5e:	43eb      	mvns	r3, r5
 8008e60:	17db      	asrs	r3, r3, #31
 8008e62:	401d      	ands	r5, r3
 8008e64:	68a3      	ldr	r3, [r4, #8]
 8008e66:	6922      	ldr	r2, [r4, #16]
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	dd01      	ble.n	8008e70 <_printf_common+0x80>
 8008e6c:	1a9b      	subs	r3, r3, r2
 8008e6e:	18ed      	adds	r5, r5, r3
 8008e70:	2600      	movs	r6, #0
 8008e72:	42b5      	cmp	r5, r6
 8008e74:	d120      	bne.n	8008eb8 <_printf_common+0xc8>
 8008e76:	2000      	movs	r0, #0
 8008e78:	e010      	b.n	8008e9c <_printf_common+0xac>
 8008e7a:	3501      	adds	r5, #1
 8008e7c:	68e3      	ldr	r3, [r4, #12]
 8008e7e:	6832      	ldr	r2, [r6, #0]
 8008e80:	1a9b      	subs	r3, r3, r2
 8008e82:	42ab      	cmp	r3, r5
 8008e84:	ddd2      	ble.n	8008e2c <_printf_common+0x3c>
 8008e86:	0022      	movs	r2, r4
 8008e88:	2301      	movs	r3, #1
 8008e8a:	9901      	ldr	r1, [sp, #4]
 8008e8c:	9800      	ldr	r0, [sp, #0]
 8008e8e:	9f08      	ldr	r7, [sp, #32]
 8008e90:	3219      	adds	r2, #25
 8008e92:	47b8      	blx	r7
 8008e94:	3001      	adds	r0, #1
 8008e96:	d1f0      	bne.n	8008e7a <_printf_common+0x8a>
 8008e98:	2001      	movs	r0, #1
 8008e9a:	4240      	negs	r0, r0
 8008e9c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008e9e:	2030      	movs	r0, #48	; 0x30
 8008ea0:	18e1      	adds	r1, r4, r3
 8008ea2:	3143      	adds	r1, #67	; 0x43
 8008ea4:	7008      	strb	r0, [r1, #0]
 8008ea6:	0021      	movs	r1, r4
 8008ea8:	1c5a      	adds	r2, r3, #1
 8008eaa:	3145      	adds	r1, #69	; 0x45
 8008eac:	7809      	ldrb	r1, [r1, #0]
 8008eae:	18a2      	adds	r2, r4, r2
 8008eb0:	3243      	adds	r2, #67	; 0x43
 8008eb2:	3302      	adds	r3, #2
 8008eb4:	7011      	strb	r1, [r2, #0]
 8008eb6:	e7c1      	b.n	8008e3c <_printf_common+0x4c>
 8008eb8:	0022      	movs	r2, r4
 8008eba:	2301      	movs	r3, #1
 8008ebc:	9901      	ldr	r1, [sp, #4]
 8008ebe:	9800      	ldr	r0, [sp, #0]
 8008ec0:	9f08      	ldr	r7, [sp, #32]
 8008ec2:	321a      	adds	r2, #26
 8008ec4:	47b8      	blx	r7
 8008ec6:	3001      	adds	r0, #1
 8008ec8:	d0e6      	beq.n	8008e98 <_printf_common+0xa8>
 8008eca:	3601      	adds	r6, #1
 8008ecc:	e7d1      	b.n	8008e72 <_printf_common+0x82>
	...

08008ed0 <_printf_i>:
 8008ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ed2:	b08b      	sub	sp, #44	; 0x2c
 8008ed4:	9206      	str	r2, [sp, #24]
 8008ed6:	000a      	movs	r2, r1
 8008ed8:	3243      	adds	r2, #67	; 0x43
 8008eda:	9307      	str	r3, [sp, #28]
 8008edc:	9005      	str	r0, [sp, #20]
 8008ede:	9204      	str	r2, [sp, #16]
 8008ee0:	7e0a      	ldrb	r2, [r1, #24]
 8008ee2:	000c      	movs	r4, r1
 8008ee4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008ee6:	2a78      	cmp	r2, #120	; 0x78
 8008ee8:	d809      	bhi.n	8008efe <_printf_i+0x2e>
 8008eea:	2a62      	cmp	r2, #98	; 0x62
 8008eec:	d80b      	bhi.n	8008f06 <_printf_i+0x36>
 8008eee:	2a00      	cmp	r2, #0
 8008ef0:	d100      	bne.n	8008ef4 <_printf_i+0x24>
 8008ef2:	e0be      	b.n	8009072 <_printf_i+0x1a2>
 8008ef4:	497c      	ldr	r1, [pc, #496]	; (80090e8 <_printf_i+0x218>)
 8008ef6:	9103      	str	r1, [sp, #12]
 8008ef8:	2a58      	cmp	r2, #88	; 0x58
 8008efa:	d100      	bne.n	8008efe <_printf_i+0x2e>
 8008efc:	e093      	b.n	8009026 <_printf_i+0x156>
 8008efe:	0026      	movs	r6, r4
 8008f00:	3642      	adds	r6, #66	; 0x42
 8008f02:	7032      	strb	r2, [r6, #0]
 8008f04:	e022      	b.n	8008f4c <_printf_i+0x7c>
 8008f06:	0010      	movs	r0, r2
 8008f08:	3863      	subs	r0, #99	; 0x63
 8008f0a:	2815      	cmp	r0, #21
 8008f0c:	d8f7      	bhi.n	8008efe <_printf_i+0x2e>
 8008f0e:	f7f7 f90b 	bl	8000128 <__gnu_thumb1_case_shi>
 8008f12:	0016      	.short	0x0016
 8008f14:	fff6001f 	.word	0xfff6001f
 8008f18:	fff6fff6 	.word	0xfff6fff6
 8008f1c:	001ffff6 	.word	0x001ffff6
 8008f20:	fff6fff6 	.word	0xfff6fff6
 8008f24:	fff6fff6 	.word	0xfff6fff6
 8008f28:	003600a3 	.word	0x003600a3
 8008f2c:	fff60083 	.word	0xfff60083
 8008f30:	00b4fff6 	.word	0x00b4fff6
 8008f34:	0036fff6 	.word	0x0036fff6
 8008f38:	fff6fff6 	.word	0xfff6fff6
 8008f3c:	0087      	.short	0x0087
 8008f3e:	0026      	movs	r6, r4
 8008f40:	681a      	ldr	r2, [r3, #0]
 8008f42:	3642      	adds	r6, #66	; 0x42
 8008f44:	1d11      	adds	r1, r2, #4
 8008f46:	6019      	str	r1, [r3, #0]
 8008f48:	6813      	ldr	r3, [r2, #0]
 8008f4a:	7033      	strb	r3, [r6, #0]
 8008f4c:	2301      	movs	r3, #1
 8008f4e:	e0a2      	b.n	8009096 <_printf_i+0x1c6>
 8008f50:	6818      	ldr	r0, [r3, #0]
 8008f52:	6809      	ldr	r1, [r1, #0]
 8008f54:	1d02      	adds	r2, r0, #4
 8008f56:	060d      	lsls	r5, r1, #24
 8008f58:	d50b      	bpl.n	8008f72 <_printf_i+0xa2>
 8008f5a:	6805      	ldr	r5, [r0, #0]
 8008f5c:	601a      	str	r2, [r3, #0]
 8008f5e:	2d00      	cmp	r5, #0
 8008f60:	da03      	bge.n	8008f6a <_printf_i+0x9a>
 8008f62:	232d      	movs	r3, #45	; 0x2d
 8008f64:	9a04      	ldr	r2, [sp, #16]
 8008f66:	426d      	negs	r5, r5
 8008f68:	7013      	strb	r3, [r2, #0]
 8008f6a:	4b5f      	ldr	r3, [pc, #380]	; (80090e8 <_printf_i+0x218>)
 8008f6c:	270a      	movs	r7, #10
 8008f6e:	9303      	str	r3, [sp, #12]
 8008f70:	e01b      	b.n	8008faa <_printf_i+0xda>
 8008f72:	6805      	ldr	r5, [r0, #0]
 8008f74:	601a      	str	r2, [r3, #0]
 8008f76:	0649      	lsls	r1, r1, #25
 8008f78:	d5f1      	bpl.n	8008f5e <_printf_i+0x8e>
 8008f7a:	b22d      	sxth	r5, r5
 8008f7c:	e7ef      	b.n	8008f5e <_printf_i+0x8e>
 8008f7e:	680d      	ldr	r5, [r1, #0]
 8008f80:	6819      	ldr	r1, [r3, #0]
 8008f82:	1d08      	adds	r0, r1, #4
 8008f84:	6018      	str	r0, [r3, #0]
 8008f86:	062e      	lsls	r6, r5, #24
 8008f88:	d501      	bpl.n	8008f8e <_printf_i+0xbe>
 8008f8a:	680d      	ldr	r5, [r1, #0]
 8008f8c:	e003      	b.n	8008f96 <_printf_i+0xc6>
 8008f8e:	066d      	lsls	r5, r5, #25
 8008f90:	d5fb      	bpl.n	8008f8a <_printf_i+0xba>
 8008f92:	680d      	ldr	r5, [r1, #0]
 8008f94:	b2ad      	uxth	r5, r5
 8008f96:	4b54      	ldr	r3, [pc, #336]	; (80090e8 <_printf_i+0x218>)
 8008f98:	2708      	movs	r7, #8
 8008f9a:	9303      	str	r3, [sp, #12]
 8008f9c:	2a6f      	cmp	r2, #111	; 0x6f
 8008f9e:	d000      	beq.n	8008fa2 <_printf_i+0xd2>
 8008fa0:	3702      	adds	r7, #2
 8008fa2:	0023      	movs	r3, r4
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	3343      	adds	r3, #67	; 0x43
 8008fa8:	701a      	strb	r2, [r3, #0]
 8008faa:	6863      	ldr	r3, [r4, #4]
 8008fac:	60a3      	str	r3, [r4, #8]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	db03      	blt.n	8008fba <_printf_i+0xea>
 8008fb2:	2104      	movs	r1, #4
 8008fb4:	6822      	ldr	r2, [r4, #0]
 8008fb6:	438a      	bics	r2, r1
 8008fb8:	6022      	str	r2, [r4, #0]
 8008fba:	2d00      	cmp	r5, #0
 8008fbc:	d102      	bne.n	8008fc4 <_printf_i+0xf4>
 8008fbe:	9e04      	ldr	r6, [sp, #16]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d00c      	beq.n	8008fde <_printf_i+0x10e>
 8008fc4:	9e04      	ldr	r6, [sp, #16]
 8008fc6:	0028      	movs	r0, r5
 8008fc8:	0039      	movs	r1, r7
 8008fca:	f7f7 f93d 	bl	8000248 <__aeabi_uidivmod>
 8008fce:	9b03      	ldr	r3, [sp, #12]
 8008fd0:	3e01      	subs	r6, #1
 8008fd2:	5c5b      	ldrb	r3, [r3, r1]
 8008fd4:	7033      	strb	r3, [r6, #0]
 8008fd6:	002b      	movs	r3, r5
 8008fd8:	0005      	movs	r5, r0
 8008fda:	429f      	cmp	r7, r3
 8008fdc:	d9f3      	bls.n	8008fc6 <_printf_i+0xf6>
 8008fde:	2f08      	cmp	r7, #8
 8008fe0:	d109      	bne.n	8008ff6 <_printf_i+0x126>
 8008fe2:	6823      	ldr	r3, [r4, #0]
 8008fe4:	07db      	lsls	r3, r3, #31
 8008fe6:	d506      	bpl.n	8008ff6 <_printf_i+0x126>
 8008fe8:	6862      	ldr	r2, [r4, #4]
 8008fea:	6923      	ldr	r3, [r4, #16]
 8008fec:	429a      	cmp	r2, r3
 8008fee:	dc02      	bgt.n	8008ff6 <_printf_i+0x126>
 8008ff0:	2330      	movs	r3, #48	; 0x30
 8008ff2:	3e01      	subs	r6, #1
 8008ff4:	7033      	strb	r3, [r6, #0]
 8008ff6:	9b04      	ldr	r3, [sp, #16]
 8008ff8:	1b9b      	subs	r3, r3, r6
 8008ffa:	6123      	str	r3, [r4, #16]
 8008ffc:	9b07      	ldr	r3, [sp, #28]
 8008ffe:	0021      	movs	r1, r4
 8009000:	9300      	str	r3, [sp, #0]
 8009002:	9805      	ldr	r0, [sp, #20]
 8009004:	9b06      	ldr	r3, [sp, #24]
 8009006:	aa09      	add	r2, sp, #36	; 0x24
 8009008:	f7ff fef2 	bl	8008df0 <_printf_common>
 800900c:	3001      	adds	r0, #1
 800900e:	d147      	bne.n	80090a0 <_printf_i+0x1d0>
 8009010:	2001      	movs	r0, #1
 8009012:	4240      	negs	r0, r0
 8009014:	b00b      	add	sp, #44	; 0x2c
 8009016:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009018:	2220      	movs	r2, #32
 800901a:	6809      	ldr	r1, [r1, #0]
 800901c:	430a      	orrs	r2, r1
 800901e:	6022      	str	r2, [r4, #0]
 8009020:	2278      	movs	r2, #120	; 0x78
 8009022:	4932      	ldr	r1, [pc, #200]	; (80090ec <_printf_i+0x21c>)
 8009024:	9103      	str	r1, [sp, #12]
 8009026:	0021      	movs	r1, r4
 8009028:	3145      	adds	r1, #69	; 0x45
 800902a:	700a      	strb	r2, [r1, #0]
 800902c:	6819      	ldr	r1, [r3, #0]
 800902e:	6822      	ldr	r2, [r4, #0]
 8009030:	c920      	ldmia	r1!, {r5}
 8009032:	0610      	lsls	r0, r2, #24
 8009034:	d402      	bmi.n	800903c <_printf_i+0x16c>
 8009036:	0650      	lsls	r0, r2, #25
 8009038:	d500      	bpl.n	800903c <_printf_i+0x16c>
 800903a:	b2ad      	uxth	r5, r5
 800903c:	6019      	str	r1, [r3, #0]
 800903e:	07d3      	lsls	r3, r2, #31
 8009040:	d502      	bpl.n	8009048 <_printf_i+0x178>
 8009042:	2320      	movs	r3, #32
 8009044:	4313      	orrs	r3, r2
 8009046:	6023      	str	r3, [r4, #0]
 8009048:	2710      	movs	r7, #16
 800904a:	2d00      	cmp	r5, #0
 800904c:	d1a9      	bne.n	8008fa2 <_printf_i+0xd2>
 800904e:	2220      	movs	r2, #32
 8009050:	6823      	ldr	r3, [r4, #0]
 8009052:	4393      	bics	r3, r2
 8009054:	6023      	str	r3, [r4, #0]
 8009056:	e7a4      	b.n	8008fa2 <_printf_i+0xd2>
 8009058:	681a      	ldr	r2, [r3, #0]
 800905a:	680d      	ldr	r5, [r1, #0]
 800905c:	1d10      	adds	r0, r2, #4
 800905e:	6949      	ldr	r1, [r1, #20]
 8009060:	6018      	str	r0, [r3, #0]
 8009062:	6813      	ldr	r3, [r2, #0]
 8009064:	062e      	lsls	r6, r5, #24
 8009066:	d501      	bpl.n	800906c <_printf_i+0x19c>
 8009068:	6019      	str	r1, [r3, #0]
 800906a:	e002      	b.n	8009072 <_printf_i+0x1a2>
 800906c:	066d      	lsls	r5, r5, #25
 800906e:	d5fb      	bpl.n	8009068 <_printf_i+0x198>
 8009070:	8019      	strh	r1, [r3, #0]
 8009072:	2300      	movs	r3, #0
 8009074:	9e04      	ldr	r6, [sp, #16]
 8009076:	6123      	str	r3, [r4, #16]
 8009078:	e7c0      	b.n	8008ffc <_printf_i+0x12c>
 800907a:	681a      	ldr	r2, [r3, #0]
 800907c:	1d11      	adds	r1, r2, #4
 800907e:	6019      	str	r1, [r3, #0]
 8009080:	6816      	ldr	r6, [r2, #0]
 8009082:	2100      	movs	r1, #0
 8009084:	0030      	movs	r0, r6
 8009086:	6862      	ldr	r2, [r4, #4]
 8009088:	f000 f858 	bl	800913c <memchr>
 800908c:	2800      	cmp	r0, #0
 800908e:	d001      	beq.n	8009094 <_printf_i+0x1c4>
 8009090:	1b80      	subs	r0, r0, r6
 8009092:	6060      	str	r0, [r4, #4]
 8009094:	6863      	ldr	r3, [r4, #4]
 8009096:	6123      	str	r3, [r4, #16]
 8009098:	2300      	movs	r3, #0
 800909a:	9a04      	ldr	r2, [sp, #16]
 800909c:	7013      	strb	r3, [r2, #0]
 800909e:	e7ad      	b.n	8008ffc <_printf_i+0x12c>
 80090a0:	0032      	movs	r2, r6
 80090a2:	6923      	ldr	r3, [r4, #16]
 80090a4:	9906      	ldr	r1, [sp, #24]
 80090a6:	9805      	ldr	r0, [sp, #20]
 80090a8:	9d07      	ldr	r5, [sp, #28]
 80090aa:	47a8      	blx	r5
 80090ac:	3001      	adds	r0, #1
 80090ae:	d0af      	beq.n	8009010 <_printf_i+0x140>
 80090b0:	6823      	ldr	r3, [r4, #0]
 80090b2:	079b      	lsls	r3, r3, #30
 80090b4:	d415      	bmi.n	80090e2 <_printf_i+0x212>
 80090b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090b8:	68e0      	ldr	r0, [r4, #12]
 80090ba:	4298      	cmp	r0, r3
 80090bc:	daaa      	bge.n	8009014 <_printf_i+0x144>
 80090be:	0018      	movs	r0, r3
 80090c0:	e7a8      	b.n	8009014 <_printf_i+0x144>
 80090c2:	0022      	movs	r2, r4
 80090c4:	2301      	movs	r3, #1
 80090c6:	9906      	ldr	r1, [sp, #24]
 80090c8:	9805      	ldr	r0, [sp, #20]
 80090ca:	9e07      	ldr	r6, [sp, #28]
 80090cc:	3219      	adds	r2, #25
 80090ce:	47b0      	blx	r6
 80090d0:	3001      	adds	r0, #1
 80090d2:	d09d      	beq.n	8009010 <_printf_i+0x140>
 80090d4:	3501      	adds	r5, #1
 80090d6:	68e3      	ldr	r3, [r4, #12]
 80090d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090da:	1a9b      	subs	r3, r3, r2
 80090dc:	42ab      	cmp	r3, r5
 80090de:	dcf0      	bgt.n	80090c2 <_printf_i+0x1f2>
 80090e0:	e7e9      	b.n	80090b6 <_printf_i+0x1e6>
 80090e2:	2500      	movs	r5, #0
 80090e4:	e7f7      	b.n	80090d6 <_printf_i+0x206>
 80090e6:	46c0      	nop			; (mov r8, r8)
 80090e8:	08009499 	.word	0x08009499
 80090ec:	080094aa 	.word	0x080094aa

080090f0 <memmove>:
 80090f0:	b510      	push	{r4, lr}
 80090f2:	4288      	cmp	r0, r1
 80090f4:	d902      	bls.n	80090fc <memmove+0xc>
 80090f6:	188b      	adds	r3, r1, r2
 80090f8:	4298      	cmp	r0, r3
 80090fa:	d303      	bcc.n	8009104 <memmove+0x14>
 80090fc:	2300      	movs	r3, #0
 80090fe:	e007      	b.n	8009110 <memmove+0x20>
 8009100:	5c8b      	ldrb	r3, [r1, r2]
 8009102:	5483      	strb	r3, [r0, r2]
 8009104:	3a01      	subs	r2, #1
 8009106:	d2fb      	bcs.n	8009100 <memmove+0x10>
 8009108:	bd10      	pop	{r4, pc}
 800910a:	5ccc      	ldrb	r4, [r1, r3]
 800910c:	54c4      	strb	r4, [r0, r3]
 800910e:	3301      	adds	r3, #1
 8009110:	429a      	cmp	r2, r3
 8009112:	d1fa      	bne.n	800910a <memmove+0x1a>
 8009114:	e7f8      	b.n	8009108 <memmove+0x18>
	...

08009118 <_sbrk_r>:
 8009118:	2300      	movs	r3, #0
 800911a:	b570      	push	{r4, r5, r6, lr}
 800911c:	4d06      	ldr	r5, [pc, #24]	; (8009138 <_sbrk_r+0x20>)
 800911e:	0004      	movs	r4, r0
 8009120:	0008      	movs	r0, r1
 8009122:	602b      	str	r3, [r5, #0]
 8009124:	f7f8 fdf0 	bl	8001d08 <_sbrk>
 8009128:	1c43      	adds	r3, r0, #1
 800912a:	d103      	bne.n	8009134 <_sbrk_r+0x1c>
 800912c:	682b      	ldr	r3, [r5, #0]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d000      	beq.n	8009134 <_sbrk_r+0x1c>
 8009132:	6023      	str	r3, [r4, #0]
 8009134:	bd70      	pop	{r4, r5, r6, pc}
 8009136:	46c0      	nop			; (mov r8, r8)
 8009138:	20000544 	.word	0x20000544

0800913c <memchr>:
 800913c:	b2c9      	uxtb	r1, r1
 800913e:	1882      	adds	r2, r0, r2
 8009140:	4290      	cmp	r0, r2
 8009142:	d101      	bne.n	8009148 <memchr+0xc>
 8009144:	2000      	movs	r0, #0
 8009146:	4770      	bx	lr
 8009148:	7803      	ldrb	r3, [r0, #0]
 800914a:	428b      	cmp	r3, r1
 800914c:	d0fb      	beq.n	8009146 <memchr+0xa>
 800914e:	3001      	adds	r0, #1
 8009150:	e7f6      	b.n	8009140 <memchr+0x4>

08009152 <memcpy>:
 8009152:	2300      	movs	r3, #0
 8009154:	b510      	push	{r4, lr}
 8009156:	429a      	cmp	r2, r3
 8009158:	d100      	bne.n	800915c <memcpy+0xa>
 800915a:	bd10      	pop	{r4, pc}
 800915c:	5ccc      	ldrb	r4, [r1, r3]
 800915e:	54c4      	strb	r4, [r0, r3]
 8009160:	3301      	adds	r3, #1
 8009162:	e7f8      	b.n	8009156 <memcpy+0x4>

08009164 <_realloc_r>:
 8009164:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009166:	0007      	movs	r7, r0
 8009168:	000e      	movs	r6, r1
 800916a:	0014      	movs	r4, r2
 800916c:	2900      	cmp	r1, #0
 800916e:	d105      	bne.n	800917c <_realloc_r+0x18>
 8009170:	0011      	movs	r1, r2
 8009172:	f7ff fc49 	bl	8008a08 <_malloc_r>
 8009176:	0005      	movs	r5, r0
 8009178:	0028      	movs	r0, r5
 800917a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800917c:	2a00      	cmp	r2, #0
 800917e:	d103      	bne.n	8009188 <_realloc_r+0x24>
 8009180:	f7ff fbd6 	bl	8008930 <_free_r>
 8009184:	0025      	movs	r5, r4
 8009186:	e7f7      	b.n	8009178 <_realloc_r+0x14>
 8009188:	f000 f81b 	bl	80091c2 <_malloc_usable_size_r>
 800918c:	9001      	str	r0, [sp, #4]
 800918e:	4284      	cmp	r4, r0
 8009190:	d803      	bhi.n	800919a <_realloc_r+0x36>
 8009192:	0035      	movs	r5, r6
 8009194:	0843      	lsrs	r3, r0, #1
 8009196:	42a3      	cmp	r3, r4
 8009198:	d3ee      	bcc.n	8009178 <_realloc_r+0x14>
 800919a:	0021      	movs	r1, r4
 800919c:	0038      	movs	r0, r7
 800919e:	f7ff fc33 	bl	8008a08 <_malloc_r>
 80091a2:	1e05      	subs	r5, r0, #0
 80091a4:	d0e8      	beq.n	8009178 <_realloc_r+0x14>
 80091a6:	9b01      	ldr	r3, [sp, #4]
 80091a8:	0022      	movs	r2, r4
 80091aa:	429c      	cmp	r4, r3
 80091ac:	d900      	bls.n	80091b0 <_realloc_r+0x4c>
 80091ae:	001a      	movs	r2, r3
 80091b0:	0031      	movs	r1, r6
 80091b2:	0028      	movs	r0, r5
 80091b4:	f7ff ffcd 	bl	8009152 <memcpy>
 80091b8:	0031      	movs	r1, r6
 80091ba:	0038      	movs	r0, r7
 80091bc:	f7ff fbb8 	bl	8008930 <_free_r>
 80091c0:	e7da      	b.n	8009178 <_realloc_r+0x14>

080091c2 <_malloc_usable_size_r>:
 80091c2:	1f0b      	subs	r3, r1, #4
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	1f18      	subs	r0, r3, #4
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	da01      	bge.n	80091d0 <_malloc_usable_size_r+0xe>
 80091cc:	580b      	ldr	r3, [r1, r0]
 80091ce:	18c0      	adds	r0, r0, r3
 80091d0:	4770      	bx	lr
	...

080091d4 <_init>:
 80091d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091d6:	46c0      	nop			; (mov r8, r8)
 80091d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091da:	bc08      	pop	{r3}
 80091dc:	469e      	mov	lr, r3
 80091de:	4770      	bx	lr

080091e0 <_fini>:
 80091e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091e2:	46c0      	nop			; (mov r8, r8)
 80091e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091e6:	bc08      	pop	{r3}
 80091e8:	469e      	mov	lr, r3
 80091ea:	4770      	bx	lr
