<?xml version="1.0"?>
<!-- 
This is for SAML21 Family
-->
<info>
<clock_settings>
	<all_clock_symbols_list>
		<clock index = "0_0" symbol="CONFIG_CLOCK_OSC16M_ENABLE" value="True" component_id= "core" name="Enable 16MHz OSC" />
		<clock index = "1_0" symbol="CONFIG_CLOCK_OSC16M_FREQSEL" value="3" component_id= "core" name="Enable 16MHz output" />
		<clock index = "2_0" symbol="CONFIG_CLOCK_DFLL_ENABLE" value="False" component_id= "core" name="Disable DFLL" />
		<clock index = "3_0" symbol="GCLK_INST_NUM1" value="True" component_id= "core" name="Enable GCLK 4" />
		<clock index = "4_0" symbol="GCLK_0_SRC" value="1" component_id= "core" name="Set source as OSC16M" />
		<clock index = "5_0" symbol="GCLK_1_SRC" value="1" component_id= "core" name="Set source as OSC16M" />
		<clock index = "6_0" symbol="GCLK_1_DIV" value="4" component_id= "core" name="Set division factor as 4" />
		<clock index = "7_0" symbol="RTC_MODE0_PRESCALER" value="0" component_id= "rtc" name="RTC Prescaler OFF" />
		<clock index = "8_0" symbol="NVM_RWS" value="2" component_id= "nvmctrl" name="Wait state - 2" />
	</all_clock_symbols_list>
	<all_conditions_list>
		<condition />
	</all_conditions_list>
	<common>
		<default clock_update_index_list="0_0,1_0,2_0,3_0,4_0,5_0,6_0,7_0,8_0"/>
	</common>
</clock_settings>
<description>
	<!-- first {} considered as heading-->
	<data>	{Oscillator| Prescaler Divisor | Frequency},
					{OSC16M| 1 | 16MHz}
	</data>
	<data>	{Generic clock(Peripherals)| Source | Frequency},
					{GCLK0(CPU)|OSC16M| 16MHz}, 
					{GCLK1(PTC, UART)|OSC16M(DIV 4)|4MHz},
					{Timer(RTC)|OSCULP32K|32.768KHz}
	</data>
	<data>	{Wait states},
					{NVM states| 2}
	</data>
</description>
</info>