$date
  Sat Feb 10 19:04:49 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # s $end
$var reg 1 $ en $end
$var reg 1 % o $end
$scope module mux1 $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( s $end
$var reg 1 ) en $end
$var reg 1 * o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
U$
0%
U&
U'
U(
U)
0*
#200000000
1!
0"
1#
1$
1&
0'
1(
1)
#400000000
0#
1%
0(
1*
#600000000
