module top_module(
    input wire clk,
    input wire areset,  // async active-high reset to zero
    input wire load,
    input wire ena,
    input wire [3:0] data,
    output reg [3:0] q); 
    
    always @(posedge clk or posedge areset) begin
        if(areset)
            q <= 4'b0;
        else begin
            if(load)
                q <= data;
            else if(ena)
                q <= q >> 1;
            else
                q <= q;
        end
    end

endmodule
