// Seed: 4192353888
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14["" : 1],
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  input logic [7:0] id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_19 = 1'h0;
  wire id_20, id_21;
endmodule
module module_1 #(
    parameter id_4 = 32'd26,
    parameter id_5 = 32'd32
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7[id_4 : id_5],
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout uwire id_9;
  output wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  inout wire _id_5;
  inout wire _id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_11;
  assign id_8 = id_1;
  module_0 modCall_1 (
      id_2,
      id_9,
      id_6,
      id_9,
      id_6,
      id_2,
      id_6,
      id_10,
      id_2,
      id_11,
      id_9,
      id_6,
      id_6,
      id_7,
      id_2,
      id_6,
      id_11,
      id_9
  );
  assign id_4 = id_2;
  assign id_8 = 1;
  wire id_12;
  assign id_9 = 1;
endmodule
