
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.085420                       # Number of seconds simulated
sim_ticks                                 85420354000                       # Number of ticks simulated
final_tick                                85420354000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  37205                       # Simulator instruction rate (inst/s)
host_op_rate                                    50697                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              593269954                       # Simulator tick rate (ticks/s)
host_mem_usage                                 647144                       # Number of bytes of host memory used
host_seconds                                   143.98                       # Real time elapsed on the host
sim_insts                                     5356810                       # Number of instructions simulated
sim_ops                                       7299519                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  85420354000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           27328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           43200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               70528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        27328                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          27328                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              427                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              675                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1102                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             319924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             505734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 825658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        319924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            319924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            319924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            505734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                825658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       427.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       675.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2362                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1102                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1102                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   70528                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    70528                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                148                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 74                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 75                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 45                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  3                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                131                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                58                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 2                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                54                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               145                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                53                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    85420212000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1102                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      841                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      203                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       44                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          448                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     153.571429                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     97.082704                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    216.209266                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           327     72.99%     72.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           52     11.61%     84.60% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           21      4.69%     89.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           11      2.46%     91.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           11      2.46%     94.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            8      1.79%     95.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      0.45%     96.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           16      3.57%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           448                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        27328                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        43200                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 319923.750257462030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 505734.265629477450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          427                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          675                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     14527500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     30222000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     34022.25                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     44773.33                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      24087000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 44749500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     5510000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      21857.53                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 40607.53                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          0.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       0.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.01                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.01                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       646                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  58.62                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    77513803.99                       # Average gap between requests
system.mem_ctrl.pageHitRate                     58.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2670360                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1400355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  4441080                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          105103440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              28382010                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2863200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        354449940                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        188946720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       20183379180                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             20871712395                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             244.341207                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           85350421500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2934500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       44460000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   84081132750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    492029000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       22439250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    777358500                       # Time in different power states
system.mem_ctrl_1.actEnergy                    585480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    299805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3427200                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6589200                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                501120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         25799910                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          4158720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       20481478140                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             20528985975                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.328973                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           85404617500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1013000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2600000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   85337191000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     10829250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       12123500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     56597250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  85420354000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  267343                       # Number of BP lookups
system.cpu.branchPred.condPredicted            267343                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3715                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               266644                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     326                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                112                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          266644                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             263291                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3353                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          737                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85420354000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1415223                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      137125                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            74                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            25                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  85420354000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85420354000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      655416                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           141                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     85420354000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        170840709                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              33285                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5487243                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      267343                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             263617                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     170753245                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    7604                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1165                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    655311                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   252                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          170791665                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.043765                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.286208                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                166738483     97.63%     97.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   631727      0.37%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3421455      2.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            170791665                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.001565                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.032119                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   792247                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             166313752                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2676337                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1005527                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3802                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                7354492                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2348                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3802                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1297222                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               165547211                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3026                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3051471                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                888933                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                7338197                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  1040                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  1062                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    101                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   6051                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  16078                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents           363677                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            11416975                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              15855218                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         11203276                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            632549                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              11361886                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    55089                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             19                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1383644                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1415203                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              137777                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            368446                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               96                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7334908                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 697                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7325216                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               425                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           36085                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        35684                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             63                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     170791665                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.042890                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.240332                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           164893337     96.55%     96.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4471440      2.62%     99.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1426888      0.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       170791665                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                127874     40.44%     40.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     40.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     40.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    246      0.08%     40.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     52      0.02%     40.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     40.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     15      0.00%     40.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   116      0.04%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  122      0.04%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 187602     59.33%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   195      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               925      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4763786     65.03%     65.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     65.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    15      0.00%     65.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              756438     10.33%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.01%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          125204      1.71%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          125000      1.71%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1035235     14.13%     92.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              134127      1.83%     94.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          380386      5.19%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           3144      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7325216                       # Type of FU issued
system.cpu.iq.rate                           0.042877                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      316222                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.043169                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          182847026                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           5979467                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      5928208                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2911718                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1392235                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1389862                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6120450                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1520063                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           520382                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         8085                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1081                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1168                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3802                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2650                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4353                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7335605                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               878                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1415203                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               137777                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                658                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4288                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2789                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1101                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3890                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7319931                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1415217                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5285                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1552342                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   262035                       # Number of branches executed
system.cpu.iew.exec_stores                     137125                       # Number of stores executed
system.cpu.iew.exec_rate                     0.042847                       # Inst execution rate
system.cpu.iew.wb_sent                        7318333                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7318070                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5244859                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8113291                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.042836                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.646453                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           34717                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             634                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3791                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    170787312                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.042740                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.282815                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    166824199     97.68%     97.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       626707      0.37%     98.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3336406      1.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    170787312                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5356810                       # Number of instructions committed
system.cpu.commit.committedOps                7299519                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1543814                       # Number of memory references committed
system.cpu.commit.loads                       1407118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     261710                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1389843                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6291351                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  125                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          725      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4747982     65.05%     65.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     65.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     65.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         755826     10.35%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.01%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       125204      1.72%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       125000      1.71%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1027896     14.08%     92.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         133567      1.83%     94.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       379222      5.20%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         3129      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7299519                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3336406                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    174785142                       # The number of ROB reads
system.cpu.rob.rob_writes                    14672829                       # The number of ROB writes
system.cpu.timesIdled                             274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           49044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5356810                       # Number of Instructions Simulated
system.cpu.committedOps                       7299519                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              31.892247                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        31.892247                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.031356                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.031356                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11167755                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5531577                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    632110                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1261675                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1930281                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4588403                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2077631                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85420354000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.903501                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1029550                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               768                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1340.559896                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            281500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.903501                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999623                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999623                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          227                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8243256                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8243256                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85420354000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       892354                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          892354                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       136423                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         136423                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data      1028777                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1028777                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1028782                       # number of overall hits
system.cpu.dcache.overall_hits::total         1028782                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          949                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           949                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          273                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data          307                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          307                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data         1222                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1222                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1529                       # number of overall misses
system.cpu.dcache.overall_misses::total          1529                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     81617500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     81617500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42084500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42084500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    123702000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    123702000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    123702000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    123702000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       893303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       893303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       136696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       136696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          312                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          312                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1029999                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1029999                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1030311                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1030311                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001062                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001997                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001997                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.983974                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.983974                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001186                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001186                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001484                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001484                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 86003.688093                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 86003.688093                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 154155.677656                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 154155.677656                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 101229.132570                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 101229.132570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80903.858731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80903.858731                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7405                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               149                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.697987                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          197                       # number of writebacks
system.cpu.dcache.writebacks::total               197                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          607                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          607                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          609                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          609                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          271                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          271                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          155                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          155                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          768                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          768                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     34494000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     34494000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     39223500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39223500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     18754500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     18754500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73717500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73717500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     92472000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     92472000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.496795                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.496795                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000595                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000595                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000745                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000745                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 100859.649123                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 100859.649123                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 144736.162362                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 144736.162362                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 120996.774194                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 120996.774194                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 120256.933116                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 120256.933116                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 120406.250000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 120406.250000                       # average overall mshr miss latency
system.cpu.dcache.replacements                    512                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85420354000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.940255                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              655211                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               444                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1475.700450                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.940255                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991954                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991954                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          211                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5242932                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5242932                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85420354000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       654767                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          654767                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       654767                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           654767                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       654767                       # number of overall hits
system.cpu.icache.overall_hits::total          654767                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          544                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           544                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          544                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            544                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          544                       # number of overall misses
system.cpu.icache.overall_misses::total           544                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69117000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69117000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     69117000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69117000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69117000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69117000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       655311                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       655311                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       655311                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       655311                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       655311                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       655311                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000830                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000830                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000830                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000830                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000830                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000830                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 127053.308824                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 127053.308824                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 127053.308824                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 127053.308824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 127053.308824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 127053.308824                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          350                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           99                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           99                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          445                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          445                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          445                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          445                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          445                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53458500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53458500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53458500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53458500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53458500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53458500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000679                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000679                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000679                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000679                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000679                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000679                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 120131.460674                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 120131.460674                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 120131.460674                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 120131.460674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 120131.460674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 120131.460674                       # average overall mshr miss latency
system.cpu.icache.replacements                    189                       # number of replacements
system.l2bus.snoop_filter.tot_requests           1914                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          701                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  85420354000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 941                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           197                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               504                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                271                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               271                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            942                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1078                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2048                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3126                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        61760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    90176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1213                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.002473                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.049690                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1210     99.75%     99.75% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      0.25%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1213                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              1351000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1110000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1920000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  85420354000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1043.332141                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1409                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1102                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.278584                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               102000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   386.808116                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   656.524025                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.094436                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.160284                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.254720                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1102                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1046                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.269043                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12382                       # Number of tag accesses
system.l2cache.tags.data_accesses               12382                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  85420354000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          197                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          197                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst           17                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           92                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          109                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst              17                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              93                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 110                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             17                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             93                       # number of overall hits
system.l2cache.overall_hits::total                110                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          270                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            270                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          428                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          405                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          833                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           428                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           675                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1103                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          428                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          675                       # number of overall misses
system.l2cache.overall_misses::total             1103                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     38807000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     38807000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     52619500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     51578000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    104197500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     52619500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     90385000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    143004500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     52619500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     90385000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    143004500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          197                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          197                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          271                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          271                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          445                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          497                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          942                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          445                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          768                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1213                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          445                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          768                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1213                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.996310                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.996310                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.961798                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.814889                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.884289                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.961798                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.878906                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.909316                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.961798                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.878906                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.909316                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 143729.629630                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 143729.629630                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 122942.757009                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 127353.086420                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 125087.034814                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 122942.757009                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 133903.703704                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 129650.498640                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 122942.757009                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 133903.703704                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 129650.498640                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          270                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          270                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          428                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          405                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          833                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          428                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          675                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1103                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          428                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          675                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1103                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     33407000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     33407000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     44079500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     43478000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     87557500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     44079500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     76885000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    120964500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     44079500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     76885000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    120964500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.996310                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.996310                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.961798                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.814889                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.884289                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.961798                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.878906                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.909316                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.961798                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.878906                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.909316                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 123729.629630                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 123729.629630                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 102989.485981                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 107353.086420                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 105111.044418                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 102989.485981                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 113903.703704                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 109668.631006                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 102989.485981                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 113903.703704                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 109668.631006                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1102                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  85420354000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 832                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                270                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               270                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            832                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2204                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        70528                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1102                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1102    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1102                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               551000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2755000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  85420354000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1043.332476                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1102                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1102                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   386.808246                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   656.524230                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.023609                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.040071                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.063680                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1102                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         1046                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.067261                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                18734                       # Number of tag accesses
system.l3cache.tags.data_accesses               18734                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  85420354000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          270                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            270                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          427                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          405                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          832                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           427                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           675                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1102                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          427                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          675                       # number of overall misses
system.l3cache.overall_misses::total             1102                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     30977000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     30977000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     40236500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     39833000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     80069500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     40236500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     70810000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    111046500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     40236500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     70810000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    111046500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          270                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          270                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          427                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          405                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          832                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          427                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          675                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1102                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          427                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          675                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1102                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 114729.629630                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 114729.629630                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 94230.679157                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 98353.086420                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 96237.379808                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 94230.679157                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 104903.703704                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 100768.148820                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 94230.679157                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 104903.703704                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 100768.148820                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          270                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          270                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          427                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          405                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          832                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          427                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          675                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1102                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          427                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          675                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1102                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     24227000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     24227000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     29561500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     29708000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     59269500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     29561500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     53935000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     83496500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     29561500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     53935000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     83496500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 89729.629630                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 89729.629630                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 69230.679157                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73353.086420                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 71237.379808                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 69230.679157                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 79903.703704                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 75768.148820                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 69230.679157                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 79903.703704                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 75768.148820                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1102                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  85420354000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                832                       # Transaction distribution
system.membus.trans_dist::ReadExReq               270                       # Transaction distribution
system.membus.trans_dist::ReadExResp              270                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           832                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        70528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        70528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   70528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1102                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1102    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1102                       # Request fanout histogram
system.membus.reqLayer0.occupancy              551000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2932000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
