

================================================================
== Vivado HLS Report for 'smvm_loop2PU2C2all3'
================================================================
* Date:           Thu Jun  6 17:10:35 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        smvmProject
* Solution:       Loop2PU2C2all3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop1   |    ?|    ?|         ?|          -|          -|     4|    no    |
        | + loop2  |    ?|    ?|         5|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    451|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    108|
|Register         |        0|      -|     535|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     535|    623|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |tmp_6_1_fu_449_p2               |     *    |      3|  0|  20|          32|          32|
    |tmp_6_fu_445_p2                 |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_289_p2                   |     +    |      0|  0|  12|           3|           1|
    |k_1_1_fu_357_p2                 |     +    |      0|  0|  39|           2|          32|
    |k_1_fu_330_p2                   |     +    |      0|  0|  39|           1|          32|
    |ytmp_1_1_fu_458_p2              |     +    |      0|  0|  39|          32|          32|
    |ytmp_1_fu_453_p2                |     +    |      0|  0|  39|          32|          32|
    |ap_condition_287                |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_283_p2              |   icmp   |      0|  0|   9|           3|           4|
    |tmp_3_1_fu_336_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_fu_305_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |ap_predicate_tran8to9_state4    |    or    |      0|  0|   2|           1|           1|
    |iNonZeroEl_load_0_ph_fu_363_p3  |  select  |      0|  0|  32|           1|          32|
    |iNonZeroEl_load_1_ph_fu_390_p3  |  select  |      0|  0|  32|           1|          32|
    |values_load_0_phi_fu_417_p3     |  select  |      0|  0|  32|           1|          32|
    |values_load_1_phi_fu_431_p3     |  select  |      0|  0|  32|           1|          32|
    |vector_load_0_phi_fu_424_p3     |  select  |      0|  0|  32|           1|          32|
    |vector_load_1_phi_fu_438_p3     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      6|  0| 451|         210|         457|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |i_reg_240                |   9|          2|    3|          6|
    |k1_reg_251               |   9|          2|   32|         64|
    |values_0_address0        |  15|          3|    3|          9|
    |values_1_address0        |  15|          3|    2|          6|
    |ytmp_lcssa_reg_272       |   9|          2|   32|         64|
    |ytmp_reg_260             |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         22|  106|        221|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |iFirstEl_load_reg_491        |  32|   0|   32|          0|
    |i_1_reg_466                  |   3|   0|    3|          0|
    |i_reg_240                    |   3|   0|    3|          0|
    |k1_reg_251                   |  32|   0|   32|          0|
    |newIndex6_reg_529            |  31|   0|   64|         33|
    |newIndex_reg_509             |  31|   0|   64|         33|
    |tmp_3_1_reg_525              |   1|   0|    1|          0|
    |tmp_3_reg_497                |   1|   0|    1|          0|
    |tmp_5_reg_501                |   1|   0|    1|          0|
    |tmp_5_reg_501_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_6_1_reg_625              |  32|   0|   32|          0|
    |tmp_6_reg_620                |  32|   0|   32|          0|
    |tmp_7_reg_560                |   1|   0|    1|          0|
    |tmp_8_reg_585                |   1|   0|    1|          0|
    |tmp_reg_471                  |   3|   0|   64|         61|
    |values_load_0_phi_reg_600    |  32|   0|   32|          0|
    |values_load_1_phi_reg_610    |  32|   0|   32|          0|
    |vector_load_0_phi_reg_605    |  32|   0|   32|          0|
    |vector_load_1_phi_reg_615    |  32|   0|   32|          0|
    |ytmp_lcssa_reg_272           |  32|   0|   32|          0|
    |ytmp_reg_260                 |  32|   0|   32|          0|
    |tmp_3_1_reg_525              |  64|  32|    1|          0|
    |tmp_3_reg_497                |  64|  32|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 535|  64|  536|        127|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | smvm_loop2PU2C2all3 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | smvm_loop2PU2C2all3 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | smvm_loop2PU2C2all3 | return value |
|ap_done                | out |    1| ap_ctrl_hs | smvm_loop2PU2C2all3 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | smvm_loop2PU2C2all3 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | smvm_loop2PU2C2all3 | return value |
|iFirstEl_address0      | out |    3|  ap_memory |       iFirstEl      |     array    |
|iFirstEl_ce0           | out |    1|  ap_memory |       iFirstEl      |     array    |
|iFirstEl_q0            |  in |   32|  ap_memory |       iFirstEl      |     array    |
|iFirstEl_address1      | out |    3|  ap_memory |       iFirstEl      |     array    |
|iFirstEl_ce1           | out |    1|  ap_memory |       iFirstEl      |     array    |
|iFirstEl_q1            |  in |   32|  ap_memory |       iFirstEl      |     array    |
|iNonZeroEl_0_address0  | out |    3|  ap_memory |     iNonZeroEl_0    |     array    |
|iNonZeroEl_0_ce0       | out |    1|  ap_memory |     iNonZeroEl_0    |     array    |
|iNonZeroEl_0_q0        |  in |   32|  ap_memory |     iNonZeroEl_0    |     array    |
|iNonZeroEl_0_address1  | out |    3|  ap_memory |     iNonZeroEl_0    |     array    |
|iNonZeroEl_0_ce1       | out |    1|  ap_memory |     iNonZeroEl_0    |     array    |
|iNonZeroEl_0_q1        |  in |   32|  ap_memory |     iNonZeroEl_0    |     array    |
|iNonZeroEl_1_address0  | out |    2|  ap_memory |     iNonZeroEl_1    |     array    |
|iNonZeroEl_1_ce0       | out |    1|  ap_memory |     iNonZeroEl_1    |     array    |
|iNonZeroEl_1_q0        |  in |   32|  ap_memory |     iNonZeroEl_1    |     array    |
|iNonZeroEl_1_address1  | out |    2|  ap_memory |     iNonZeroEl_1    |     array    |
|iNonZeroEl_1_ce1       | out |    1|  ap_memory |     iNonZeroEl_1    |     array    |
|iNonZeroEl_1_q1        |  in |   32|  ap_memory |     iNonZeroEl_1    |     array    |
|values_0_address0      | out |    3|  ap_memory |       values_0      |     array    |
|values_0_ce0           | out |    1|  ap_memory |       values_0      |     array    |
|values_0_q0            |  in |   32|  ap_memory |       values_0      |     array    |
|values_1_address0      | out |    2|  ap_memory |       values_1      |     array    |
|values_1_ce0           | out |    1|  ap_memory |       values_1      |     array    |
|values_1_q0            |  in |   32|  ap_memory |       values_1      |     array    |
|mulRes_address0        | out |    2|  ap_memory |        mulRes       |     array    |
|mulRes_ce0             | out |    1|  ap_memory |        mulRes       |     array    |
|mulRes_we0             | out |    1|  ap_memory |        mulRes       |     array    |
|mulRes_d0              | out |   32|  ap_memory |        mulRes       |     array    |
|vector_0_address0      | out |    1|  ap_memory |       vector_0      |     array    |
|vector_0_ce0           | out |    1|  ap_memory |       vector_0      |     array    |
|vector_0_q0            |  in |   32|  ap_memory |       vector_0      |     array    |
|vector_0_address1      | out |    1|  ap_memory |       vector_0      |     array    |
|vector_0_ce1           | out |    1|  ap_memory |       vector_0      |     array    |
|vector_0_q1            |  in |   32|  ap_memory |       vector_0      |     array    |
|vector_1_address0      | out |    1|  ap_memory |       vector_1      |     array    |
|vector_1_ce0           | out |    1|  ap_memory |       vector_1      |     array    |
|vector_1_q0            |  in |   32|  ap_memory |       vector_1      |     array    |
|vector_1_address1      | out |    1|  ap_memory |       vector_1      |     array    |
|vector_1_ce1           | out |    1|  ap_memory |       vector_1      |     array    |
|vector_1_q1            |  in |   32|  ap_memory |       vector_1      |     array    |
+-----------------------+-----+-----+------------+---------------------+--------------+

