
*** Running vivado
    with args -log uart_top_controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_top_controller.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source uart_top_controller.tcl -notrace
Command: synth_design -top uart_top_controller -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 93963
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2387.273 ; gain = 0.000 ; free physical = 20491 ; free virtual = 30043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_top_controller' [/home/aaronnanas/vivado_projects/ece524_final_proj/uart_controller/uart_controller.srcs/sources_1/new/uart_top_controller.vhd:34]
	Parameter g_clk_cycles_bit bound to: 1085 - type: integer 
	Parameter g_clk_cycles_bit bound to: 1085 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/uart_controller/uart_controller.srcs/sources_1/new/uart_rx.vhd:22' bound to instance 'uart_rx_instance' of component 'uart_rx' [/home/aaronnanas/vivado_projects/ece524_final_proj/uart_controller/uart_controller.srcs/sources_1/new/uart_top_controller.vhd:68]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/home/aaronnanas/vivado_projects/ece524_final_proj/uart_controller/uart_controller.srcs/sources_1/new/uart_rx.vhd:34]
	Parameter g_clk_cycles_bit bound to: 1085 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (1#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/uart_controller/uart_controller.srcs/sources_1/new/uart_rx.vhd:34]
	Parameter g_clk_cycles_bit bound to: 1085 - type: integer 
INFO: [Synth 8-3491] module 'uart_tx' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/uart_controller/uart_controller.srcs/sources_1/new/uart_tx.vhd:15' bound to instance 'uart_tx_instance' of component 'uart_tx' [/home/aaronnanas/vivado_projects/ece524_final_proj/uart_controller/uart_controller.srcs/sources_1/new/uart_top_controller.vhd:80]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [/home/aaronnanas/vivado_projects/ece524_final_proj/uart_controller/uart_controller.srcs/sources_1/new/uart_tx.vhd:30]
	Parameter g_clk_cycles_bit bound to: 1085 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (2#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/uart_controller/uart_controller.srcs/sources_1/new/uart_tx.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'uart_top_controller' (3#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/uart_controller/uart_controller.srcs/sources_1/new/uart_top_controller.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2387.273 ; gain = 0.000 ; free physical = 20527 ; free virtual = 30081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2390.125 ; gain = 2.852 ; free physical = 21210 ; free virtual = 30763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2390.125 ; gain = 2.852 ; free physical = 21210 ; free virtual = 30763
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.125 ; gain = 0.000 ; free physical = 21203 ; free virtual = 30757
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aaronnanas/vivado_projects/ece524_final_proj/uart_controller/uart_controller.srcs/constrs_1/new/zybo_z720_constraints.xdc]
Finished Parsing XDC File [/home/aaronnanas/vivado_projects/ece524_final_proj/uart_controller/uart_controller.srcs/constrs_1/new/zybo_z720_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aaronnanas/vivado_projects/ece524_final_proj/uart_controller/uart_controller.srcs/constrs_1/new/zybo_z720_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_top_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_top_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2549.906 ; gain = 0.000 ; free physical = 21192 ; free virtual = 30745
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2549.906 ; gain = 0.000 ; free physical = 21192 ; free virtual = 30745
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2549.906 ; gain = 162.633 ; free physical = 21252 ; free virtual = 30813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2549.906 ; gain = 162.633 ; free physical = 21252 ; free virtual = 30813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2549.906 ; gain = 162.633 ; free physical = 21252 ; free virtual = 30813
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Tx_UART_State_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            tx_start_bit |                              001 |                              001
          tx_serial_data |                              010 |                              010
             tx_stop_bit |                              011 |                              011
                 tx_done |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Tx_UART_State_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2549.906 ; gain = 162.633 ; free physical = 21243 ; free virtual = 30804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 2     
	   5 Input   11 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2549.906 ; gain = 162.633 ; free physical = 21232 ; free virtual = 30794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2549.906 ; gain = 162.633 ; free physical = 21116 ; free virtual = 30673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2549.906 ; gain = 162.633 ; free physical = 21114 ; free virtual = 30671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2549.906 ; gain = 162.633 ; free physical = 21113 ; free virtual = 30670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2549.906 ; gain = 162.633 ; free physical = 21107 ; free virtual = 30670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2549.906 ; gain = 162.633 ; free physical = 21107 ; free virtual = 30670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2549.906 ; gain = 162.633 ; free physical = 21107 ; free virtual = 30670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2549.906 ; gain = 162.633 ; free physical = 21107 ; free virtual = 30670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2549.906 ; gain = 162.633 ; free physical = 21107 ; free virtual = 30670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2549.906 ; gain = 162.633 ; free physical = 21107 ; free virtual = 30670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     5|
|3     |LUT3 |    12|
|4     |LUT4 |    15|
|5     |LUT5 |    16|
|6     |LUT6 |    33|
|7     |FDRE |    56|
|8     |IBUF |     2|
|9     |OBUF |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2549.906 ; gain = 162.633 ; free physical = 21107 ; free virtual = 30670
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2549.906 ; gain = 2.852 ; free physical = 21161 ; free virtual = 30725
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2549.906 ; gain = 162.633 ; free physical = 21161 ; free virtual = 30725
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2549.906 ; gain = 0.000 ; free physical = 21246 ; free virtual = 30809
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2549.906 ; gain = 0.000 ; free physical = 21192 ; free virtual = 30754
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2549.906 ; gain = 162.750 ; free physical = 21335 ; free virtual = 30897
INFO: [Common 17-1381] The checkpoint '/home/aaronnanas/vivado_projects/ece524_final_proj/uart_controller/uart_controller.runs/synth_1/uart_top_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_top_controller_utilization_synth.rpt -pb uart_top_controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 20 19:25:01 2021...
