#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcf73c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcf7550 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xce82d0 .functor NOT 1, L_0xd57600, C4<0>, C4<0>, C4<0>;
L_0xd573e0 .functor XOR 2, L_0xd57280, L_0xd57340, C4<00>, C4<00>;
L_0xd574f0 .functor XOR 2, L_0xd573e0, L_0xd57450, C4<00>, C4<00>;
v0xd4e120_0 .net *"_ivl_10", 1 0, L_0xd57450;  1 drivers
v0xd4e220_0 .net *"_ivl_12", 1 0, L_0xd574f0;  1 drivers
v0xd4e300_0 .net *"_ivl_2", 1 0, L_0xd51440;  1 drivers
v0xd4e3c0_0 .net *"_ivl_4", 1 0, L_0xd57280;  1 drivers
v0xd4e4a0_0 .net *"_ivl_6", 1 0, L_0xd57340;  1 drivers
v0xd4e5d0_0 .net *"_ivl_8", 1 0, L_0xd573e0;  1 drivers
v0xd4e6b0_0 .net "a", 0 0, v0xd486e0_0;  1 drivers
v0xd4e750_0 .net "b", 0 0, v0xd48780_0;  1 drivers
v0xd4e7f0_0 .net "c", 0 0, v0xd48820_0;  1 drivers
v0xd4e890_0 .var "clk", 0 0;
v0xd4e930_0 .net "d", 0 0, v0xd48960_0;  1 drivers
v0xd4e9d0_0 .net "out_pos_dut", 0 0, L_0xd56e90;  1 drivers
v0xd4ea70_0 .net "out_pos_ref", 0 0, L_0xd4ffa0;  1 drivers
v0xd4eb10_0 .net "out_sop_dut", 0 0, L_0xd54490;  1 drivers
v0xd4ebb0_0 .net "out_sop_ref", 0 0, L_0xd22e90;  1 drivers
v0xd4ec50_0 .var/2u "stats1", 223 0;
v0xd4ecf0_0 .var/2u "strobe", 0 0;
v0xd4ed90_0 .net "tb_match", 0 0, L_0xd57600;  1 drivers
v0xd4ee60_0 .net "tb_mismatch", 0 0, L_0xce82d0;  1 drivers
v0xd4ef00_0 .net "wavedrom_enable", 0 0, v0xd48c30_0;  1 drivers
v0xd4efd0_0 .net "wavedrom_title", 511 0, v0xd48cd0_0;  1 drivers
L_0xd51440 .concat [ 1 1 0 0], L_0xd4ffa0, L_0xd22e90;
L_0xd57280 .concat [ 1 1 0 0], L_0xd4ffa0, L_0xd22e90;
L_0xd57340 .concat [ 1 1 0 0], L_0xd56e90, L_0xd54490;
L_0xd57450 .concat [ 1 1 0 0], L_0xd4ffa0, L_0xd22e90;
L_0xd57600 .cmp/eeq 2, L_0xd51440, L_0xd574f0;
S_0xcf76e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xcf7550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xce86b0 .functor AND 1, v0xd48820_0, v0xd48960_0, C4<1>, C4<1>;
L_0xce8a90 .functor NOT 1, v0xd486e0_0, C4<0>, C4<0>, C4<0>;
L_0xce8e70 .functor NOT 1, v0xd48780_0, C4<0>, C4<0>, C4<0>;
L_0xce90f0 .functor AND 1, L_0xce8a90, L_0xce8e70, C4<1>, C4<1>;
L_0xd02060 .functor AND 1, L_0xce90f0, v0xd48820_0, C4<1>, C4<1>;
L_0xd22e90 .functor OR 1, L_0xce86b0, L_0xd02060, C4<0>, C4<0>;
L_0xd4f420 .functor NOT 1, v0xd48780_0, C4<0>, C4<0>, C4<0>;
L_0xd4f490 .functor OR 1, L_0xd4f420, v0xd48960_0, C4<0>, C4<0>;
L_0xd4f5a0 .functor AND 1, v0xd48820_0, L_0xd4f490, C4<1>, C4<1>;
L_0xd4f660 .functor NOT 1, v0xd486e0_0, C4<0>, C4<0>, C4<0>;
L_0xd4f730 .functor OR 1, L_0xd4f660, v0xd48780_0, C4<0>, C4<0>;
L_0xd4f7a0 .functor AND 1, L_0xd4f5a0, L_0xd4f730, C4<1>, C4<1>;
L_0xd4f920 .functor NOT 1, v0xd48780_0, C4<0>, C4<0>, C4<0>;
L_0xd4f990 .functor OR 1, L_0xd4f920, v0xd48960_0, C4<0>, C4<0>;
L_0xd4f8b0 .functor AND 1, v0xd48820_0, L_0xd4f990, C4<1>, C4<1>;
L_0xd4fb20 .functor NOT 1, v0xd486e0_0, C4<0>, C4<0>, C4<0>;
L_0xd4fc20 .functor OR 1, L_0xd4fb20, v0xd48960_0, C4<0>, C4<0>;
L_0xd4fce0 .functor AND 1, L_0xd4f8b0, L_0xd4fc20, C4<1>, C4<1>;
L_0xd4fe90 .functor XNOR 1, L_0xd4f7a0, L_0xd4fce0, C4<0>, C4<0>;
v0xce7c00_0 .net *"_ivl_0", 0 0, L_0xce86b0;  1 drivers
v0xce8000_0 .net *"_ivl_12", 0 0, L_0xd4f420;  1 drivers
v0xce83e0_0 .net *"_ivl_14", 0 0, L_0xd4f490;  1 drivers
v0xce87c0_0 .net *"_ivl_16", 0 0, L_0xd4f5a0;  1 drivers
v0xce8ba0_0 .net *"_ivl_18", 0 0, L_0xd4f660;  1 drivers
v0xce8f80_0 .net *"_ivl_2", 0 0, L_0xce8a90;  1 drivers
v0xce9200_0 .net *"_ivl_20", 0 0, L_0xd4f730;  1 drivers
v0xd46c50_0 .net *"_ivl_24", 0 0, L_0xd4f920;  1 drivers
v0xd46d30_0 .net *"_ivl_26", 0 0, L_0xd4f990;  1 drivers
v0xd46e10_0 .net *"_ivl_28", 0 0, L_0xd4f8b0;  1 drivers
v0xd46ef0_0 .net *"_ivl_30", 0 0, L_0xd4fb20;  1 drivers
v0xd46fd0_0 .net *"_ivl_32", 0 0, L_0xd4fc20;  1 drivers
v0xd470b0_0 .net *"_ivl_36", 0 0, L_0xd4fe90;  1 drivers
L_0x7f79f1645018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd47170_0 .net *"_ivl_38", 0 0, L_0x7f79f1645018;  1 drivers
v0xd47250_0 .net *"_ivl_4", 0 0, L_0xce8e70;  1 drivers
v0xd47330_0 .net *"_ivl_6", 0 0, L_0xce90f0;  1 drivers
v0xd47410_0 .net *"_ivl_8", 0 0, L_0xd02060;  1 drivers
v0xd474f0_0 .net "a", 0 0, v0xd486e0_0;  alias, 1 drivers
v0xd475b0_0 .net "b", 0 0, v0xd48780_0;  alias, 1 drivers
v0xd47670_0 .net "c", 0 0, v0xd48820_0;  alias, 1 drivers
v0xd47730_0 .net "d", 0 0, v0xd48960_0;  alias, 1 drivers
v0xd477f0_0 .net "out_pos", 0 0, L_0xd4ffa0;  alias, 1 drivers
v0xd478b0_0 .net "out_sop", 0 0, L_0xd22e90;  alias, 1 drivers
v0xd47970_0 .net "pos0", 0 0, L_0xd4f7a0;  1 drivers
v0xd47a30_0 .net "pos1", 0 0, L_0xd4fce0;  1 drivers
L_0xd4ffa0 .functor MUXZ 1, L_0x7f79f1645018, L_0xd4f7a0, L_0xd4fe90, C4<>;
S_0xd47bb0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xcf7550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xd486e0_0 .var "a", 0 0;
v0xd48780_0 .var "b", 0 0;
v0xd48820_0 .var "c", 0 0;
v0xd488c0_0 .net "clk", 0 0, v0xd4e890_0;  1 drivers
v0xd48960_0 .var "d", 0 0;
v0xd48a50_0 .var/2u "fail", 0 0;
v0xd48af0_0 .var/2u "fail1", 0 0;
v0xd48b90_0 .net "tb_match", 0 0, L_0xd57600;  alias, 1 drivers
v0xd48c30_0 .var "wavedrom_enable", 0 0;
v0xd48cd0_0 .var "wavedrom_title", 511 0;
E_0xcf5d30/0 .event negedge, v0xd488c0_0;
E_0xcf5d30/1 .event posedge, v0xd488c0_0;
E_0xcf5d30 .event/or E_0xcf5d30/0, E_0xcf5d30/1;
S_0xd47ee0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xd47bb0;
 .timescale -12 -12;
v0xd48120_0 .var/2s "i", 31 0;
E_0xcf5bd0 .event posedge, v0xd488c0_0;
S_0xd48220 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xd47bb0;
 .timescale -12 -12;
v0xd48420_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd48500 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xd47bb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd48eb0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xcf7550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd50150 .functor NOT 1, v0xd48780_0, C4<0>, C4<0>, C4<0>;
L_0xd502f0 .functor AND 1, v0xd486e0_0, L_0xd50150, C4<1>, C4<1>;
L_0xd503d0 .functor NOT 1, v0xd48820_0, C4<0>, C4<0>, C4<0>;
L_0xd50550 .functor AND 1, L_0xd502f0, L_0xd503d0, C4<1>, C4<1>;
L_0xd50690 .functor NOT 1, v0xd48960_0, C4<0>, C4<0>, C4<0>;
L_0xd50810 .functor AND 1, L_0xd50550, L_0xd50690, C4<1>, C4<1>;
L_0xd50960 .functor NOT 1, v0xd486e0_0, C4<0>, C4<0>, C4<0>;
L_0xd50ae0 .functor AND 1, L_0xd50960, v0xd48780_0, C4<1>, C4<1>;
L_0xd50bf0 .functor NOT 1, v0xd48820_0, C4<0>, C4<0>, C4<0>;
L_0xd50c60 .functor AND 1, L_0xd50ae0, L_0xd50bf0, C4<1>, C4<1>;
L_0xd50dd0 .functor NOT 1, v0xd48960_0, C4<0>, C4<0>, C4<0>;
L_0xd50e40 .functor AND 1, L_0xd50c60, L_0xd50dd0, C4<1>, C4<1>;
L_0xd50f70 .functor OR 1, L_0xd50810, L_0xd50e40, C4<0>, C4<0>;
L_0xd51080 .functor NOT 1, v0xd486e0_0, C4<0>, C4<0>, C4<0>;
L_0xd50f00 .functor NOT 1, v0xd48780_0, C4<0>, C4<0>, C4<0>;
L_0xd51170 .functor AND 1, L_0xd51080, L_0xd50f00, C4<1>, C4<1>;
L_0xd51310 .functor AND 1, L_0xd51170, v0xd48820_0, C4<1>, C4<1>;
L_0xd513d0 .functor NOT 1, v0xd48960_0, C4<0>, C4<0>, C4<0>;
L_0xd514e0 .functor AND 1, L_0xd51310, L_0xd513d0, C4<1>, C4<1>;
L_0xd515f0 .functor OR 1, L_0xd50f70, L_0xd514e0, C4<0>, C4<0>;
L_0xd517b0 .functor NOT 1, v0xd486e0_0, C4<0>, C4<0>, C4<0>;
L_0xd51820 .functor NOT 1, v0xd48780_0, C4<0>, C4<0>, C4<0>;
L_0xd51950 .functor AND 1, L_0xd517b0, L_0xd51820, C4<1>, C4<1>;
L_0xd51a60 .functor NOT 1, v0xd48820_0, C4<0>, C4<0>, C4<0>;
L_0xd51ba0 .functor AND 1, L_0xd51950, L_0xd51a60, C4<1>, C4<1>;
L_0xd51cb0 .functor AND 1, L_0xd51ba0, v0xd48960_0, C4<1>, C4<1>;
L_0xd51e50 .functor OR 1, L_0xd515f0, L_0xd51cb0, C4<0>, C4<0>;
L_0xd51f60 .functor NOT 1, v0xd486e0_0, C4<0>, C4<0>, C4<0>;
L_0xd520c0 .functor NOT 1, v0xd48780_0, C4<0>, C4<0>, C4<0>;
L_0xd52130 .functor AND 1, L_0xd51f60, L_0xd520c0, C4<1>, C4<1>;
L_0xd52340 .functor AND 1, L_0xd52130, v0xd48820_0, C4<1>, C4<1>;
L_0xd52400 .functor AND 1, L_0xd52340, v0xd48960_0, C4<1>, C4<1>;
L_0xd525d0 .functor OR 1, L_0xd51e50, L_0xd52400, C4<0>, C4<0>;
L_0xd526e0 .functor AND 1, v0xd486e0_0, v0xd48780_0, C4<1>, C4<1>;
L_0xd52870 .functor AND 1, L_0xd526e0, v0xd48820_0, C4<1>, C4<1>;
L_0xd52930 .functor NOT 1, v0xd48960_0, C4<0>, C4<0>, C4<0>;
L_0xd52ad0 .functor AND 1, L_0xd52870, L_0xd52930, C4<1>, C4<1>;
L_0xd52be0 .functor OR 1, L_0xd525d0, L_0xd52ad0, C4<0>, C4<0>;
L_0xd529a0 .functor NOT 1, v0xd48780_0, C4<0>, C4<0>, C4<0>;
L_0xd52a10 .functor AND 1, v0xd486e0_0, L_0xd529a0, C4<1>, C4<1>;
L_0xd52e40 .functor AND 1, L_0xd52a10, v0xd48820_0, C4<1>, C4<1>;
L_0xd52f00 .functor AND 1, L_0xd52e40, v0xd48960_0, C4<1>, C4<1>;
L_0xd53120 .functor OR 1, L_0xd52be0, L_0xd52f00, C4<0>, C4<0>;
L_0xd53230 .functor AND 1, v0xd486e0_0, v0xd48780_0, C4<1>, C4<1>;
L_0xd53410 .functor NOT 1, v0xd48820_0, C4<0>, C4<0>, C4<0>;
L_0xd53480 .functor AND 1, L_0xd53230, L_0xd53410, C4<1>, C4<1>;
L_0xd53710 .functor NOT 1, v0xd48960_0, C4<0>, C4<0>, C4<0>;
L_0xd53780 .functor AND 1, L_0xd53480, L_0xd53710, C4<1>, C4<1>;
L_0xd53a20 .functor OR 1, L_0xd53120, L_0xd53780, C4<0>, C4<0>;
L_0xd53b30 .functor AND 1, v0xd486e0_0, v0xd48780_0, C4<1>, C4<1>;
L_0xd53d40 .functor AND 1, L_0xd53b30, v0xd48820_0, C4<1>, C4<1>;
L_0xd54010 .functor AND 1, L_0xd53d40, v0xd48960_0, C4<1>, C4<1>;
L_0xd54490 .functor OR 1, L_0xd53a20, L_0xd54010, C4<0>, C4<0>;
L_0xd545f0 .functor NOT 1, v0xd486e0_0, C4<0>, C4<0>, C4<0>;
L_0xd54a30 .functor NOT 1, v0xd48780_0, C4<0>, C4<0>, C4<0>;
L_0xd54aa0 .functor OR 1, L_0xd545f0, L_0xd54a30, C4<0>, C4<0>;
L_0xd54d80 .functor NOT 1, v0xd48820_0, C4<0>, C4<0>, C4<0>;
L_0xd54df0 .functor OR 1, L_0xd54aa0, L_0xd54d80, C4<0>, C4<0>;
L_0xd550e0 .functor NOT 1, v0xd48960_0, C4<0>, C4<0>, C4<0>;
L_0xd55150 .functor OR 1, L_0xd54df0, L_0xd550e0, C4<0>, C4<0>;
L_0xd55450 .functor OR 1, v0xd486e0_0, v0xd48780_0, C4<0>, C4<0>;
L_0xd554c0 .functor NOT 1, v0xd48820_0, C4<0>, C4<0>, C4<0>;
L_0xd55730 .functor OR 1, L_0xd55450, L_0xd554c0, C4<0>, C4<0>;
L_0xd55840 .functor NOT 1, v0xd48960_0, C4<0>, C4<0>, C4<0>;
L_0xd55ac0 .functor OR 1, L_0xd55730, L_0xd55840, C4<0>, C4<0>;
L_0xd55bd0 .functor AND 1, L_0xd55150, L_0xd55ac0, C4<1>, C4<1>;
L_0xd55f00 .functor NOT 1, v0xd48780_0, C4<0>, C4<0>, C4<0>;
L_0xd55f70 .functor OR 1, v0xd486e0_0, L_0xd55f00, C4<0>, C4<0>;
L_0xd56260 .functor OR 1, L_0xd55f70, v0xd48820_0, C4<0>, C4<0>;
L_0xd56320 .functor NOT 1, v0xd48960_0, C4<0>, C4<0>, C4<0>;
L_0xd565d0 .functor OR 1, L_0xd56260, L_0xd56320, C4<0>, C4<0>;
L_0xd566e0 .functor AND 1, L_0xd55bd0, L_0xd565d0, C4<1>, C4<1>;
L_0xd56a40 .functor OR 1, v0xd486e0_0, v0xd48780_0, C4<0>, C4<0>;
L_0xd56ab0 .functor OR 1, L_0xd56a40, v0xd48820_0, C4<0>, C4<0>;
L_0xd56dd0 .functor OR 1, L_0xd56ab0, v0xd48960_0, C4<0>, C4<0>;
L_0xd56e90 .functor AND 1, L_0xd566e0, L_0xd56dd0, C4<1>, C4<1>;
v0xd49070_0 .net *"_ivl_0", 0 0, L_0xd50150;  1 drivers
v0xd49150_0 .net *"_ivl_10", 0 0, L_0xd50810;  1 drivers
v0xd49230_0 .net *"_ivl_100", 0 0, L_0xd53d40;  1 drivers
v0xd49320_0 .net *"_ivl_102", 0 0, L_0xd54010;  1 drivers
v0xd49400_0 .net *"_ivl_106", 0 0, L_0xd545f0;  1 drivers
v0xd49530_0 .net *"_ivl_108", 0 0, L_0xd54a30;  1 drivers
v0xd49610_0 .net *"_ivl_110", 0 0, L_0xd54aa0;  1 drivers
v0xd496f0_0 .net *"_ivl_112", 0 0, L_0xd54d80;  1 drivers
v0xd497d0_0 .net *"_ivl_114", 0 0, L_0xd54df0;  1 drivers
v0xd49940_0 .net *"_ivl_116", 0 0, L_0xd550e0;  1 drivers
v0xd49a20_0 .net *"_ivl_118", 0 0, L_0xd55150;  1 drivers
v0xd49b00_0 .net *"_ivl_12", 0 0, L_0xd50960;  1 drivers
v0xd49be0_0 .net *"_ivl_120", 0 0, L_0xd55450;  1 drivers
v0xd49cc0_0 .net *"_ivl_122", 0 0, L_0xd554c0;  1 drivers
v0xd49da0_0 .net *"_ivl_124", 0 0, L_0xd55730;  1 drivers
v0xd49e80_0 .net *"_ivl_126", 0 0, L_0xd55840;  1 drivers
v0xd49f60_0 .net *"_ivl_128", 0 0, L_0xd55ac0;  1 drivers
v0xd4a150_0 .net *"_ivl_130", 0 0, L_0xd55bd0;  1 drivers
v0xd4a230_0 .net *"_ivl_132", 0 0, L_0xd55f00;  1 drivers
v0xd4a310_0 .net *"_ivl_134", 0 0, L_0xd55f70;  1 drivers
v0xd4a3f0_0 .net *"_ivl_136", 0 0, L_0xd56260;  1 drivers
v0xd4a4d0_0 .net *"_ivl_138", 0 0, L_0xd56320;  1 drivers
v0xd4a5b0_0 .net *"_ivl_14", 0 0, L_0xd50ae0;  1 drivers
v0xd4a690_0 .net *"_ivl_140", 0 0, L_0xd565d0;  1 drivers
v0xd4a770_0 .net *"_ivl_142", 0 0, L_0xd566e0;  1 drivers
v0xd4a850_0 .net *"_ivl_144", 0 0, L_0xd56a40;  1 drivers
v0xd4a930_0 .net *"_ivl_146", 0 0, L_0xd56ab0;  1 drivers
v0xd4aa10_0 .net *"_ivl_148", 0 0, L_0xd56dd0;  1 drivers
v0xd4aaf0_0 .net *"_ivl_16", 0 0, L_0xd50bf0;  1 drivers
v0xd4abd0_0 .net *"_ivl_18", 0 0, L_0xd50c60;  1 drivers
v0xd4acb0_0 .net *"_ivl_2", 0 0, L_0xd502f0;  1 drivers
v0xd4ad90_0 .net *"_ivl_20", 0 0, L_0xd50dd0;  1 drivers
v0xd4ae70_0 .net *"_ivl_22", 0 0, L_0xd50e40;  1 drivers
v0xd4b160_0 .net *"_ivl_24", 0 0, L_0xd50f70;  1 drivers
v0xd4b240_0 .net *"_ivl_26", 0 0, L_0xd51080;  1 drivers
v0xd4b320_0 .net *"_ivl_28", 0 0, L_0xd50f00;  1 drivers
v0xd4b400_0 .net *"_ivl_30", 0 0, L_0xd51170;  1 drivers
v0xd4b4e0_0 .net *"_ivl_32", 0 0, L_0xd51310;  1 drivers
v0xd4b5c0_0 .net *"_ivl_34", 0 0, L_0xd513d0;  1 drivers
v0xd4b6a0_0 .net *"_ivl_36", 0 0, L_0xd514e0;  1 drivers
v0xd4b780_0 .net *"_ivl_38", 0 0, L_0xd515f0;  1 drivers
v0xd4b860_0 .net *"_ivl_4", 0 0, L_0xd503d0;  1 drivers
v0xd4b940_0 .net *"_ivl_40", 0 0, L_0xd517b0;  1 drivers
v0xd4ba20_0 .net *"_ivl_42", 0 0, L_0xd51820;  1 drivers
v0xd4bb00_0 .net *"_ivl_44", 0 0, L_0xd51950;  1 drivers
v0xd4bbe0_0 .net *"_ivl_46", 0 0, L_0xd51a60;  1 drivers
v0xd4bcc0_0 .net *"_ivl_48", 0 0, L_0xd51ba0;  1 drivers
v0xd4bda0_0 .net *"_ivl_50", 0 0, L_0xd51cb0;  1 drivers
v0xd4be80_0 .net *"_ivl_52", 0 0, L_0xd51e50;  1 drivers
v0xd4bf60_0 .net *"_ivl_54", 0 0, L_0xd51f60;  1 drivers
v0xd4c040_0 .net *"_ivl_56", 0 0, L_0xd520c0;  1 drivers
v0xd4c120_0 .net *"_ivl_58", 0 0, L_0xd52130;  1 drivers
v0xd4c200_0 .net *"_ivl_6", 0 0, L_0xd50550;  1 drivers
v0xd4c2e0_0 .net *"_ivl_60", 0 0, L_0xd52340;  1 drivers
v0xd4c3c0_0 .net *"_ivl_62", 0 0, L_0xd52400;  1 drivers
v0xd4c4a0_0 .net *"_ivl_64", 0 0, L_0xd525d0;  1 drivers
v0xd4c580_0 .net *"_ivl_66", 0 0, L_0xd526e0;  1 drivers
v0xd4c660_0 .net *"_ivl_68", 0 0, L_0xd52870;  1 drivers
v0xd4c740_0 .net *"_ivl_70", 0 0, L_0xd52930;  1 drivers
v0xd4c820_0 .net *"_ivl_72", 0 0, L_0xd52ad0;  1 drivers
v0xd4c900_0 .net *"_ivl_74", 0 0, L_0xd52be0;  1 drivers
v0xd4c9e0_0 .net *"_ivl_76", 0 0, L_0xd529a0;  1 drivers
v0xd4cac0_0 .net *"_ivl_78", 0 0, L_0xd52a10;  1 drivers
v0xd4cba0_0 .net *"_ivl_8", 0 0, L_0xd50690;  1 drivers
v0xd4cc80_0 .net *"_ivl_80", 0 0, L_0xd52e40;  1 drivers
v0xd4d170_0 .net *"_ivl_82", 0 0, L_0xd52f00;  1 drivers
v0xd4d250_0 .net *"_ivl_84", 0 0, L_0xd53120;  1 drivers
v0xd4d330_0 .net *"_ivl_86", 0 0, L_0xd53230;  1 drivers
v0xd4d410_0 .net *"_ivl_88", 0 0, L_0xd53410;  1 drivers
v0xd4d4f0_0 .net *"_ivl_90", 0 0, L_0xd53480;  1 drivers
v0xd4d5d0_0 .net *"_ivl_92", 0 0, L_0xd53710;  1 drivers
v0xd4d6b0_0 .net *"_ivl_94", 0 0, L_0xd53780;  1 drivers
v0xd4d790_0 .net *"_ivl_96", 0 0, L_0xd53a20;  1 drivers
v0xd4d870_0 .net *"_ivl_98", 0 0, L_0xd53b30;  1 drivers
v0xd4d950_0 .net "a", 0 0, v0xd486e0_0;  alias, 1 drivers
v0xd4d9f0_0 .net "b", 0 0, v0xd48780_0;  alias, 1 drivers
v0xd4dae0_0 .net "c", 0 0, v0xd48820_0;  alias, 1 drivers
v0xd4dbd0_0 .net "d", 0 0, v0xd48960_0;  alias, 1 drivers
v0xd4dcc0_0 .net "out_pos", 0 0, L_0xd56e90;  alias, 1 drivers
v0xd4dd80_0 .net "out_sop", 0 0, L_0xd54490;  alias, 1 drivers
S_0xd4df00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xcf7550;
 .timescale -12 -12;
E_0xcdd9f0 .event anyedge, v0xd4ecf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd4ecf0_0;
    %nor/r;
    %assign/vec4 v0xd4ecf0_0, 0;
    %wait E_0xcdd9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd47bb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd48a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd48af0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xd47bb0;
T_4 ;
    %wait E_0xcf5d30;
    %load/vec4 v0xd48b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd48a50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd47bb0;
T_5 ;
    %wait E_0xcf5bd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd48960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48780_0, 0;
    %assign/vec4 v0xd486e0_0, 0;
    %wait E_0xcf5bd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd48960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48780_0, 0;
    %assign/vec4 v0xd486e0_0, 0;
    %wait E_0xcf5bd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd48960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48780_0, 0;
    %assign/vec4 v0xd486e0_0, 0;
    %wait E_0xcf5bd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd48960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48780_0, 0;
    %assign/vec4 v0xd486e0_0, 0;
    %wait E_0xcf5bd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd48960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48780_0, 0;
    %assign/vec4 v0xd486e0_0, 0;
    %wait E_0xcf5bd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd48960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48780_0, 0;
    %assign/vec4 v0xd486e0_0, 0;
    %wait E_0xcf5bd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd48960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48780_0, 0;
    %assign/vec4 v0xd486e0_0, 0;
    %wait E_0xcf5bd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd48960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48780_0, 0;
    %assign/vec4 v0xd486e0_0, 0;
    %wait E_0xcf5bd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd48960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48780_0, 0;
    %assign/vec4 v0xd486e0_0, 0;
    %wait E_0xcf5bd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd48960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48780_0, 0;
    %assign/vec4 v0xd486e0_0, 0;
    %wait E_0xcf5bd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd48960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48780_0, 0;
    %assign/vec4 v0xd486e0_0, 0;
    %wait E_0xcf5bd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd48960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48780_0, 0;
    %assign/vec4 v0xd486e0_0, 0;
    %wait E_0xcf5bd0;
    %load/vec4 v0xd48a50_0;
    %store/vec4 v0xd48af0_0, 0, 1;
    %fork t_1, S_0xd47ee0;
    %jmp t_0;
    .scope S_0xd47ee0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd48120_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xd48120_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xcf5bd0;
    %load/vec4 v0xd48120_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd48960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48780_0, 0;
    %assign/vec4 v0xd486e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd48120_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd48120_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xd47bb0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcf5d30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd48960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd48780_0, 0;
    %assign/vec4 v0xd486e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xd48a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xd48af0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xcf7550;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd4e890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd4ecf0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xcf7550;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xd4e890_0;
    %inv;
    %store/vec4 v0xd4e890_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xcf7550;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd488c0_0, v0xd4ee60_0, v0xd4e6b0_0, v0xd4e750_0, v0xd4e7f0_0, v0xd4e930_0, v0xd4ebb0_0, v0xd4eb10_0, v0xd4ea70_0, v0xd4e9d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xcf7550;
T_9 ;
    %load/vec4 v0xd4ec50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xd4ec50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd4ec50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xd4ec50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xd4ec50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd4ec50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xd4ec50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd4ec50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd4ec50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd4ec50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xcf7550;
T_10 ;
    %wait E_0xcf5d30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd4ec50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd4ec50_0, 4, 32;
    %load/vec4 v0xd4ed90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xd4ec50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd4ec50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd4ec50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd4ec50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xd4ebb0_0;
    %load/vec4 v0xd4ebb0_0;
    %load/vec4 v0xd4eb10_0;
    %xor;
    %load/vec4 v0xd4ebb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xd4ec50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd4ec50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xd4ec50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd4ec50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xd4ea70_0;
    %load/vec4 v0xd4ea70_0;
    %load/vec4 v0xd4e9d0_0;
    %xor;
    %load/vec4 v0xd4ea70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xd4ec50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd4ec50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xd4ec50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd4ec50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth5/human/ece241_2013_q2/iter2/response0/top_module.sv";
