Classic Timing Analyzer report for lab_6
Mon Oct 31 18:21:03 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                          ;
+------------------------------+-------+---------------+-------------+-----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 18.149 ns   ; Blogic[1] ; leds1[6] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------+
; tpd                                                                       ;
+-------+-------------------+-----------------+--------------+--------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From         ; To           ;
+-------+-------------------+-----------------+--------------+--------------+
; N/A   ; None              ; 18.149 ns       ; Blogic[1]    ; leds1[6]     ;
; N/A   ; None              ; 18.106 ns       ; Alogic[2]    ; leds1[6]     ;
; N/A   ; None              ; 18.013 ns       ; Alogic[1]    ; leds1[6]     ;
; N/A   ; None              ; 18.000 ns       ; Blogic[2]    ; leds1[6]     ;
; N/A   ; None              ; 17.795 ns       ; Blogic[1]    ; leds1[1]     ;
; N/A   ; None              ; 17.752 ns       ; Alogic[2]    ; leds1[1]     ;
; N/A   ; None              ; 17.659 ns       ; Alogic[1]    ; leds1[1]     ;
; N/A   ; None              ; 17.646 ns       ; Blogic[2]    ; leds1[1]     ;
; N/A   ; None              ; 17.394 ns       ; Blogic[1]    ; leds1[5]     ;
; N/A   ; None              ; 17.351 ns       ; Alogic[2]    ; leds1[5]     ;
; N/A   ; None              ; 17.341 ns       ; Alogic[0]    ; leds1[6]     ;
; N/A   ; None              ; 17.258 ns       ; Alogic[1]    ; leds1[5]     ;
; N/A   ; None              ; 17.245 ns       ; Blogic[2]    ; leds1[5]     ;
; N/A   ; None              ; 17.013 ns       ; Blogic[1]    ; trueFalse[0] ;
; N/A   ; None              ; 16.987 ns       ; Alogic[0]    ; leds1[1]     ;
; N/A   ; None              ; 16.974 ns       ; Blogic[0]    ; leds1[6]     ;
; N/A   ; None              ; 16.970 ns       ; Alogic[2]    ; trueFalse[0] ;
; N/A   ; None              ; 16.877 ns       ; Alogic[1]    ; trueFalse[0] ;
; N/A   ; None              ; 16.864 ns       ; Blogic[2]    ; trueFalse[0] ;
; N/A   ; None              ; 16.756 ns       ; Operation[0] ; leds1[6]     ;
; N/A   ; None              ; 16.620 ns       ; Blogic[0]    ; leds1[1]     ;
; N/A   ; None              ; 16.586 ns       ; Alogic[0]    ; leds1[5]     ;
; N/A   ; None              ; 16.402 ns       ; Operation[0] ; leds1[1]     ;
; N/A   ; None              ; 16.397 ns       ; Blogic[1]    ; leds1[4]     ;
; N/A   ; None              ; 16.354 ns       ; Alogic[2]    ; leds1[4]     ;
; N/A   ; None              ; 16.261 ns       ; Alogic[1]    ; leds1[4]     ;
; N/A   ; None              ; 16.248 ns       ; Blogic[2]    ; leds1[4]     ;
; N/A   ; None              ; 16.219 ns       ; Blogic[0]    ; leds1[5]     ;
; N/A   ; None              ; 16.205 ns       ; Alogic[0]    ; trueFalse[0] ;
; N/A   ; None              ; 16.126 ns       ; Operation[1] ; leds1[6]     ;
; N/A   ; None              ; 16.001 ns       ; Operation[0] ; leds1[5]     ;
; N/A   ; None              ; 15.838 ns       ; Blogic[0]    ; trueFalse[0] ;
; N/A   ; None              ; 15.772 ns       ; Operation[1] ; leds1[1]     ;
; N/A   ; None              ; 15.620 ns       ; Operation[0] ; trueFalse[0] ;
; N/A   ; None              ; 15.589 ns       ; Alogic[0]    ; leds1[4]     ;
; N/A   ; None              ; 15.371 ns       ; Operation[1] ; leds1[5]     ;
; N/A   ; None              ; 15.222 ns       ; Blogic[0]    ; leds1[4]     ;
; N/A   ; None              ; 15.163 ns       ; Operation[2] ; leds1[6]     ;
; N/A   ; None              ; 15.004 ns       ; Operation[0] ; leds1[4]     ;
; N/A   ; None              ; 14.990 ns       ; Operation[1] ; trueFalse[0] ;
; N/A   ; None              ; 14.809 ns       ; Operation[2] ; leds1[1]     ;
; N/A   ; None              ; 14.408 ns       ; Operation[2] ; leds1[5]     ;
; N/A   ; None              ; 14.374 ns       ; Operation[1] ; leds1[4]     ;
; N/A   ; None              ; 14.027 ns       ; Operation[2] ; trueFalse[0] ;
; N/A   ; None              ; 13.411 ns       ; Operation[2] ; leds1[4]     ;
+-------+-------------------+-----------------+--------------+--------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Oct 31 18:21:02 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab_6 -c lab_6 --timing_analysis_only
Info: Longest tpd from source pin "Blogic[1]" to destination pin "leds1[6]" is 18.149 ns
    Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_V19; Fanout = 3; PIN Node = 'Blogic[1]'
    Info: 2: + IC(5.144 ns) + CELL(0.322 ns) = 6.330 ns; Loc. = LCCOMB_X49_Y3_N18; Fanout = 2; COMB Node = 'Equal0~0'
    Info: 3: + IC(0.544 ns) + CELL(0.544 ns) = 7.418 ns; Loc. = LCCOMB_X49_Y3_N6; Fanout = 1; COMB Node = 'Mux4~2'
    Info: 4: + IC(0.310 ns) + CELL(0.545 ns) = 8.273 ns; Loc. = LCCOMB_X49_Y3_N16; Fanout = 1; COMB Node = 'Mux4~3'
    Info: 5: + IC(0.301 ns) + CELL(0.322 ns) = 8.896 ns; Loc. = LCCOMB_X49_Y3_N2; Fanout = 1; COMB Node = 'Mux4~0'
    Info: 6: + IC(0.293 ns) + CELL(0.178 ns) = 9.367 ns; Loc. = LCCOMB_X49_Y3_N4; Fanout = 5; COMB Node = 'Mux4~1'
    Info: 7: + IC(5.942 ns) + CELL(2.840 ns) = 18.149 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'leds1[6]'
    Info: Total cell delay = 5.615 ns ( 30.94 % )
    Info: Total interconnect delay = 12.534 ns ( 69.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Mon Oct 31 18:21:03 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


