$date
	Mon May  9 23:07:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module riscv_tb $end
$var reg 1 ! clk $end
$var reg 1 " rstn $end
$var integer 32 # i [31:0] $end
$scope module my_cpu $end
$var wire 32 $ NEXT_PC [31:0] $end
$var wire 1 ! clk $end
$var wire 2 % ex_alu_op [1:0] $end
$var wire 1 & ex_alu_src $end
$var wire 1 ' ex_branch $end
$var wire 3 ( ex_func3 [2:0] $end
$var wire 7 ) ex_func7 [6:0] $end
$var wire 2 * ex_jump [1:0] $end
$var wire 1 + ex_mem_read $end
$var wire 1 , ex_mem_to_reg $end
$var wire 1 - ex_mem_write $end
$var wire 32 . ex_pc [31:0] $end
$var wire 32 / ex_pc_plus_4 [31:0] $end
$var wire 5 0 ex_rd [4:0] $end
$var wire 32 1 ex_readdata1 [31:0] $end
$var wire 32 2 ex_readdata2 [31:0] $end
$var wire 1 3 ex_reg_write $end
$var wire 5 4 ex_rs1 [4:0] $end
$var wire 5 5 ex_rs2 [4:0] $end
$var wire 32 6 ex_sextimm [31:0] $end
$var wire 1 7 ex_taken $end
$var wire 32 8 mem_alu_result [31:0] $end
$var wire 3 9 mem_func3 [2:0] $end
$var wire 2 : mem_jump [1:0] $end
$var wire 1 ; mem_mem_read $end
$var wire 1 < mem_mem_to_reg $end
$var wire 1 = mem_mem_write $end
$var wire 32 > mem_pc_plus_4 [31:0] $end
$var wire 32 ? mem_pc_target [31:0] $end
$var wire 5 @ mem_rd [4:0] $end
$var wire 1 A mem_reg_write $end
$var wire 1 B mem_taken $end
$var wire 32 C mem_writedata [31:0] $end
$var wire 1 " rstn $end
$var wire 32 D wb_alu_result [31:0] $end
$var wire 2 E wb_jump [1:0] $end
$var wire 1 F wb_mem_to_reg $end
$var wire 32 G wb_pc_plus_4 [31:0] $end
$var wire 5 H wb_rd [4:0] $end
$var wire 32 I wb_readdata [31:0] $end
$var wire 1 J wb_reg_write $end
$var wire 32 K wb_to_write [31:0] $end
$var wire 5 L write_reg [4:0] $end
$var wire 1 M taken $end
$var wire 1 N stall $end
$var wire 32 O mem_readdata [31:0] $end
$var wire 32 P if_pc_plus_4 [31:0] $end
$var wire 32 Q if_instruction [31:0] $end
$var wire 32 R id_sextimm [31:0] $end
$var wire 1 S id_reg_write $end
$var wire 32 T id_pc_plus_4 [31:0] $end
$var wire 32 U id_pc [31:0] $end
$var wire 1 V id_mem_write $end
$var wire 1 W id_mem_to_reg $end
$var wire 1 X id_mem_read $end
$var wire 2 Y id_jump [1:0] $end
$var wire 32 Z id_instruction [31:0] $end
$var wire 32 [ id_data_2 [31:0] $end
$var wire 32 \ id_data_1 [31:0] $end
$var wire 1 ] id_branch $end
$var wire 1 ^ id_alu_src $end
$var wire 2 _ id_alu_op [1:0] $end
$var wire 1 ` forward_b $end
$var wire 1 a forward_a $end
$var wire 1 b flush $end
$var wire 32 c ex_pc_target [31:0] $end
$var wire 32 d ex_alu_result [31:0] $end
$var wire 1 e check $end
$var wire 4 f alu_func [3:0] $end
$var reg 32 g PC [31:0] $end
$scope module m_alu $end
$var wire 32 h in_a [31:0] $end
$var wire 32 i in_b [31:0] $end
$var wire 4 j alu_func [3:0] $end
$var reg 1 e check $end
$var reg 32 k result [31:0] $end
$upscope $end
$scope module m_alu_control $end
$var wire 2 l alu_op [1:0] $end
$var wire 3 m funct3 [2:0] $end
$var wire 7 n funct7 [6:0] $end
$var wire 4 o funct [3:0] $end
$var reg 4 p alu_func [3:0] $end
$upscope $end
$scope module m_branch_control $end
$var wire 1 ' branch $end
$var wire 1 e check $end
$var reg 1 M taken $end
$upscope $end
$scope module m_branch_target_adder $end
$var wire 32 q in_a [31:0] $end
$var wire 32 r in_b [31:0] $end
$var reg 32 s result [31:0] $end
$upscope $end
$scope module m_control $end
$var wire 7 t opcode [6:0] $end
$var wire 1 S reg_write $end
$var wire 1 V mem_write $end
$var wire 1 W mem_to_reg $end
$var wire 1 X mem_read $end
$var wire 2 u jump [1:0] $end
$var wire 1 ] branch $end
$var wire 1 ^ alu_src $end
$var wire 2 v alu_op [1:0] $end
$var reg 10 w controls [9:0] $end
$upscope $end
$scope module m_data_memory $end
$var wire 32 x address [31:0] $end
$var wire 1 ! clk $end
$var wire 2 y maskmode [1:0] $end
$var wire 1 ; mem_read $end
$var wire 1 = mem_write $end
$var wire 1 z sext $end
$var wire 32 { write_data [31:0] $end
$var wire 8 | address_internal [7:0] $end
$var reg 32 } read_data [31:0] $end
$upscope $end
$scope module m_exmem_reg $end
$var wire 1 ! clk $end
$var wire 32 ~ ex_alu_result [31:0] $end
$var wire 3 !" ex_funct3 [2:0] $end
$var wire 2 "" ex_jump [1:0] $end
$var wire 1 + ex_memread $end
$var wire 1 , ex_memtoreg $end
$var wire 1 - ex_memwrite $end
$var wire 32 #" ex_pc_plus_4 [31:0] $end
$var wire 32 $" ex_pc_target [31:0] $end
$var wire 5 %" ex_rd [4:0] $end
$var wire 1 3 ex_regwrite $end
$var wire 1 7 ex_taken $end
$var wire 32 &" ex_writedata [31:0] $end
$var wire 32 '" mem_alu_result [31:0] $end
$var wire 3 (" mem_funct3 [2:0] $end
$var wire 2 )" mem_jump [1:0] $end
$var wire 1 ; mem_memread $end
$var wire 1 < mem_memtoreg $end
$var wire 1 = mem_memwrite $end
$var wire 32 *" mem_pc_plus_4 [31:0] $end
$var wire 32 +" mem_pc_target [31:0] $end
$var wire 5 ," mem_rd [4:0] $end
$var wire 1 A mem_regwrite $end
$var wire 1 B mem_taken $end
$var wire 32 -" mem_writedata [31:0] $end
$var wire 1 b flush $end
$upscope $end
$scope module m_forwarding $end
$var wire 5 ." rd_mem [4:0] $end
$var wire 5 /" rd_wb [4:0] $end
$var wire 1 A regwrite_mem $end
$var wire 1 J regwrite_wb $end
$var wire 5 0" rs1_ex [4:0] $end
$var wire 5 1" rs2_ex [4:0] $end
$var reg 1 a forward_a $end
$var reg 1 ` forward_b $end
$upscope $end
$scope module m_hazard $end
$var wire 1 2" is_load $end
$var wire 1 3" is_valid $end
$var wire 5 4" rd_ex [4:0] $end
$var wire 5 5" rs1_id [4:0] $end
$var wire 5 6" rs2_id [4:0] $end
$var wire 1 M taken $end
$var reg 1 b flush $end
$var reg 1 N stall $end
$upscope $end
$scope module m_idex_reg $end
$var wire 1 ! clk $end
$var wire 32 7" ex_PC [31:0] $end
$var wire 2 8" ex_aluop [1:0] $end
$var wire 1 & ex_alusrc $end
$var wire 1 ' ex_branch $end
$var wire 3 9" ex_funct3 [2:0] $end
$var wire 7 :" ex_funct7 [6:0] $end
$var wire 2 ;" ex_jump [1:0] $end
$var wire 1 + ex_memread $end
$var wire 1 , ex_memtoreg $end
$var wire 1 - ex_memwrite $end
$var wire 32 <" ex_pc_plus_4 [31:0] $end
$var wire 5 =" ex_rd [4:0] $end
$var wire 32 >" ex_readdata1 [31:0] $end
$var wire 32 ?" ex_readdata2 [31:0] $end
$var wire 1 3 ex_regwrite $end
$var wire 5 @" ex_rs1 [4:0] $end
$var wire 5 A" ex_rs2 [4:0] $end
$var wire 32 B" ex_sextimm [31:0] $end
$var wire 1 b flush $end
$var wire 2 C" id_aluop [1:0] $end
$var wire 1 ^ id_alusrc $end
$var wire 1 ] id_branch $end
$var wire 3 D" id_funct3 [2:0] $end
$var wire 7 E" id_funct7 [6:0] $end
$var wire 2 F" id_jump [1:0] $end
$var wire 1 X id_memread $end
$var wire 1 W id_memtoreg $end
$var wire 1 V id_memwrite $end
$var wire 5 G" id_rd [4:0] $end
$var wire 1 S id_regwrite $end
$var wire 5 H" id_rs1 [4:0] $end
$var wire 5 I" id_rs2 [4:0] $end
$var wire 1 N stall $end
$var wire 32 J" id_sextimm [31:0] $end
$var wire 32 K" id_readdata2 [31:0] $end
$var wire 32 L" id_readdata1 [31:0] $end
$var wire 32 M" id_pc_plus_4 [31:0] $end
$var wire 32 N" id_PC [31:0] $end
$upscope $end
$scope module m_ifid_reg $end
$var wire 1 ! clk $end
$var wire 1 O" flush $end
$var wire 32 P" if_PC [31:0] $end
$var wire 1 Q" stall $end
$var wire 32 R" if_pc_plus_4 [31:0] $end
$var wire 32 S" if_instruction [31:0] $end
$var reg 32 T" id_PC [31:0] $end
$var reg 32 U" id_instruction [31:0] $end
$var reg 32 V" id_pc_plus_4 [31:0] $end
$upscope $end
$scope module m_immediate_generator $end
$var wire 32 W" instruction [31:0] $end
$var wire 7 X" opcode [6:0] $end
$var reg 32 Y" sextimm [31:0] $end
$upscope $end
$scope module m_instruction_memory $end
$var wire 32 Z" address [31:0] $end
$var reg 32 [" instruction [31:0] $end
$upscope $end
$scope module m_memwb_reg $end
$var wire 1 ! clk $end
$var wire 32 \" mem_alu_result [31:0] $end
$var wire 2 ]" mem_jump [1:0] $end
$var wire 1 < mem_memtoreg $end
$var wire 32 ^" mem_pc_plus_4 [31:0] $end
$var wire 5 _" mem_rd [4:0] $end
$var wire 32 `" mem_readdata [31:0] $end
$var wire 1 A mem_regwrite $end
$var wire 32 a" wb_alu_result [31:0] $end
$var wire 2 b" wb_jump [1:0] $end
$var wire 1 F wb_memtoreg $end
$var wire 32 c" wb_pc_plus_4 [31:0] $end
$var wire 5 d" wb_rd [4:0] $end
$var wire 32 e" wb_readdata [31:0] $end
$var wire 1 J wb_regwrite $end
$upscope $end
$scope module m_pc_plus_4_adder $end
$var wire 32 f" in_a [31:0] $end
$var wire 32 g" in_b [31:0] $end
$var reg 32 h" result [31:0] $end
$upscope $end
$scope module m_register_file $end
$var wire 1 ! clk $end
$var wire 32 i" readdata1 [31:0] $end
$var wire 32 j" readdata2 [31:0] $end
$var wire 5 k" readreg1 [4:0] $end
$var wire 5 l" readreg2 [4:0] $end
$var wire 1 J wen $end
$var wire 32 m" writedata [31:0] $end
$var wire 5 n" writereg [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz n"
bz m"
bx l"
bx k"
bx j"
bx i"
bx h"
b1000000 g"
bx f"
bz e"
bz d"
bz c"
bz b"
bz a"
b0 `"
bz _"
bz ^"
bz ]"
bz \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
zQ"
bx P"
zO"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bz B"
bz A"
bz @"
bz ?"
bz >"
bz ="
bz <"
bz ;"
bz :"
bz 9"
bz 8"
bz 7"
bx 6"
bx 5"
bz 4"
x3"
x2"
bz 1"
bz 0"
bz /"
bz ."
bz -"
bz ,"
bz +"
bz *"
bz )"
bz ("
bz '"
bz &"
bz %"
bx $"
bz #"
bz ""
bz !"
b0 ~
b0 }
bz |
bz {
zz
bz y
bz x
bx w
bx v
bx u
bx t
bx s
bz r
bzx q
b1111 p
bz o
bz n
bz m
bz l
b0 k
b1111 j
bz i
bz h
bx g
b1111 f
0e
b0 d
bx c
0b
0a
0`
bx _
x^
x]
bx \
bx [
bx Z
bx Y
xX
xW
xV
bx U
bx T
xS
bx R
bx Q
bx P
b0 O
xN
0M
bz L
bz K
zJ
bz I
bz H
bz G
zF
bz E
bz D
bz C
zB
zA
bz @
bz ?
bz >
z=
z<
z;
bz :
bz 9
bz 8
z7
bz 6
bz 5
bz 4
z3
bz 2
bz 1
bz 0
bz /
bz .
z-
z,
z+
bz *
bz )
bz (
z'
z&
bz %
bz $
bx #
0"
0!
$end
#500
b0 Q
b0 S"
b0 ["
b1000000 P
b1000000 R"
b1000000 h"
b0 g
b0 P"
b0 Z"
b0 f"
1!
#1000
0!
#1500
1!
#2000
0!
#2500
1!
#3000
0!
#3500
1!
#4000
0!
#4500
1!
#5000
0!
#5500
1!
#6000
0!
1"
#6500
bx Q
bx S"
bx ["
bx P
bx R"
bx h"
bz g
bz P"
bz Z"
bz f"
1!
#7000
0!
#7500
1!
#8000
0!
#8500
1!
#9000
0!
#9500
1!
#10000
0!
#10500
1!
#11000
0!
#11500
1!
#12000
0!
#12500
1!
#13000
0!
#13500
1!
#14000
0!
#14500
1!
#15000
0!
#15500
1!
#16000
0!
#16500
1!
#17000
0!
#17500
1!
#18000
0!
#18500
1!
#19000
0!
#19500
1!
#20000
0!
#20500
1!
#21000
0!
#21500
1!
#22000
0!
#22500
1!
#23000
0!
#23500
1!
#24000
0!
#24500
1!
#25000
0!
#25500
1!
#26000
0!
#26500
1!
#27000
0!
#27500
1!
#28000
0!
#28500
1!
#29000
0!
#29500
1!
#30000
0!
#30500
1!
#31000
0!
#31500
1!
#32000
0!
#32500
1!
#33000
0!
#33500
1!
#34000
0!
#34500
1!
#35000
0!
#35500
1!
#36000
0!
#36500
1!
#37000
0!
#37500
1!
#38000
0!
#38500
1!
#39000
0!
#39500
1!
#40000
0!
#40500
1!
#41000
0!
#41500
1!
#42000
0!
#42500
1!
#43000
0!
#43500
1!
#44000
0!
#44500
1!
#45000
0!
#45500
1!
#46000
0!
#46500
1!
#47000
0!
#47500
1!
#48000
0!
#48500
1!
#49000
0!
#49500
1!
#50000
0!
#50500
1!
#51000
0!
#51500
1!
#52000
0!
#52500
1!
#53000
0!
#53500
1!
#54000
0!
#54500
1!
#55000
0!
#55500
1!
#56000
0!
#56500
1!
#57000
0!
#57500
1!
#58000
0!
#58500
1!
#59000
0!
#59500
1!
#60000
0!
#60500
1!
#61000
0!
#61500
1!
#62000
0!
#62500
1!
#63000
0!
#63500
1!
#64000
0!
#64500
1!
#65000
0!
#65500
1!
#66000
0!
#66500
1!
#67000
0!
#67500
1!
#68000
0!
#68500
1!
#69000
0!
#69500
1!
#70000
0!
#70500
1!
#71000
0!
#71500
1!
#72000
0!
#72500
1!
#73000
0!
#73500
1!
#74000
0!
#74500
1!
#75000
0!
#75500
1!
#76000
0!
#76500
1!
#77000
0!
#77500
1!
#78000
0!
#78500
1!
#79000
0!
#79500
1!
#80000
0!
#80500
1!
#81000
0!
#81500
1!
#82000
0!
#82500
1!
#83000
0!
#83500
1!
#84000
0!
#84500
1!
#85000
0!
#85500
1!
#86000
0!
#86500
1!
#87000
0!
#87500
1!
#88000
0!
#88500
1!
#89000
0!
#89500
1!
#90000
0!
#90500
1!
#91000
0!
#91500
1!
#92000
0!
#92500
1!
#93000
0!
#93500
1!
#94000
0!
#94500
1!
#95000
0!
#95500
1!
#96000
0!
#96500
1!
#97000
0!
#97500
1!
#98000
0!
#98500
1!
#99000
0!
#99500
1!
#100000
0!
#100500
1!
#101000
0!
#101500
1!
#102000
0!
#102500
1!
#103000
0!
#103500
1!
#104000
0!
#104500
1!
#105000
0!
#105500
1!
#106000
0!
#106500
1!
#107000
0!
#107500
1!
#108000
0!
#108500
1!
#109000
0!
#109500
1!
#110000
0!
#110500
1!
#111000
0!
#111500
1!
#112000
0!
#112500
1!
#113000
0!
#113500
1!
#114000
0!
#114500
1!
#115000
0!
#115500
1!
#116000
0!
#116500
1!
#117000
0!
#117500
1!
#118000
0!
#118500
1!
#119000
0!
#119500
1!
#120000
0!
#120500
1!
#121000
0!
#121500
1!
#122000
0!
#122500
1!
#123000
0!
#123500
1!
#124000
0!
#124500
1!
#125000
0!
#125500
1!
#126000
0!
#126500
1!
#127000
0!
#127500
1!
#128000
0!
#128500
1!
#129000
0!
#129500
1!
#130000
0!
#130500
1!
#131000
0!
#131500
1!
#132000
0!
#132500
1!
#133000
0!
#133500
1!
#134000
0!
#134500
1!
#135000
0!
#135500
1!
#136000
0!
#136500
1!
#137000
0!
#137500
1!
#138000
0!
#138500
1!
#139000
0!
#139500
1!
#140000
0!
#140500
1!
#141000
0!
#141500
1!
#142000
0!
#142500
1!
#143000
0!
#143500
1!
#144000
0!
#144500
1!
#145000
0!
#145500
1!
#146000
0!
#146500
1!
#147000
0!
#147500
1!
#148000
0!
#148500
1!
#149000
0!
#149500
1!
#150000
0!
#150500
1!
#151000
0!
#151500
1!
#152000
0!
#152500
1!
#153000
0!
#153500
1!
#154000
0!
#154500
1!
#155000
0!
#155500
1!
#156000
0!
#156500
1!
#157000
0!
#157500
1!
#158000
0!
#158500
1!
#159000
0!
#159500
1!
#160000
0!
#160500
1!
#161000
0!
#161500
1!
#162000
0!
#162500
1!
#163000
0!
#163500
1!
#164000
0!
#164500
1!
#165000
0!
#165500
1!
#166000
0!
#166500
1!
#167000
0!
#167500
1!
#168000
0!
#168500
1!
#169000
0!
#169500
1!
#170000
0!
#170500
1!
#171000
0!
#171500
1!
#172000
0!
#172500
1!
#173000
0!
#173500
1!
#174000
0!
#174500
1!
#175000
0!
#175500
1!
#176000
0!
#176500
1!
#177000
0!
#177500
1!
#178000
0!
#178500
1!
#179000
0!
#179500
1!
#180000
0!
#180500
1!
#181000
0!
#181500
1!
#182000
0!
#182500
1!
#183000
0!
#183500
1!
#184000
0!
#184500
1!
#185000
0!
#185500
1!
#186000
0!
#186500
1!
#187000
0!
#187500
1!
#188000
0!
#188500
1!
#189000
0!
#189500
1!
#190000
0!
#190500
1!
#191000
0!
#191500
1!
#192000
0!
#192500
1!
#193000
0!
#193500
1!
#194000
0!
#194500
1!
#195000
0!
#195500
1!
#196000
0!
#196500
1!
#197000
0!
#197500
1!
#198000
0!
#198500
1!
#199000
0!
#199500
1!
#200000
0!
#200500
1!
#201000
0!
#201500
1!
#202000
0!
#202500
1!
#203000
0!
#203500
1!
#204000
0!
#204500
1!
#205000
0!
#205500
1!
#206000
0!
#206500
1!
#207000
0!
#207500
1!
#208000
0!
#208500
1!
#209000
0!
#209500
1!
#210000
0!
#210500
1!
#211000
0!
#211500
1!
#212000
0!
#212500
1!
#213000
0!
#213500
1!
#214000
0!
#214500
1!
#215000
0!
#215500
1!
#216000
0!
#216500
1!
#217000
0!
#217500
1!
#218000
0!
#218500
1!
#219000
0!
#219500
1!
#220000
0!
#220500
1!
#221000
0!
#221500
1!
#222000
0!
#222500
1!
#223000
0!
#223500
1!
#224000
0!
#224500
1!
#225000
0!
#225500
1!
#226000
0!
#226500
1!
#227000
0!
#227500
1!
#228000
0!
#228500
1!
#229000
0!
#229500
1!
#230000
0!
#230500
1!
#231000
0!
#231500
1!
#232000
0!
#232500
1!
#233000
0!
#233500
1!
#234000
0!
#234500
1!
#235000
0!
#235500
1!
#236000
0!
#236500
1!
#237000
0!
#237500
1!
#238000
0!
#238500
1!
#239000
0!
#239500
1!
#240000
0!
#240500
1!
#241000
0!
#241500
1!
#242000
0!
#242500
1!
#243000
0!
#243500
1!
#244000
0!
#244500
1!
#245000
0!
#245500
1!
#246000
0!
#246500
1!
#247000
0!
#247500
1!
#248000
0!
#248500
1!
#249000
0!
#249500
1!
#250000
0!
#250500
1!
#251000
0!
#251500
1!
#252000
0!
#252500
1!
#253000
0!
#253500
1!
#254000
0!
#254500
1!
#255000
0!
#255500
1!
#256000
0!
#256500
1!
#257000
0!
#257500
1!
#258000
0!
#258500
1!
#259000
0!
#259500
1!
#260000
0!
#260500
1!
#261000
0!
#261500
1!
#262000
0!
#262500
1!
#263000
0!
#263500
1!
#264000
0!
#264500
1!
#265000
0!
#265500
1!
#266000
0!
#266500
1!
#267000
0!
#267500
1!
#268000
0!
#268500
1!
#269000
0!
#269500
1!
#270000
0!
#270500
1!
#271000
0!
#271500
1!
#272000
0!
#272500
1!
#273000
0!
#273500
1!
#274000
0!
#274500
1!
#275000
0!
#275500
1!
#276000
0!
#276500
1!
#277000
0!
#277500
1!
#278000
0!
#278500
1!
#279000
0!
#279500
1!
#280000
0!
#280500
1!
#281000
0!
#281500
1!
#282000
0!
#282500
1!
#283000
0!
#283500
1!
#284000
0!
#284500
1!
#285000
0!
#285500
1!
#286000
0!
#286500
1!
#287000
0!
#287500
1!
#288000
0!
#288500
1!
#289000
0!
#289500
1!
#290000
0!
#290500
1!
#291000
0!
#291500
1!
#292000
0!
#292500
1!
#293000
0!
#293500
1!
#294000
0!
#294500
1!
#295000
0!
#295500
1!
#296000
0!
#296500
1!
#297000
0!
#297500
1!
#298000
0!
#298500
1!
#299000
0!
#299500
1!
#300000
0!
#300500
1!
#301000
0!
#301500
1!
#302000
0!
#302500
1!
#303000
0!
#303500
1!
#304000
0!
#304500
1!
#305000
0!
#305500
1!
#306000
0!
#306500
1!
#307000
0!
#307500
1!
#308000
0!
#308500
1!
#309000
0!
#309500
1!
#310000
0!
#310500
1!
#311000
0!
#311500
1!
#312000
0!
#312500
1!
#313000
0!
#313500
1!
#314000
0!
#314500
1!
#315000
0!
#315500
1!
#316000
0!
#316500
1!
#317000
0!
#317500
1!
#318000
0!
#318500
1!
#319000
0!
#319500
1!
#320000
0!
#320500
1!
#321000
0!
#321500
1!
#322000
0!
#322500
1!
#323000
0!
#323500
1!
#324000
0!
#324500
1!
#325000
0!
#325500
1!
#326000
0!
#326500
1!
#327000
0!
#327500
1!
#328000
0!
#328500
1!
#329000
0!
#329500
1!
#330000
0!
#330500
1!
#331000
0!
#331500
1!
#332000
0!
#332500
1!
#333000
0!
#333500
1!
#334000
0!
#334500
1!
#335000
0!
#335500
1!
#336000
0!
#336500
1!
#337000
0!
#337500
1!
#338000
0!
#338500
1!
#339000
0!
#339500
1!
#340000
0!
#340500
1!
#341000
0!
#341500
1!
#342000
0!
#342500
1!
#343000
0!
#343500
1!
#344000
0!
#344500
1!
#345000
0!
#345500
1!
#346000
0!
#346500
1!
#347000
0!
#347500
1!
#348000
0!
#348500
1!
#349000
0!
#349500
1!
#350000
0!
#350500
1!
#351000
0!
#351500
1!
#352000
0!
#352500
1!
#353000
0!
#353500
1!
#354000
0!
#354500
1!
#355000
0!
#355500
1!
#356000
0!
#356500
1!
#357000
0!
#357500
1!
#358000
0!
#358500
1!
#359000
0!
#359500
1!
#360000
0!
#360500
1!
#361000
0!
#361500
1!
#362000
0!
#362500
1!
#363000
0!
#363500
1!
#364000
0!
#364500
1!
#365000
0!
#365500
1!
#366000
0!
#366500
1!
#367000
0!
#367500
1!
#368000
0!
#368500
1!
#369000
0!
#369500
1!
#370000
0!
#370500
1!
#371000
0!
#371500
1!
#372000
0!
#372500
1!
#373000
0!
#373500
1!
#374000
0!
#374500
1!
#375000
0!
#375500
1!
#376000
0!
#376500
1!
#377000
0!
#377500
1!
#378000
0!
#378500
1!
#379000
0!
#379500
1!
#380000
0!
#380500
1!
#381000
0!
#381500
1!
#382000
0!
#382500
1!
#383000
0!
#383500
1!
#384000
0!
#384500
1!
#385000
0!
#385500
1!
#386000
0!
#386500
1!
#387000
0!
#387500
1!
#388000
0!
#388500
1!
#389000
0!
#389500
1!
#390000
0!
#390500
1!
#391000
0!
#391500
1!
#392000
0!
#392500
1!
#393000
0!
#393500
1!
#394000
0!
#394500
1!
#395000
0!
#395500
1!
#396000
0!
#396500
1!
#397000
0!
#397500
1!
#398000
0!
#398500
1!
#399000
0!
#399500
1!
#400000
0!
#400500
1!
#401000
0!
#401500
1!
#402000
0!
#402500
1!
#403000
0!
#403500
1!
#404000
0!
#404500
1!
#405000
0!
#405500
1!
#406000
0!
b10000000 #
0"
