
tp6_can.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079f4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  08007bd8  08007bd8  00008bd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008040  08008040  0000a1dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008040  08008040  00009040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008048  08008048  0000a1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008048  08008048  00009048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800804c  0800804c  0000904c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08008050  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008cc  200001dc  0800822c  0000a1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000aa8  0800822c  0000aaa8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000102e2  00000000  00000000  0000a20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025fa  00000000  00000000  0001a4ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  0001cae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009e1  00000000  00000000  0001d7f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ed34  00000000  00000000  0001e1d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010815  00000000  00000000  0003cf05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bdb0e  00000000  00000000  0004d71a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010b228  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004670  00000000  00000000  0010b26c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  0010f8dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007bbc 	.word	0x08007bbc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	08007bbc 	.word	0x08007bbc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b96a 	b.w	8000f24 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9d08      	ldr	r5, [sp, #32]
 8000c6e:	460c      	mov	r4, r1
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d14e      	bne.n	8000d12 <__udivmoddi4+0xaa>
 8000c74:	4694      	mov	ip, r2
 8000c76:	458c      	cmp	ip, r1
 8000c78:	4686      	mov	lr, r0
 8000c7a:	fab2 f282 	clz	r2, r2
 8000c7e:	d962      	bls.n	8000d46 <__udivmoddi4+0xde>
 8000c80:	b14a      	cbz	r2, 8000c96 <__udivmoddi4+0x2e>
 8000c82:	f1c2 0320 	rsb	r3, r2, #32
 8000c86:	4091      	lsls	r1, r2
 8000c88:	fa20 f303 	lsr.w	r3, r0, r3
 8000c8c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c90:	4319      	orrs	r1, r3
 8000c92:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c96:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c9a:	fa1f f68c 	uxth.w	r6, ip
 8000c9e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ca2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ca6:	fb07 1114 	mls	r1, r7, r4, r1
 8000caa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cae:	fb04 f106 	mul.w	r1, r4, r6
 8000cb2:	4299      	cmp	r1, r3
 8000cb4:	d90a      	bls.n	8000ccc <__udivmoddi4+0x64>
 8000cb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cba:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cbe:	f080 8112 	bcs.w	8000ee6 <__udivmoddi4+0x27e>
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	f240 810f 	bls.w	8000ee6 <__udivmoddi4+0x27e>
 8000cc8:	3c02      	subs	r4, #2
 8000cca:	4463      	add	r3, ip
 8000ccc:	1a59      	subs	r1, r3, r1
 8000cce:	fa1f f38e 	uxth.w	r3, lr
 8000cd2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cd6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cda:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cde:	fb00 f606 	mul.w	r6, r0, r6
 8000ce2:	429e      	cmp	r6, r3
 8000ce4:	d90a      	bls.n	8000cfc <__udivmoddi4+0x94>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cee:	f080 80fc 	bcs.w	8000eea <__udivmoddi4+0x282>
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	f240 80f9 	bls.w	8000eea <__udivmoddi4+0x282>
 8000cf8:	4463      	add	r3, ip
 8000cfa:	3802      	subs	r0, #2
 8000cfc:	1b9b      	subs	r3, r3, r6
 8000cfe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d02:	2100      	movs	r1, #0
 8000d04:	b11d      	cbz	r5, 8000d0e <__udivmoddi4+0xa6>
 8000d06:	40d3      	lsrs	r3, r2
 8000d08:	2200      	movs	r2, #0
 8000d0a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d12:	428b      	cmp	r3, r1
 8000d14:	d905      	bls.n	8000d22 <__udivmoddi4+0xba>
 8000d16:	b10d      	cbz	r5, 8000d1c <__udivmoddi4+0xb4>
 8000d18:	e9c5 0100 	strd	r0, r1, [r5]
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	4608      	mov	r0, r1
 8000d20:	e7f5      	b.n	8000d0e <__udivmoddi4+0xa6>
 8000d22:	fab3 f183 	clz	r1, r3
 8000d26:	2900      	cmp	r1, #0
 8000d28:	d146      	bne.n	8000db8 <__udivmoddi4+0x150>
 8000d2a:	42a3      	cmp	r3, r4
 8000d2c:	d302      	bcc.n	8000d34 <__udivmoddi4+0xcc>
 8000d2e:	4290      	cmp	r0, r2
 8000d30:	f0c0 80f0 	bcc.w	8000f14 <__udivmoddi4+0x2ac>
 8000d34:	1a86      	subs	r6, r0, r2
 8000d36:	eb64 0303 	sbc.w	r3, r4, r3
 8000d3a:	2001      	movs	r0, #1
 8000d3c:	2d00      	cmp	r5, #0
 8000d3e:	d0e6      	beq.n	8000d0e <__udivmoddi4+0xa6>
 8000d40:	e9c5 6300 	strd	r6, r3, [r5]
 8000d44:	e7e3      	b.n	8000d0e <__udivmoddi4+0xa6>
 8000d46:	2a00      	cmp	r2, #0
 8000d48:	f040 8090 	bne.w	8000e6c <__udivmoddi4+0x204>
 8000d4c:	eba1 040c 	sub.w	r4, r1, ip
 8000d50:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d54:	fa1f f78c 	uxth.w	r7, ip
 8000d58:	2101      	movs	r1, #1
 8000d5a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb08 4416 	mls	r4, r8, r6, r4
 8000d66:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d6a:	fb07 f006 	mul.w	r0, r7, r6
 8000d6e:	4298      	cmp	r0, r3
 8000d70:	d908      	bls.n	8000d84 <__udivmoddi4+0x11c>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x11a>
 8000d7c:	4298      	cmp	r0, r3
 8000d7e:	f200 80cd 	bhi.w	8000f1c <__udivmoddi4+0x2b4>
 8000d82:	4626      	mov	r6, r4
 8000d84:	1a1c      	subs	r4, r3, r0
 8000d86:	fa1f f38e 	uxth.w	r3, lr
 8000d8a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d8e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d92:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d96:	fb00 f707 	mul.w	r7, r0, r7
 8000d9a:	429f      	cmp	r7, r3
 8000d9c:	d908      	bls.n	8000db0 <__udivmoddi4+0x148>
 8000d9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000da2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000da6:	d202      	bcs.n	8000dae <__udivmoddi4+0x146>
 8000da8:	429f      	cmp	r7, r3
 8000daa:	f200 80b0 	bhi.w	8000f0e <__udivmoddi4+0x2a6>
 8000dae:	4620      	mov	r0, r4
 8000db0:	1bdb      	subs	r3, r3, r7
 8000db2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db6:	e7a5      	b.n	8000d04 <__udivmoddi4+0x9c>
 8000db8:	f1c1 0620 	rsb	r6, r1, #32
 8000dbc:	408b      	lsls	r3, r1
 8000dbe:	fa22 f706 	lsr.w	r7, r2, r6
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dc8:	fa04 f301 	lsl.w	r3, r4, r1
 8000dcc:	ea43 030c 	orr.w	r3, r3, ip
 8000dd0:	40f4      	lsrs	r4, r6
 8000dd2:	fa00 f801 	lsl.w	r8, r0, r1
 8000dd6:	0c38      	lsrs	r0, r7, #16
 8000dd8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ddc:	fbb4 fef0 	udiv	lr, r4, r0
 8000de0:	fa1f fc87 	uxth.w	ip, r7
 8000de4:	fb00 441e 	mls	r4, r0, lr, r4
 8000de8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dec:	fb0e f90c 	mul.w	r9, lr, ip
 8000df0:	45a1      	cmp	r9, r4
 8000df2:	fa02 f201 	lsl.w	r2, r2, r1
 8000df6:	d90a      	bls.n	8000e0e <__udivmoddi4+0x1a6>
 8000df8:	193c      	adds	r4, r7, r4
 8000dfa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dfe:	f080 8084 	bcs.w	8000f0a <__udivmoddi4+0x2a2>
 8000e02:	45a1      	cmp	r9, r4
 8000e04:	f240 8081 	bls.w	8000f0a <__udivmoddi4+0x2a2>
 8000e08:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e0c:	443c      	add	r4, r7
 8000e0e:	eba4 0409 	sub.w	r4, r4, r9
 8000e12:	fa1f f983 	uxth.w	r9, r3
 8000e16:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e1a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e1e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e22:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e26:	45a4      	cmp	ip, r4
 8000e28:	d907      	bls.n	8000e3a <__udivmoddi4+0x1d2>
 8000e2a:	193c      	adds	r4, r7, r4
 8000e2c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e30:	d267      	bcs.n	8000f02 <__udivmoddi4+0x29a>
 8000e32:	45a4      	cmp	ip, r4
 8000e34:	d965      	bls.n	8000f02 <__udivmoddi4+0x29a>
 8000e36:	3b02      	subs	r3, #2
 8000e38:	443c      	add	r4, r7
 8000e3a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e3e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e42:	eba4 040c 	sub.w	r4, r4, ip
 8000e46:	429c      	cmp	r4, r3
 8000e48:	46ce      	mov	lr, r9
 8000e4a:	469c      	mov	ip, r3
 8000e4c:	d351      	bcc.n	8000ef2 <__udivmoddi4+0x28a>
 8000e4e:	d04e      	beq.n	8000eee <__udivmoddi4+0x286>
 8000e50:	b155      	cbz	r5, 8000e68 <__udivmoddi4+0x200>
 8000e52:	ebb8 030e 	subs.w	r3, r8, lr
 8000e56:	eb64 040c 	sbc.w	r4, r4, ip
 8000e5a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e5e:	40cb      	lsrs	r3, r1
 8000e60:	431e      	orrs	r6, r3
 8000e62:	40cc      	lsrs	r4, r1
 8000e64:	e9c5 6400 	strd	r6, r4, [r5]
 8000e68:	2100      	movs	r1, #0
 8000e6a:	e750      	b.n	8000d0e <__udivmoddi4+0xa6>
 8000e6c:	f1c2 0320 	rsb	r3, r2, #32
 8000e70:	fa20 f103 	lsr.w	r1, r0, r3
 8000e74:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e78:	fa24 f303 	lsr.w	r3, r4, r3
 8000e7c:	4094      	lsls	r4, r2
 8000e7e:	430c      	orrs	r4, r1
 8000e80:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e84:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e88:	fa1f f78c 	uxth.w	r7, ip
 8000e8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e90:	fb08 3110 	mls	r1, r8, r0, r3
 8000e94:	0c23      	lsrs	r3, r4, #16
 8000e96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e9a:	fb00 f107 	mul.w	r1, r0, r7
 8000e9e:	4299      	cmp	r1, r3
 8000ea0:	d908      	bls.n	8000eb4 <__udivmoddi4+0x24c>
 8000ea2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ea6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eaa:	d22c      	bcs.n	8000f06 <__udivmoddi4+0x29e>
 8000eac:	4299      	cmp	r1, r3
 8000eae:	d92a      	bls.n	8000f06 <__udivmoddi4+0x29e>
 8000eb0:	3802      	subs	r0, #2
 8000eb2:	4463      	add	r3, ip
 8000eb4:	1a5b      	subs	r3, r3, r1
 8000eb6:	b2a4      	uxth	r4, r4
 8000eb8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ebc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ec0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ec4:	fb01 f307 	mul.w	r3, r1, r7
 8000ec8:	42a3      	cmp	r3, r4
 8000eca:	d908      	bls.n	8000ede <__udivmoddi4+0x276>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ed4:	d213      	bcs.n	8000efe <__udivmoddi4+0x296>
 8000ed6:	42a3      	cmp	r3, r4
 8000ed8:	d911      	bls.n	8000efe <__udivmoddi4+0x296>
 8000eda:	3902      	subs	r1, #2
 8000edc:	4464      	add	r4, ip
 8000ede:	1ae4      	subs	r4, r4, r3
 8000ee0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ee4:	e739      	b.n	8000d5a <__udivmoddi4+0xf2>
 8000ee6:	4604      	mov	r4, r0
 8000ee8:	e6f0      	b.n	8000ccc <__udivmoddi4+0x64>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e706      	b.n	8000cfc <__udivmoddi4+0x94>
 8000eee:	45c8      	cmp	r8, r9
 8000ef0:	d2ae      	bcs.n	8000e50 <__udivmoddi4+0x1e8>
 8000ef2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ef6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000efa:	3801      	subs	r0, #1
 8000efc:	e7a8      	b.n	8000e50 <__udivmoddi4+0x1e8>
 8000efe:	4631      	mov	r1, r6
 8000f00:	e7ed      	b.n	8000ede <__udivmoddi4+0x276>
 8000f02:	4603      	mov	r3, r0
 8000f04:	e799      	b.n	8000e3a <__udivmoddi4+0x1d2>
 8000f06:	4630      	mov	r0, r6
 8000f08:	e7d4      	b.n	8000eb4 <__udivmoddi4+0x24c>
 8000f0a:	46d6      	mov	lr, sl
 8000f0c:	e77f      	b.n	8000e0e <__udivmoddi4+0x1a6>
 8000f0e:	4463      	add	r3, ip
 8000f10:	3802      	subs	r0, #2
 8000f12:	e74d      	b.n	8000db0 <__udivmoddi4+0x148>
 8000f14:	4606      	mov	r6, r0
 8000f16:	4623      	mov	r3, r4
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e70f      	b.n	8000d3c <__udivmoddi4+0xd4>
 8000f1c:	3e02      	subs	r6, #2
 8000f1e:	4463      	add	r3, ip
 8000f20:	e730      	b.n	8000d84 <__udivmoddi4+0x11c>
 8000f22:	bf00      	nop

08000f24 <__aeabi_idiv0>:
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop

08000f28 <set_rapport_cyclique_et_sens>:
 * @param  nouvelle_vitesse : un floatant compris entre 0 et 1
 * @param  nouveau_sens : sens de rotation des roues
 * @retval None
 */
void set_rapport_cyclique_et_sens(float nouveau_rapport_cyclique, bool nouveau_sens)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b08e      	sub	sp, #56	@ 0x38
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	ed87 0a03 	vstr	s0, [r7, #12]
 8000f32:	4603      	mov	r3, r0
 8000f34:	72fb      	strb	r3, [r7, #11]
	uint8_t octet_nouveau_sens;
	uint8_t txData[2];
	FDCAN_TxHeaderTypeDef header;

	// On gère les cas limites
	if (nouveau_rapport_cyclique > 1)
 8000f36:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f46:	dd04      	ble.n	8000f52 <set_rapport_cyclique_et_sens+0x2a>
		rapport_cyclique = 1;
 8000f48:	4b25      	ldr	r3, [pc, #148]	@ (8000fe0 <set_rapport_cyclique_et_sens+0xb8>)
 8000f4a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000f4e:	601a      	str	r2, [r3, #0]
 8000f50:	e00e      	b.n	8000f70 <set_rapport_cyclique_et_sens+0x48>
	else if (nouveau_rapport_cyclique < 0)
 8000f52:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f56:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f5e:	d504      	bpl.n	8000f6a <set_rapport_cyclique_et_sens+0x42>
		rapport_cyclique = 0;
 8000f60:	4b1f      	ldr	r3, [pc, #124]	@ (8000fe0 <set_rapport_cyclique_et_sens+0xb8>)
 8000f62:	f04f 0200 	mov.w	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	e002      	b.n	8000f70 <set_rapport_cyclique_et_sens+0x48>
	else
		rapport_cyclique = nouveau_rapport_cyclique;
 8000f6a:	4a1d      	ldr	r2, [pc, #116]	@ (8000fe0 <set_rapport_cyclique_et_sens+0xb8>)
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	6013      	str	r3, [r2, #0]

	octet_nouveau_rapport_cyclique = (uint8_t) (rapport_cyclique * 100);
 8000f70:	4b1b      	ldr	r3, [pc, #108]	@ (8000fe0 <set_rapport_cyclique_et_sens+0xb8>)
 8000f72:	edd3 7a00 	vldr	s15, [r3]
 8000f76:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8000fe4 <set_rapport_cyclique_et_sens+0xbc>
 8000f7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f82:	edc7 7a01 	vstr	s15, [r7, #4]
 8000f86:	793b      	ldrb	r3, [r7, #4]
 8000f88:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	octet_nouveau_sens     =  nouveau_sens;
 8000f8c:	7afb      	ldrb	r3, [r7, #11]
 8000f8e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

	// Premier octet la vitesse * 100
	txData[0] = octet_nouveau_rapport_cyclique;
 8000f92:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000f96:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

	// Second octet le sens de rotation
	txData[1] = octet_nouveau_sens;
 8000f9a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000f9e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

	/******************* NE PAS TOUCHER **************************************/
	header.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	623b      	str	r3, [r7, #32]
	header.BitRateSwitch = FDCAN_BRS_OFF;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	627b      	str	r3, [r7, #36]	@ 0x24
	header.FDFormat = FDCAN_CLASSIC_CAN;
 8000faa:	2300      	movs	r3, #0
 8000fac:	62bb      	str	r3, [r7, #40]	@ 0x28
	header.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	header.MessageMarker = 0;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	633b      	str	r3, [r7, #48]	@ 0x30
	/*************************************************************************/

	header.Identifier = CAN_ID_MOTEUR; // Set your CAN identifier
 8000fb6:	f240 6302 	movw	r3, #1538	@ 0x602
 8000fba:	613b      	str	r3, [r7, #16]
	header.IdType = FDCAN_STANDARD_ID; // Standard ID
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	617b      	str	r3, [r7, #20]
	header.TxFrameType = FDCAN_DATA_FRAME; // Data frame
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	61bb      	str	r3, [r7, #24]
	header.DataLength = 2; // Data length
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	61fb      	str	r3, [r7, #28]

	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &header, txData);
 8000fc8:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8000fcc:	f107 0310 	add.w	r3, r7, #16
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	4805      	ldr	r0, [pc, #20]	@ (8000fe8 <set_rapport_cyclique_et_sens+0xc0>)
 8000fd4:	f001 fa70 	bl	80024b8 <HAL_FDCAN_AddMessageToTxFifoQ>

	// TODO : Mettre une tempo
}
 8000fd8:	bf00      	nop
 8000fda:	3738      	adds	r7, #56	@ 0x38
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	200001f8 	.word	0x200001f8
 8000fe4:	42c80000 	.word	0x42c80000
 8000fe8:	200001fc 	.word	0x200001fc
 8000fec:	00000000 	.word	0x00000000

08000ff0 <set_angle>:
{
	set_rapport_cyclique_et_sens(rapport_cyclique, 1);
}

void set_angle(float nouvelle_angle)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08e      	sub	sp, #56	@ 0x38
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	ed87 0a01 	vstr	s0, [r7, #4]
	uint16_t cmd_angle;
	FDCAN_TxHeaderTypeDef header;

	//Fixer les limites de rotation du robot

	if (nouvelle_angle > -80.8)
 8000ffa:	6878      	ldr	r0, [r7, #4]
 8000ffc:	f7ff facc 	bl	8000598 <__aeabi_f2d>
 8001000:	a33d      	add	r3, pc, #244	@ (adr r3, 80010f8 <set_angle+0x108>)
 8001002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001006:	f7ff fdaf 	bl	8000b68 <__aeabi_dcmpgt>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d003      	beq.n	8001018 <set_angle+0x28>
		angle = -80.8;
 8001010:	4b35      	ldr	r3, [pc, #212]	@ (80010e8 <set_angle+0xf8>)
 8001012:	4a36      	ldr	r2, [pc, #216]	@ (80010ec <set_angle+0xfc>)
 8001014:	601a      	str	r2, [r3, #0]
 8001016:	e011      	b.n	800103c <set_angle+0x4c>
	else if (nouvelle_angle < -120.8)
 8001018:	6878      	ldr	r0, [r7, #4]
 800101a:	f7ff fabd 	bl	8000598 <__aeabi_f2d>
 800101e:	a32e      	add	r3, pc, #184	@ (adr r3, 80010d8 <set_angle+0xe8>)
 8001020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001024:	f7ff fd82 	bl	8000b2c <__aeabi_dcmplt>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d003      	beq.n	8001036 <set_angle+0x46>
		angle = -120.8;
 800102e:	4b2e      	ldr	r3, [pc, #184]	@ (80010e8 <set_angle+0xf8>)
 8001030:	4a2f      	ldr	r2, [pc, #188]	@ (80010f0 <set_angle+0x100>)
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	e002      	b.n	800103c <set_angle+0x4c>
	else
		angle = nouvelle_angle;
 8001036:	4a2c      	ldr	r2, [pc, #176]	@ (80010e8 <set_angle+0xf8>)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6013      	str	r3, [r2, #0]


	/******************* NE PAS TOUCHER **************************************/
	header.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800103c:	2300      	movs	r3, #0
 800103e:	61fb      	str	r3, [r7, #28]
	header.BitRateSwitch = FDCAN_BRS_OFF;
 8001040:	2300      	movs	r3, #0
 8001042:	623b      	str	r3, [r7, #32]
	header.FDFormat = FDCAN_CLASSIC_CAN;
 8001044:	2300      	movs	r3, #0
 8001046:	627b      	str	r3, [r7, #36]	@ 0x24
	header.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001048:	2300      	movs	r3, #0
 800104a:	62bb      	str	r3, [r7, #40]	@ 0x28
	header.MessageMarker = 0;
 800104c:	2300      	movs	r3, #0
 800104e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	/*************************************************************************/


	header.Identifier = CAN_ID_HERKULEX; // Set your CAN identifier
 8001050:	f240 6301 	movw	r3, #1537	@ 0x601
 8001054:	60fb      	str	r3, [r7, #12]
	header.IdType = FDCAN_STANDARD_ID; // Standard ID
 8001056:	2300      	movs	r3, #0
 8001058:	613b      	str	r3, [r7, #16]
	header.TxFrameType = FDCAN_DATA_FRAME; // Data frame
 800105a:	2300      	movs	r3, #0
 800105c:	617b      	str	r3, [r7, #20]
	header.DataLength = 2; // Data length
 800105e:	2302      	movs	r3, #2
 8001060:	61bb      	str	r3, [r7, #24]

	cmd_angle          = 0x200+(angle/0.35);
 8001062:	4b21      	ldr	r3, [pc, #132]	@ (80010e8 <set_angle+0xf8>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff fa96 	bl	8000598 <__aeabi_f2d>
 800106c:	a31c      	add	r3, pc, #112	@ (adr r3, 80010e0 <set_angle+0xf0>)
 800106e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001072:	f7ff fc13 	bl	800089c <__aeabi_ddiv>
 8001076:	4602      	mov	r2, r0
 8001078:	460b      	mov	r3, r1
 800107a:	4610      	mov	r0, r2
 800107c:	4619      	mov	r1, r3
 800107e:	f04f 0200 	mov.w	r2, #0
 8001082:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8001086:	f7ff f929 	bl	80002dc <__adddf3>
 800108a:	4602      	mov	r2, r0
 800108c:	460b      	mov	r3, r1
 800108e:	4610      	mov	r0, r2
 8001090:	4619      	mov	r1, r3
 8001092:	f7ff fdb1 	bl	8000bf8 <__aeabi_d2uiz>
 8001096:	4603      	mov	r3, r0
 8001098:	86fb      	strh	r3, [r7, #54]	@ 0x36

	octet_faible_angle = (uint8_t) cmd_angle;
 800109a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800109c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	octet_fort_angle   = (cmd_angle >> 8) & 0x00FF;
 80010a0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80010a2:	0a1b      	lsrs	r3, r3, #8
 80010a4:	b29b      	uxth	r3, r3
 80010a6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

	txData[0] = octet_fort_angle;
 80010aa:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80010ae:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	txData[1] = octet_faible_angle;
 80010b2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80010b6:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &header, txData);
 80010ba:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80010be:	f107 030c 	add.w	r3, r7, #12
 80010c2:	4619      	mov	r1, r3
 80010c4:	480b      	ldr	r0, [pc, #44]	@ (80010f4 <set_angle+0x104>)
 80010c6:	f001 f9f7 	bl	80024b8 <HAL_FDCAN_AddMessageToTxFifoQ>

	// TODO : Mettre une tempo
}
 80010ca:	bf00      	nop
 80010cc:	3738      	adds	r7, #56	@ 0x38
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	f3af 8000 	nop.w
 80010d8:	33333333 	.word	0x33333333
 80010dc:	c05e3333 	.word	0xc05e3333
 80010e0:	66666666 	.word	0x66666666
 80010e4:	3fd66666 	.word	0x3fd66666
 80010e8:	20000000 	.word	0x20000000
 80010ec:	c2a1999a 	.word	0xc2a1999a
 80010f0:	c2f1999a 	.word	0xc2f1999a
 80010f4:	200001fc 	.word	0x200001fc
 80010f8:	33333333 	.word	0x33333333
 80010fc:	c0543333 	.word	0xc0543333

08001100 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001104:	4b1f      	ldr	r3, [pc, #124]	@ (8001184 <MX_FDCAN1_Init+0x84>)
 8001106:	4a20      	ldr	r2, [pc, #128]	@ (8001188 <MX_FDCAN1_Init+0x88>)
 8001108:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800110a:	4b1e      	ldr	r3, [pc, #120]	@ (8001184 <MX_FDCAN1_Init+0x84>)
 800110c:	2200      	movs	r2, #0
 800110e:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001110:	4b1c      	ldr	r3, [pc, #112]	@ (8001184 <MX_FDCAN1_Init+0x84>)
 8001112:	2200      	movs	r2, #0
 8001114:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001116:	4b1b      	ldr	r3, [pc, #108]	@ (8001184 <MX_FDCAN1_Init+0x84>)
 8001118:	2200      	movs	r2, #0
 800111a:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800111c:	4b19      	ldr	r3, [pc, #100]	@ (8001184 <MX_FDCAN1_Init+0x84>)
 800111e:	2200      	movs	r2, #0
 8001120:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001122:	4b18      	ldr	r3, [pc, #96]	@ (8001184 <MX_FDCAN1_Init+0x84>)
 8001124:	2200      	movs	r2, #0
 8001126:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001128:	4b16      	ldr	r3, [pc, #88]	@ (8001184 <MX_FDCAN1_Init+0x84>)
 800112a:	2200      	movs	r2, #0
 800112c:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 17;
 800112e:	4b15      	ldr	r3, [pc, #84]	@ (8001184 <MX_FDCAN1_Init+0x84>)
 8001130:	2211      	movs	r2, #17
 8001132:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001134:	4b13      	ldr	r3, [pc, #76]	@ (8001184 <MX_FDCAN1_Init+0x84>)
 8001136:	2201      	movs	r2, #1
 8001138:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 7;
 800113a:	4b12      	ldr	r3, [pc, #72]	@ (8001184 <MX_FDCAN1_Init+0x84>)
 800113c:	2207      	movs	r2, #7
 800113e:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001140:	4b10      	ldr	r3, [pc, #64]	@ (8001184 <MX_FDCAN1_Init+0x84>)
 8001142:	2202      	movs	r2, #2
 8001144:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8001146:	4b0f      	ldr	r3, [pc, #60]	@ (8001184 <MX_FDCAN1_Init+0x84>)
 8001148:	2201      	movs	r2, #1
 800114a:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800114c:	4b0d      	ldr	r3, [pc, #52]	@ (8001184 <MX_FDCAN1_Init+0x84>)
 800114e:	2201      	movs	r2, #1
 8001150:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001152:	4b0c      	ldr	r3, [pc, #48]	@ (8001184 <MX_FDCAN1_Init+0x84>)
 8001154:	2201      	movs	r2, #1
 8001156:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001158:	4b0a      	ldr	r3, [pc, #40]	@ (8001184 <MX_FDCAN1_Init+0x84>)
 800115a:	2201      	movs	r2, #1
 800115c:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 800115e:	4b09      	ldr	r3, [pc, #36]	@ (8001184 <MX_FDCAN1_Init+0x84>)
 8001160:	2200      	movs	r2, #0
 8001162:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001164:	4b07      	ldr	r3, [pc, #28]	@ (8001184 <MX_FDCAN1_Init+0x84>)
 8001166:	2200      	movs	r2, #0
 8001168:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800116a:	4b06      	ldr	r3, [pc, #24]	@ (8001184 <MX_FDCAN1_Init+0x84>)
 800116c:	2200      	movs	r2, #0
 800116e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001170:	4804      	ldr	r0, [pc, #16]	@ (8001184 <MX_FDCAN1_Init+0x84>)
 8001172:	f001 f81f 	bl	80021b4 <HAL_FDCAN_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 800117c:	f000 fc6e 	bl	8001a5c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001180:	bf00      	nop
 8001182:	bd80      	pop	{r7, pc}
 8001184:	200001fc 	.word	0x200001fc
 8001188:	40006400 	.word	0x40006400

0800118c <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b09a      	sub	sp, #104	@ 0x68
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001194:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	605a      	str	r2, [r3, #4]
 800119e:	609a      	str	r2, [r3, #8]
 80011a0:	60da      	str	r2, [r3, #12]
 80011a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011a4:	f107 0310 	add.w	r3, r7, #16
 80011a8:	2244      	movs	r2, #68	@ 0x44
 80011aa:	2100      	movs	r1, #0
 80011ac:	4618      	mov	r0, r3
 80011ae:	f004 fccf 	bl	8005b50 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a24      	ldr	r2, [pc, #144]	@ (8001248 <HAL_FDCAN_MspInit+0xbc>)
 80011b8:	4293      	cmp	r3, r2
 80011ba:	d141      	bne.n	8001240 <HAL_FDCAN_MspInit+0xb4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80011bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011c0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80011c2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80011c6:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011c8:	f107 0310 	add.w	r3, r7, #16
 80011cc:	4618      	mov	r0, r3
 80011ce:	f002 fd81 	bl	8003cd4 <HAL_RCCEx_PeriphCLKConfig>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 80011d8:	f000 fc40 	bl	8001a5c <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80011dc:	4b1b      	ldr	r3, [pc, #108]	@ (800124c <HAL_FDCAN_MspInit+0xc0>)
 80011de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011e0:	4a1a      	ldr	r2, [pc, #104]	@ (800124c <HAL_FDCAN_MspInit+0xc0>)
 80011e2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80011e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80011e8:	4b18      	ldr	r3, [pc, #96]	@ (800124c <HAL_FDCAN_MspInit+0xc0>)
 80011ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011f0:	60fb      	str	r3, [r7, #12]
 80011f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f4:	4b15      	ldr	r3, [pc, #84]	@ (800124c <HAL_FDCAN_MspInit+0xc0>)
 80011f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f8:	4a14      	ldr	r2, [pc, #80]	@ (800124c <HAL_FDCAN_MspInit+0xc0>)
 80011fa:	f043 0301 	orr.w	r3, r3, #1
 80011fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001200:	4b12      	ldr	r3, [pc, #72]	@ (800124c <HAL_FDCAN_MspInit+0xc0>)
 8001202:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001204:	f003 0301 	and.w	r3, r3, #1
 8001208:	60bb      	str	r3, [r7, #8]
 800120a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800120c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001210:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001212:	2302      	movs	r3, #2
 8001214:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001216:	2300      	movs	r3, #0
 8001218:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121a:	2300      	movs	r3, #0
 800121c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800121e:	2309      	movs	r3, #9
 8001220:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001222:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001226:	4619      	mov	r1, r3
 8001228:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800122c:	f001 fdd6 	bl	8002ddc <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8001230:	2200      	movs	r2, #0
 8001232:	2100      	movs	r1, #0
 8001234:	2015      	movs	r0, #21
 8001236:	f000 ff88 	bl	800214a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800123a:	2015      	movs	r0, #21
 800123c:	f000 ff9f 	bl	800217e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8001240:	bf00      	nop
 8001242:	3768      	adds	r7, #104	@ 0x68
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	40006400 	.word	0x40006400
 800124c:	40021000 	.word	0x40021000

08001250 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b088      	sub	sp, #32
 8001254:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001256:	f107 030c 	add.w	r3, r7, #12
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	605a      	str	r2, [r3, #4]
 8001260:	609a      	str	r2, [r3, #8]
 8001262:	60da      	str	r2, [r3, #12]
 8001264:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001266:	4b18      	ldr	r3, [pc, #96]	@ (80012c8 <MX_GPIO_Init+0x78>)
 8001268:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800126a:	4a17      	ldr	r2, [pc, #92]	@ (80012c8 <MX_GPIO_Init+0x78>)
 800126c:	f043 0301 	orr.w	r3, r3, #1
 8001270:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001272:	4b15      	ldr	r3, [pc, #84]	@ (80012c8 <MX_GPIO_Init+0x78>)
 8001274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	60bb      	str	r3, [r7, #8]
 800127c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800127e:	4b12      	ldr	r3, [pc, #72]	@ (80012c8 <MX_GPIO_Init+0x78>)
 8001280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001282:	4a11      	ldr	r2, [pc, #68]	@ (80012c8 <MX_GPIO_Init+0x78>)
 8001284:	f043 0302 	orr.w	r3, r3, #2
 8001288:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800128a:	4b0f      	ldr	r3, [pc, #60]	@ (80012c8 <MX_GPIO_Init+0x78>)
 800128c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800128e:	f003 0302 	and.w	r3, r3, #2
 8001292:	607b      	str	r3, [r7, #4]
 8001294:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001296:	2200      	movs	r2, #0
 8001298:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800129c:	480b      	ldr	r0, [pc, #44]	@ (80012cc <MX_GPIO_Init+0x7c>)
 800129e:	f001 ff1f 	bl	80030e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80012a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a8:	2301      	movs	r3, #1
 80012aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ac:	2300      	movs	r3, #0
 80012ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b0:	2300      	movs	r3, #0
 80012b2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80012b4:	f107 030c 	add.w	r3, r7, #12
 80012b8:	4619      	mov	r1, r3
 80012ba:	4804      	ldr	r0, [pc, #16]	@ (80012cc <MX_GPIO_Init+0x7c>)
 80012bc:	f001 fd8e 	bl	8002ddc <HAL_GPIO_Init>

}
 80012c0:	bf00      	nop
 80012c2:	3720      	adds	r7, #32
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	40021000 	.word	0x40021000
 80012cc:	48000400 	.word	0x48000400

080012d0 <__io_putchar>:

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
PUTCHAR_PROTOTYPE
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80012d8:	1d39      	adds	r1, r7, #4
 80012da:	f04f 33ff 	mov.w	r3, #4294967295
 80012de:	2201      	movs	r2, #1
 80012e0:	4803      	ldr	r0, [pc, #12]	@ (80012f0 <__io_putchar+0x20>)
 80012e2:	f002 ff37 	bl	8004154 <HAL_UART_Transmit>

	return ch;
 80012e6:	687b      	ldr	r3, [r7, #4]
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	200008c4 	.word	0x200008c4

080012f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012f8:	f000 fdb9 	bl	8001e6e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012fc:	f000 f94e 	bl	800159c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001300:	f7ff ffa6 	bl	8001250 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001304:	f000 fce6 	bl	8001cd4 <MX_USART2_UART_Init>
  MX_FDCAN1_Init();
 8001308:	f7ff fefa 	bl	8001100 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */

  printf("En vie\n");
 800130c:	488e      	ldr	r0, [pc, #568]	@ (8001548 <main+0x254>)
 800130e:	f004 fb1f 	bl	8005950 <puts>



  HAL_FDCAN_Start(&hfdcan1);
 8001312:	488e      	ldr	r0, [pc, #568]	@ (800154c <main+0x258>)
 8001314:	f001 f8a8 	bl	8002468 <HAL_FDCAN_Start>
  HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8001318:	2200      	movs	r2, #0
 800131a:	2101      	movs	r1, #1
 800131c:	488b      	ldr	r0, [pc, #556]	@ (800154c <main+0x258>)
 800131e:	f001 fa17 	bl	8002750 <HAL_FDCAN_ActivateNotification>
  LCD_clear();
 8001322:	f000 fab1 	bl	8001888 <LCD_clear>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
     while (1)
  {

    	 JOG_read() ;
 8001326:	f000 fa23 	bl	8001770 <JOG_read>
	     COD_read();
 800132a:	f000 fa41 	bl	80017b0 <COD_read>
	 automate_decode_IHM();
 800132e:	f000 f9b5 	bl	800169c <automate_decode_IHM>



	 switch (etat_actuelle)
 8001332:	4b87      	ldr	r3, [pc, #540]	@ (8001550 <main+0x25c>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	2b04      	cmp	r3, #4
 8001338:	f200 80f0 	bhi.w	800151c <main+0x228>
 800133c:	a201      	add	r2, pc, #4	@ (adr r2, 8001344 <main+0x50>)
 800133e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001342:	bf00      	nop
 8001344:	08001359 	.word	0x08001359
 8001348:	080013bd 	.word	0x080013bd
 800134c:	080014d5 	.word	0x080014d5
 8001350:	0800145d 	.word	0x0800145d
 8001354:	080014f9 	.word	0x080014f9
	 {
	 case TEST_CHOIX :

		 HAL_Delay(10);
 8001358:	200a      	movs	r0, #10
 800135a:	f000 fdf9 	bl	8001f50 <HAL_Delay>
		  LCD_gotoxy(0,0);
 800135e:	2100      	movs	r1, #0
 8001360:	2000      	movs	r0, #0
 8001362:	f000 fa73 	bl	800184c <LCD_gotoxy>
	   	 LCD_printf("Test a choisir");
 8001366:	487b      	ldr	r0, [pc, #492]	@ (8001554 <main+0x260>)
 8001368:	f000 facc 	bl	8001904 <LCD_printf>
		  LCD_gotoxy(0,1);
 800136c:	2101      	movs	r1, #1
 800136e:	2000      	movs	r0, #0
 8001370:	f000 fa6c 	bl	800184c <LCD_gotoxy>
		   	LCD_printf("             ");
 8001374:	4878      	ldr	r0, [pc, #480]	@ (8001558 <main+0x264>)
 8001376:	f000 fac5 	bl	8001904 <LCD_printf>

		 if (jog_value == 8 )
 800137a:	4b78      	ldr	r3, [pc, #480]	@ (800155c <main+0x268>)
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	2b08      	cmp	r3, #8
 8001380:	d103      	bne.n	800138a <main+0x96>
		 {
			 etat_actuelle = TEST_VITESSE ;
 8001382:	4b73      	ldr	r3, [pc, #460]	@ (8001550 <main+0x25c>)
 8001384:	2201      	movs	r2, #1
 8001386:	701a      	strb	r2, [r3, #0]
		 }
		 else if (jog_value == 2)
				 {
			 etat_actuelle =  TEST_BLUETOOTH ;
			     }
               break ;
 8001388:	e0ca      	b.n	8001520 <main+0x22c>
		 else if (jog_value == 16 )
 800138a:	4b74      	ldr	r3, [pc, #464]	@ (800155c <main+0x268>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	2b10      	cmp	r3, #16
 8001390:	d103      	bne.n	800139a <main+0xa6>
			 etat_actuelle =  TEST_HERKULEX ;
 8001392:	4b6f      	ldr	r3, [pc, #444]	@ (8001550 <main+0x25c>)
 8001394:	2203      	movs	r2, #3
 8001396:	701a      	strb	r2, [r3, #0]
               break ;
 8001398:	e0c2      	b.n	8001520 <main+0x22c>
		 else if (jog_value == 1)
 800139a:	4b70      	ldr	r3, [pc, #448]	@ (800155c <main+0x268>)
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d103      	bne.n	80013aa <main+0xb6>
			 etat_actuelle =  TEST_LIDAR;
 80013a2:	4b6b      	ldr	r3, [pc, #428]	@ (8001550 <main+0x25c>)
 80013a4:	2202      	movs	r2, #2
 80013a6:	701a      	strb	r2, [r3, #0]
               break ;
 80013a8:	e0ba      	b.n	8001520 <main+0x22c>
		 else if (jog_value == 2)
 80013aa:	4b6c      	ldr	r3, [pc, #432]	@ (800155c <main+0x268>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	2b02      	cmp	r3, #2
 80013b0:	f040 80b6 	bne.w	8001520 <main+0x22c>
			 etat_actuelle =  TEST_BLUETOOTH ;
 80013b4:	4b66      	ldr	r3, [pc, #408]	@ (8001550 <main+0x25c>)
 80013b6:	2204      	movs	r2, #4
 80013b8:	701a      	strb	r2, [r3, #0]
               break ;
 80013ba:	e0b1      	b.n	8001520 <main+0x22c>


	 case TEST_VITESSE :
		  HAL_Delay(100);
 80013bc:	2064      	movs	r0, #100	@ 0x64
 80013be:	f000 fdc7 	bl	8001f50 <HAL_Delay>
		  valeur_cod = cod_value %101 ;
 80013c2:	4b67      	ldr	r3, [pc, #412]	@ (8001560 <main+0x26c>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	4a67      	ldr	r2, [pc, #412]	@ (8001564 <main+0x270>)
 80013c8:	fba2 1203 	umull	r1, r2, r2, r3
 80013cc:	1a99      	subs	r1, r3, r2
 80013ce:	0849      	lsrs	r1, r1, #1
 80013d0:	440a      	add	r2, r1
 80013d2:	0992      	lsrs	r2, r2, #6
 80013d4:	2165      	movs	r1, #101	@ 0x65
 80013d6:	fb01 f202 	mul.w	r2, r1, r2
 80013da:	1a9b      	subs	r3, r3, r2
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	461a      	mov	r2, r3
 80013e0:	4b61      	ldr	r3, [pc, #388]	@ (8001568 <main+0x274>)
 80013e2:	601a      	str	r2, [r3, #0]
		 vitesse = (float) valeur_cod/100.0 ;
 80013e4:	4b60      	ldr	r3, [pc, #384]	@ (8001568 <main+0x274>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	ee07 3a90 	vmov	s15, r3
 80013ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013f0:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800156c <main+0x278>
 80013f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013f8:	4b5d      	ldr	r3, [pc, #372]	@ (8001570 <main+0x27c>)
 80013fa:	edc3 7a00 	vstr	s15, [r3]
		  LCD_gotoxy(0, 0);
 80013fe:	2100      	movs	r1, #0
 8001400:	2000      	movs	r0, #0
 8001402:	f000 fa23 	bl	800184c <LCD_gotoxy>
		  LCD_printf("choix:vitesse");
 8001406:	485b      	ldr	r0, [pc, #364]	@ (8001574 <main+0x280>)
 8001408:	f000 fa7c 	bl	8001904 <LCD_printf>
		  LCD_gotoxy(0, 1);
 800140c:	2101      	movs	r1, #1
 800140e:	2000      	movs	r0, #0
 8001410:	f000 fa1c 	bl	800184c <LCD_gotoxy>
          LCD_printf("vitesse=%4.2f",vitesse);
 8001414:	4b56      	ldr	r3, [pc, #344]	@ (8001570 <main+0x27c>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff f8bd 	bl	8000598 <__aeabi_f2d>
 800141e:	4602      	mov	r2, r0
 8001420:	460b      	mov	r3, r1
 8001422:	4855      	ldr	r0, [pc, #340]	@ (8001578 <main+0x284>)
 8001424:	f000 fa6e 	bl	8001904 <LCD_printf>

           if (jog_value == 16)
 8001428:	4b4c      	ldr	r3, [pc, #304]	@ (800155c <main+0x268>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	2b10      	cmp	r3, #16
 800142e:	d103      	bne.n	8001438 <main+0x144>
		  {
			  direction = true ;
 8001430:	4b52      	ldr	r3, [pc, #328]	@ (800157c <main+0x288>)
 8001432:	2201      	movs	r2, #1
 8001434:	701a      	strb	r2, [r3, #0]
 8001436:	e006      	b.n	8001446 <main+0x152>
		  }
		  else if (jog_value == 2)
 8001438:	4b48      	ldr	r3, [pc, #288]	@ (800155c <main+0x268>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b02      	cmp	r3, #2
 800143e:	d102      	bne.n	8001446 <main+0x152>
		  {
			  direction = false ;
 8001440:	4b4e      	ldr	r3, [pc, #312]	@ (800157c <main+0x288>)
 8001442:	2200      	movs	r2, #0
 8001444:	701a      	strb	r2, [r3, #0]
		  }

	    	 set_rapport_cyclique_et_sens(vitesse,direction);
 8001446:	4b4a      	ldr	r3, [pc, #296]	@ (8001570 <main+0x27c>)
 8001448:	edd3 7a00 	vldr	s15, [r3]
 800144c:	4b4b      	ldr	r3, [pc, #300]	@ (800157c <main+0x288>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	4618      	mov	r0, r3
 8001452:	eeb0 0a67 	vmov.f32	s0, s15
 8001456:	f7ff fd67 	bl	8000f28 <set_rapport_cyclique_et_sens>
	    	 //etat_actuelle = TEST_CHOIX ;




           break ;
 800145a:	e068      	b.n	800152e <main+0x23a>

	 case TEST_HERKULEX :
		  HAL_Delay(10) ;
 800145c:	200a      	movs	r0, #10
 800145e:	f000 fd77 	bl	8001f50 <HAL_Delay>
	     herkulex_test = ((cod_value%41)+80)*(-1) ;
 8001462:	4b3f      	ldr	r3, [pc, #252]	@ (8001560 <main+0x26c>)
 8001464:	7819      	ldrb	r1, [r3, #0]
 8001466:	4b46      	ldr	r3, [pc, #280]	@ (8001580 <main+0x28c>)
 8001468:	fba3 2301 	umull	r2, r3, r3, r1
 800146c:	095a      	lsrs	r2, r3, #5
 800146e:	4613      	mov	r3, r2
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	4413      	add	r3, r2
 8001474:	00db      	lsls	r3, r3, #3
 8001476:	4413      	add	r3, r2
 8001478:	1acb      	subs	r3, r1, r3
 800147a:	b2db      	uxtb	r3, r3
 800147c:	461a      	mov	r2, r3
 800147e:	f06f 034f 	mvn.w	r3, #79	@ 0x4f
 8001482:	1a9b      	subs	r3, r3, r2
 8001484:	ee07 3a90 	vmov	s15, r3
 8001488:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800148c:	4b3d      	ldr	r3, [pc, #244]	@ (8001584 <main+0x290>)
 800148e:	edc3 7a00 	vstr	s15, [r3]


		  LCD_gotoxy(0,0);
 8001492:	2100      	movs	r1, #0
 8001494:	2000      	movs	r0, #0
 8001496:	f000 f9d9 	bl	800184c <LCD_gotoxy>
	     LCD_printf("choix:herkulex");
 800149a:	483b      	ldr	r0, [pc, #236]	@ (8001588 <main+0x294>)
 800149c:	f000 fa32 	bl	8001904 <LCD_printf>

	     LCD_gotoxy(0,1);
 80014a0:	2101      	movs	r1, #1
 80014a2:	2000      	movs	r0, #0
 80014a4:	f000 f9d2 	bl	800184c <LCD_gotoxy>
	   	  LCD_printf("%4.4f",herkulex_test);
 80014a8:	4b36      	ldr	r3, [pc, #216]	@ (8001584 <main+0x290>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff f873 	bl	8000598 <__aeabi_f2d>
 80014b2:	4602      	mov	r2, r0
 80014b4:	460b      	mov	r3, r1
 80014b6:	4835      	ldr	r0, [pc, #212]	@ (800158c <main+0x298>)
 80014b8:	f000 fa24 	bl	8001904 <LCD_printf>

    	     if (jog_value == 4)
 80014bc:	4b27      	ldr	r3, [pc, #156]	@ (800155c <main+0x268>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2b04      	cmp	r3, #4
 80014c2:	d12f      	bne.n	8001524 <main+0x230>
				     {
			    	set_angle(herkulex_test) ;
 80014c4:	4b2f      	ldr	r3, [pc, #188]	@ (8001584 <main+0x290>)
 80014c6:	edd3 7a00 	vldr	s15, [r3]
 80014ca:	eeb0 0a67 	vmov.f32	s0, s15
 80014ce:	f7ff fd8f 	bl	8000ff0 <set_angle>
			    	//etat_actuelle = TEST_CHOIX ;
				     }



	           break ;
 80014d2:	e027      	b.n	8001524 <main+0x230>

	 case TEST_LIDAR :
		  HAL_Delay(10);
 80014d4:	200a      	movs	r0, #10
 80014d6:	f000 fd3b 	bl	8001f50 <HAL_Delay>
		 LCD_gotoxy(0,0);
 80014da:	2100      	movs	r1, #0
 80014dc:	2000      	movs	r0, #0
 80014de:	f000 f9b5 	bl	800184c <LCD_gotoxy>
	     LCD_printf("choix:lidar   ");
 80014e2:	482b      	ldr	r0, [pc, #172]	@ (8001590 <main+0x29c>)
 80014e4:	f000 fa0e 	bl	8001904 <LCD_printf>

			     if (jog_value == 4)
 80014e8:	4b1c      	ldr	r3, [pc, #112]	@ (800155c <main+0x268>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	2b04      	cmp	r3, #4
 80014ee:	d11b      	bne.n	8001528 <main+0x234>
			     {
			    	 etat_actuelle = TEST_CHOIX;
 80014f0:	4b17      	ldr	r3, [pc, #92]	@ (8001550 <main+0x25c>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	701a      	strb	r2, [r3, #0]
			     }


			     break ;
 80014f6:	e017      	b.n	8001528 <main+0x234>
	 case TEST_BLUETOOTH :
		  HAL_Delay(10);
 80014f8:	200a      	movs	r0, #10
 80014fa:	f000 fd29 	bl	8001f50 <HAL_Delay>
		 LCD_gotoxy(0,0);
 80014fe:	2100      	movs	r1, #0
 8001500:	2000      	movs	r0, #0
 8001502:	f000 f9a3 	bl	800184c <LCD_gotoxy>
	     LCD_printf("choix:bluetooth   ");
 8001506:	4823      	ldr	r0, [pc, #140]	@ (8001594 <main+0x2a0>)
 8001508:	f000 f9fc 	bl	8001904 <LCD_printf>


			    if (jog_value == 4)
 800150c:	4b13      	ldr	r3, [pc, #76]	@ (800155c <main+0x268>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	2b04      	cmp	r3, #4
 8001512:	d10b      	bne.n	800152c <main+0x238>
			     {
			    	 etat_actuelle = TEST_CHOIX ;
 8001514:	4b0e      	ldr	r3, [pc, #56]	@ (8001550 <main+0x25c>)
 8001516:	2200      	movs	r2, #0
 8001518:	701a      	strb	r2, [r3, #0]
			     }

	           break ;
 800151a:	e007      	b.n	800152c <main+0x238>

	default :
		break;
 800151c:	bf00      	nop
 800151e:	e006      	b.n	800152e <main+0x23a>
               break ;
 8001520:	bf00      	nop
 8001522:	e004      	b.n	800152e <main+0x23a>
	           break ;
 8001524:	bf00      	nop
 8001526:	e002      	b.n	800152e <main+0x23a>
			     break ;
 8001528:	bf00      	nop
 800152a:	e000      	b.n	800152e <main+0x23a>
	           break ;
 800152c:	bf00      	nop
	  //TODO : Bloque la réception des trames lidar




	  valeur_afficher = valeur_cod & 0x00FF ;
 800152e:	4b0e      	ldr	r3, [pc, #56]	@ (8001568 <main+0x274>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	b29b      	uxth	r3, r3
 8001534:	b2db      	uxtb	r3, r3
 8001536:	b29a      	uxth	r2, r3
 8001538:	4b17      	ldr	r3, [pc, #92]	@ (8001598 <main+0x2a4>)
 800153a:	801a      	strh	r2, [r3, #0]


	  BAR_set(valeur_cod);
 800153c:	4b0a      	ldr	r3, [pc, #40]	@ (8001568 <main+0x274>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4618      	mov	r0, r3
 8001542:	f000 f955 	bl	80017f0 <BAR_set>
  {
 8001546:	e6ee      	b.n	8001326 <main+0x32>
 8001548:	08007bd8 	.word	0x08007bd8
 800154c:	200001fc 	.word	0x200001fc
 8001550:	200008ae 	.word	0x200008ae
 8001554:	08007be0 	.word	0x08007be0
 8001558:	08007bf0 	.word	0x08007bf0
 800155c:	200008a9 	.word	0x200008a9
 8001560:	200008aa 	.word	0x200008aa
 8001564:	446f8657 	.word	0x446f8657
 8001568:	200008b8 	.word	0x200008b8
 800156c:	42c80000 	.word	0x42c80000
 8001570:	200008b4 	.word	0x200008b4
 8001574:	08007c00 	.word	0x08007c00
 8001578:	08007c10 	.word	0x08007c10
 800157c:	20000004 	.word	0x20000004
 8001580:	c7ce0c7d 	.word	0xc7ce0c7d
 8001584:	200008b0 	.word	0x200008b0
 8001588:	08007c20 	.word	0x08007c20
 800158c:	08007c30 	.word	0x08007c30
 8001590:	08007c38 	.word	0x08007c38
 8001594:	08007c48 	.word	0x08007c48
 8001598:	200008ac 	.word	0x200008ac

0800159c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b094      	sub	sp, #80	@ 0x50
 80015a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015a2:	f107 0318 	add.w	r3, r7, #24
 80015a6:	2238      	movs	r2, #56	@ 0x38
 80015a8:	2100      	movs	r1, #0
 80015aa:	4618      	mov	r0, r3
 80015ac:	f004 fad0 	bl	8005b50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015b0:	1d3b      	adds	r3, r7, #4
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]
 80015b8:	609a      	str	r2, [r3, #8]
 80015ba:	60da      	str	r2, [r3, #12]
 80015bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80015be:	2000      	movs	r0, #0
 80015c0:	f001 fda6 	bl	8003110 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015c4:	2302      	movs	r3, #2
 80015c6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015cc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015ce:	2340      	movs	r3, #64	@ 0x40
 80015d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015d2:	2302      	movs	r3, #2
 80015d4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015d6:	2302      	movs	r3, #2
 80015d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80015da:	2304      	movs	r3, #4
 80015dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80015de:	2355      	movs	r3, #85	@ 0x55
 80015e0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015e2:	2302      	movs	r3, #2
 80015e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80015e6:	2302      	movs	r3, #2
 80015e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80015ea:	2302      	movs	r3, #2
 80015ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015ee:	f107 0318 	add.w	r3, r7, #24
 80015f2:	4618      	mov	r0, r3
 80015f4:	f001 fe40 	bl	8003278 <HAL_RCC_OscConfig>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80015fe:	f000 fa2d 	bl	8001a5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001602:	230f      	movs	r3, #15
 8001604:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001606:	2303      	movs	r3, #3
 8001608:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800160a:	2300      	movs	r3, #0
 800160c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800160e:	2300      	movs	r3, #0
 8001610:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001612:	2300      	movs	r3, #0
 8001614:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001616:	1d3b      	adds	r3, r7, #4
 8001618:	2104      	movs	r1, #4
 800161a:	4618      	mov	r0, r3
 800161c:	f002 f93e 	bl	800389c <HAL_RCC_ClockConfig>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001626:	f000 fa19 	bl	8001a5c <Error_Handler>
  }
}
 800162a:	bf00      	nop
 800162c:	3750      	adds	r7, #80	@ 0x50
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
	...

08001634 <HAL_FDCAN_RxFifo0Callback>:

/* USER CODE BEGIN 4 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	6039      	str	r1, [r7, #0]
		HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &buffer_trame_rx[marker1].header, &buffer_trame_rx[marker1].data[0]);
 800163e:	4b14      	ldr	r3, [pc, #80]	@ (8001690 <HAL_FDCAN_RxFifo0Callback+0x5c>)
 8001640:	881b      	ldrh	r3, [r3, #0]
 8001642:	461a      	mov	r2, r3
 8001644:	4613      	mov	r3, r2
 8001646:	005b      	lsls	r3, r3, #1
 8001648:	4413      	add	r3, r2
 800164a:	011b      	lsls	r3, r3, #4
 800164c:	4a11      	ldr	r2, [pc, #68]	@ (8001694 <HAL_FDCAN_RxFifo0Callback+0x60>)
 800164e:	441a      	add	r2, r3
 8001650:	4b0f      	ldr	r3, [pc, #60]	@ (8001690 <HAL_FDCAN_RxFifo0Callback+0x5c>)
 8001652:	881b      	ldrh	r3, [r3, #0]
 8001654:	4619      	mov	r1, r3
 8001656:	460b      	mov	r3, r1
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	440b      	add	r3, r1
 800165c:	011b      	lsls	r3, r3, #4
 800165e:	3328      	adds	r3, #40	@ 0x28
 8001660:	490c      	ldr	r1, [pc, #48]	@ (8001694 <HAL_FDCAN_RxFifo0Callback+0x60>)
 8001662:	440b      	add	r3, r1
 8001664:	2140      	movs	r1, #64	@ 0x40
 8001666:	480c      	ldr	r0, [pc, #48]	@ (8001698 <HAL_FDCAN_RxFifo0Callback+0x64>)
 8001668:	f000 ff6a 	bl	8002540 <HAL_FDCAN_GetRxMessage>
		//printf("0x%X marker1 :%d \n", buffer_trame_rx[marker1].data[0], marker1);
		marker1++;
 800166c:	4b08      	ldr	r3, [pc, #32]	@ (8001690 <HAL_FDCAN_RxFifo0Callback+0x5c>)
 800166e:	881b      	ldrh	r3, [r3, #0]
 8001670:	3301      	adds	r3, #1
 8001672:	b29a      	uxth	r2, r3
 8001674:	4b06      	ldr	r3, [pc, #24]	@ (8001690 <HAL_FDCAN_RxFifo0Callback+0x5c>)
 8001676:	801a      	strh	r2, [r3, #0]

		if (marker1 == 32)
 8001678:	4b05      	ldr	r3, [pc, #20]	@ (8001690 <HAL_FDCAN_RxFifo0Callback+0x5c>)
 800167a:	881b      	ldrh	r3, [r3, #0]
 800167c:	2b20      	cmp	r3, #32
 800167e:	d102      	bne.n	8001686 <HAL_FDCAN_RxFifo0Callback+0x52>
		{
			marker1 = 0;
 8001680:	4b03      	ldr	r3, [pc, #12]	@ (8001690 <HAL_FDCAN_RxFifo0Callback+0x5c>)
 8001682:	2200      	movs	r2, #0
 8001684:	801a      	strh	r2, [r3, #0]
		}
}
 8001686:	bf00      	nop
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000260 	.word	0x20000260
 8001694:	20000264 	.word	0x20000264
 8001698:	200001fc 	.word	0x200001fc

0800169c <automate_decode_IHM>:

void automate_decode_IHM(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
	static uint16_t marker2 = 0;

	//printf("Id trame : 0x%X\n", buffer_trame_rx[marker2].header.Identifier);

	switch (buffer_trame_rx[marker2].header.Identifier)
 80016a0:	4b2d      	ldr	r3, [pc, #180]	@ (8001758 <automate_decode_IHM+0xbc>)
 80016a2:	881b      	ldrh	r3, [r3, #0]
 80016a4:	4619      	mov	r1, r3
 80016a6:	4a2d      	ldr	r2, [pc, #180]	@ (800175c <automate_decode_IHM+0xc0>)
 80016a8:	460b      	mov	r3, r1
 80016aa:	005b      	lsls	r3, r3, #1
 80016ac:	440b      	add	r3, r1
 80016ae:	011b      	lsls	r3, r3, #4
 80016b0:	4413      	add	r3, r2
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f240 7291 	movw	r2, #1937	@ 0x791
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d004      	beq.n	80016c6 <automate_decode_IHM+0x2a>
 80016bc:	f240 72a1 	movw	r2, #1953	@ 0x7a1
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d01d      	beq.n	8001700 <automate_decode_IHM+0x64>
 80016c4:	e039      	b.n	800173a <automate_decode_IHM+0x9e>
	{
	case JOG_DATA:
		 printf("JOG value : 0x%X\n", buffer_trame_rx[marker2].data[0]);
 80016c6:	4b24      	ldr	r3, [pc, #144]	@ (8001758 <automate_decode_IHM+0xbc>)
 80016c8:	881b      	ldrh	r3, [r3, #0]
 80016ca:	4619      	mov	r1, r3
 80016cc:	4a23      	ldr	r2, [pc, #140]	@ (800175c <automate_decode_IHM+0xc0>)
 80016ce:	460b      	mov	r3, r1
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	440b      	add	r3, r1
 80016d4:	011b      	lsls	r3, r3, #4
 80016d6:	4413      	add	r3, r2
 80016d8:	3328      	adds	r3, #40	@ 0x28
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	4619      	mov	r1, r3
 80016de:	4820      	ldr	r0, [pc, #128]	@ (8001760 <automate_decode_IHM+0xc4>)
 80016e0:	f004 f8ce 	bl	8005880 <iprintf>
		 jog_value = buffer_trame_rx[marker2].data[0];
 80016e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001758 <automate_decode_IHM+0xbc>)
 80016e6:	881b      	ldrh	r3, [r3, #0]
 80016e8:	4619      	mov	r1, r3
 80016ea:	4a1c      	ldr	r2, [pc, #112]	@ (800175c <automate_decode_IHM+0xc0>)
 80016ec:	460b      	mov	r3, r1
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	440b      	add	r3, r1
 80016f2:	011b      	lsls	r3, r3, #4
 80016f4:	4413      	add	r3, r2
 80016f6:	3328      	adds	r3, #40	@ 0x28
 80016f8:	781a      	ldrb	r2, [r3, #0]
 80016fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001764 <automate_decode_IHM+0xc8>)
 80016fc:	701a      	strb	r2, [r3, #0]
	break;
 80016fe:	e01c      	b.n	800173a <automate_decode_IHM+0x9e>

	case COD_DATA:
		printf("COD value : %d\n", buffer_trame_rx[marker2].data[0]);
 8001700:	4b15      	ldr	r3, [pc, #84]	@ (8001758 <automate_decode_IHM+0xbc>)
 8001702:	881b      	ldrh	r3, [r3, #0]
 8001704:	4619      	mov	r1, r3
 8001706:	4a15      	ldr	r2, [pc, #84]	@ (800175c <automate_decode_IHM+0xc0>)
 8001708:	460b      	mov	r3, r1
 800170a:	005b      	lsls	r3, r3, #1
 800170c:	440b      	add	r3, r1
 800170e:	011b      	lsls	r3, r3, #4
 8001710:	4413      	add	r3, r2
 8001712:	3328      	adds	r3, #40	@ 0x28
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	4619      	mov	r1, r3
 8001718:	4813      	ldr	r0, [pc, #76]	@ (8001768 <automate_decode_IHM+0xcc>)
 800171a:	f004 f8b1 	bl	8005880 <iprintf>
		cod_value = buffer_trame_rx[marker2].data[0];
 800171e:	4b0e      	ldr	r3, [pc, #56]	@ (8001758 <automate_decode_IHM+0xbc>)
 8001720:	881b      	ldrh	r3, [r3, #0]
 8001722:	4619      	mov	r1, r3
 8001724:	4a0d      	ldr	r2, [pc, #52]	@ (800175c <automate_decode_IHM+0xc0>)
 8001726:	460b      	mov	r3, r1
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	440b      	add	r3, r1
 800172c:	011b      	lsls	r3, r3, #4
 800172e:	4413      	add	r3, r2
 8001730:	3328      	adds	r3, #40	@ 0x28
 8001732:	781a      	ldrb	r2, [r3, #0]
 8001734:	4b0d      	ldr	r3, [pc, #52]	@ (800176c <automate_decode_IHM+0xd0>)
 8001736:	701a      	strb	r2, [r3, #0]
	break;
 8001738:	bf00      	nop
	}

	marker2++;
 800173a:	4b07      	ldr	r3, [pc, #28]	@ (8001758 <automate_decode_IHM+0xbc>)
 800173c:	881b      	ldrh	r3, [r3, #0]
 800173e:	3301      	adds	r3, #1
 8001740:	b29a      	uxth	r2, r3
 8001742:	4b05      	ldr	r3, [pc, #20]	@ (8001758 <automate_decode_IHM+0xbc>)
 8001744:	801a      	strh	r2, [r3, #0]

	if (marker2 == 32) {
 8001746:	4b04      	ldr	r3, [pc, #16]	@ (8001758 <automate_decode_IHM+0xbc>)
 8001748:	881b      	ldrh	r3, [r3, #0]
 800174a:	2b20      	cmp	r3, #32
 800174c:	d102      	bne.n	8001754 <automate_decode_IHM+0xb8>
		marker2 = 0;
 800174e:	4b02      	ldr	r3, [pc, #8]	@ (8001758 <automate_decode_IHM+0xbc>)
 8001750:	2200      	movs	r2, #0
 8001752:	801a      	strh	r2, [r3, #0]
	}
}
 8001754:	bf00      	nop
 8001756:	bd80      	pop	{r7, pc}
 8001758:	200008bc 	.word	0x200008bc
 800175c:	20000264 	.word	0x20000264
 8001760:	08007c5c 	.word	0x08007c5c
 8001764:	200008a9 	.word	0x200008a9
 8001768:	08007c70 	.word	0x08007c70
 800176c:	200008aa 	.word	0x200008aa

08001770 <JOG_read>:
/**
 * @brief Obtenir la valeur du JOG
 * @note Pas besoin d'attente bloaquante pour cette fonction avec IHM v2
 */
void JOG_read(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b08a      	sub	sp, #40	@ 0x28
 8001774:	af00      	add	r7, sp, #0
	FDCAN_TxHeaderTypeDef pTxHeader = {0};
 8001776:	1d3b      	adds	r3, r7, #4
 8001778:	2224      	movs	r2, #36	@ 0x24
 800177a:	2100      	movs	r1, #0
 800177c:	4618      	mov	r0, r3
 800177e:	f004 f9e7 	bl	8005b50 <memset>

	pTxHeader.Identifier = JOG_REQ;
 8001782:	f44f 63f2 	mov.w	r3, #1936	@ 0x790
 8001786:	607b      	str	r3, [r7, #4]
	pTxHeader.IdType = FDCAN_STANDARD_ID;
 8001788:	2300      	movs	r3, #0
 800178a:	60bb      	str	r3, [r7, #8]
	pTxHeader.TxFrameType = FDCAN_REMOTE_FRAME;
 800178c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001790:	60fb      	str	r3, [r7, #12]
	pTxHeader.DataLength = 0;
 8001792:	2300      	movs	r3, #0
 8001794:	613b      	str	r3, [r7, #16]

	uint8_t pTxData;
	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &pTxHeader , &pTxData);
 8001796:	1cfa      	adds	r2, r7, #3
 8001798:	1d3b      	adds	r3, r7, #4
 800179a:	4619      	mov	r1, r3
 800179c:	4803      	ldr	r0, [pc, #12]	@ (80017ac <JOG_read+0x3c>)
 800179e:	f000 fe8b 	bl	80024b8 <HAL_FDCAN_AddMessageToTxFifoQ>

}
 80017a2:	bf00      	nop
 80017a4:	3728      	adds	r7, #40	@ 0x28
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	200001fc 	.word	0x200001fc

080017b0 <COD_read>:
/**
 * @brief Obtenir la valeur du COD
 * @note Pas besoin d'attente bloaquante pour cette fonction avec IHM v2
 */
void COD_read(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b08a      	sub	sp, #40	@ 0x28
 80017b4:	af00      	add	r7, sp, #0
	FDCAN_TxHeaderTypeDef pTxHeader = {0} ;
 80017b6:	1d3b      	adds	r3, r7, #4
 80017b8:	2224      	movs	r2, #36	@ 0x24
 80017ba:	2100      	movs	r1, #0
 80017bc:	4618      	mov	r0, r3
 80017be:	f004 f9c7 	bl	8005b50 <memset>

	pTxHeader.Identifier = COD_REQ;
 80017c2:	f44f 63f4 	mov.w	r3, #1952	@ 0x7a0
 80017c6:	607b      	str	r3, [r7, #4]
	pTxHeader.IdType = FDCAN_STANDARD_ID;
 80017c8:	2300      	movs	r3, #0
 80017ca:	60bb      	str	r3, [r7, #8]
	pTxHeader.TxFrameType = FDCAN_REMOTE_FRAME;
 80017cc:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80017d0:	60fb      	str	r3, [r7, #12]
	pTxHeader.DataLength = 0;
 80017d2:	2300      	movs	r3, #0
 80017d4:	613b      	str	r3, [r7, #16]

	uint8_t pTxData;


	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &pTxHeader , &pTxData);
 80017d6:	1cfa      	adds	r2, r7, #3
 80017d8:	1d3b      	adds	r3, r7, #4
 80017da:	4619      	mov	r1, r3
 80017dc:	4803      	ldr	r0, [pc, #12]	@ (80017ec <COD_read+0x3c>)
 80017de:	f000 fe6b 	bl	80024b8 <HAL_FDCAN_AddMessageToTxFifoQ>

}
 80017e2:	bf00      	nop
 80017e4:	3728      	adds	r7, #40	@ 0x28
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	200001fc 	.word	0x200001fc

080017f0 <BAR_set>:


void BAR_set(uint16_t motif_BAR) {
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b08c      	sub	sp, #48	@ 0x30
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	80fb      	strh	r3, [r7, #6]
	FDCAN_TxHeaderTypeDef pTxHeader = {0};
 80017fa:	f107 030c 	add.w	r3, r7, #12
 80017fe:	2224      	movs	r2, #36	@ 0x24
 8001800:	2100      	movs	r1, #0
 8001802:	4618      	mov	r0, r3
 8001804:	f004 f9a4 	bl	8005b50 <memset>

    pTxHeader.Identifier = BAR_SET;
 8001808:	f44f 63f6 	mov.w	r3, #1968	@ 0x7b0
 800180c:	60fb      	str	r3, [r7, #12]
    pTxHeader.IdType = FDCAN_STANDARD_ID;
 800180e:	2300      	movs	r3, #0
 8001810:	613b      	str	r3, [r7, #16]
    pTxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8001812:	2300      	movs	r3, #0
 8001814:	617b      	str	r3, [r7, #20]
    pTxHeader.DataLength = 2;
 8001816:	2302      	movs	r3, #2
 8001818:	61bb      	str	r3, [r7, #24]

    uint8_t pTxData[2] = {(uint8_t)(motif_BAR>>8), (uint8_t)(motif_BAR)};
 800181a:	88fb      	ldrh	r3, [r7, #6]
 800181c:	0a1b      	lsrs	r3, r3, #8
 800181e:	b29b      	uxth	r3, r3
 8001820:	b2db      	uxtb	r3, r3
 8001822:	723b      	strb	r3, [r7, #8]
 8001824:	88fb      	ldrh	r3, [r7, #6]
 8001826:	b2db      	uxtb	r3, r3
 8001828:	727b      	strb	r3, [r7, #9]
    HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &pTxHeader , &pTxData);
 800182a:	f107 0208 	add.w	r2, r7, #8
 800182e:	f107 030c 	add.w	r3, r7, #12
 8001832:	4619      	mov	r1, r3
 8001834:	4804      	ldr	r0, [pc, #16]	@ (8001848 <BAR_set+0x58>)
 8001836:	f000 fe3f 	bl	80024b8 <HAL_FDCAN_AddMessageToTxFifoQ>

    HAL_Delay(1);
 800183a:	2001      	movs	r0, #1
 800183c:	f000 fb88 	bl	8001f50 <HAL_Delay>
}
 8001840:	bf00      	nop
 8001842:	3730      	adds	r7, #48	@ 0x30
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	200001fc 	.word	0x200001fc

0800184c <LCD_gotoxy>:

void LCD_gotoxy (uint8_t x, uint8_t y)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	4603      	mov	r3, r0
 8001854:	460a      	mov	r2, r1
 8001856:	71fb      	strb	r3, [r7, #7]
 8001858:	4613      	mov	r3, r2
 800185a:	71bb      	strb	r3, [r7, #6]
    curseur=(y*16+x)%32;
 800185c:	79bb      	ldrb	r3, [r7, #6]
 800185e:	011a      	lsls	r2, r3, #4
 8001860:	79fb      	ldrb	r3, [r7, #7]
 8001862:	4413      	add	r3, r2
 8001864:	425a      	negs	r2, r3
 8001866:	f003 031f 	and.w	r3, r3, #31
 800186a:	f002 021f 	and.w	r2, r2, #31
 800186e:	bf58      	it	pl
 8001870:	4253      	negpl	r3, r2
 8001872:	b2da      	uxtb	r2, r3
 8001874:	4b03      	ldr	r3, [pc, #12]	@ (8001884 <LCD_gotoxy+0x38>)
 8001876:	701a      	strb	r2, [r3, #0]
}
 8001878:	bf00      	nop
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr
 8001884:	20000864 	.word	0x20000864

08001888 <LCD_clear>:

void LCD_clear(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b08c      	sub	sp, #48	@ 0x30
 800188c:	af00      	add	r7, sp, #0
    uint8_t i;

    curseur=0;
 800188e:	4b1a      	ldr	r3, [pc, #104]	@ (80018f8 <LCD_clear+0x70>)
 8001890:	2200      	movs	r2, #0
 8001892:	701a      	strb	r2, [r3, #0]

    for(i=0; i<32; i++)
 8001894:	2300      	movs	r3, #0
 8001896:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800189a:	e009      	b.n	80018b0 <LCD_clear+0x28>
        tableau_ecran[i]=32;
 800189c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80018a0:	4a16      	ldr	r2, [pc, #88]	@ (80018fc <LCD_clear+0x74>)
 80018a2:	2120      	movs	r1, #32
 80018a4:	54d1      	strb	r1, [r2, r3]
    for(i=0; i<32; i++)
 80018a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80018aa:	3301      	adds	r3, #1
 80018ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80018b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80018b4:	2b1f      	cmp	r3, #31
 80018b6:	d9f1      	bls.n	800189c <LCD_clear+0x14>

    FDCAN_TxHeaderTypeDef pTxHeader = {0};
 80018b8:	f107 0308 	add.w	r3, r7, #8
 80018bc:	2224      	movs	r2, #36	@ 0x24
 80018be:	2100      	movs	r1, #0
 80018c0:	4618      	mov	r0, r3
 80018c2:	f004 f945 	bl	8005b50 <memset>

    pTxHeader.Identifier = LCD_CLEAR;
 80018c6:	f240 737f 	movw	r3, #1919	@ 0x77f
 80018ca:	60bb      	str	r3, [r7, #8]
    pTxHeader.IdType = FDCAN_STANDARD_ID;
 80018cc:	2300      	movs	r3, #0
 80018ce:	60fb      	str	r3, [r7, #12]
    pTxHeader.TxFrameType = FDCAN_REMOTE_FRAME;
 80018d0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80018d4:	613b      	str	r3, [r7, #16]
    pTxHeader.DataLength = 0;
 80018d6:	2300      	movs	r3, #0
 80018d8:	617b      	str	r3, [r7, #20]

    uint8_t pTxData;
    HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &pTxHeader , &pTxData);
 80018da:	1dfa      	adds	r2, r7, #7
 80018dc:	f107 0308 	add.w	r3, r7, #8
 80018e0:	4619      	mov	r1, r3
 80018e2:	4807      	ldr	r0, [pc, #28]	@ (8001900 <LCD_clear+0x78>)
 80018e4:	f000 fde8 	bl	80024b8 <HAL_FDCAN_AddMessageToTxFifoQ>
    HAL_Delay(1);
 80018e8:	2001      	movs	r0, #1
 80018ea:	f000 fb31 	bl	8001f50 <HAL_Delay>
}
 80018ee:	bf00      	nop
 80018f0:	3730      	adds	r7, #48	@ 0x30
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	20000864 	.word	0x20000864
 80018fc:	20000868 	.word	0x20000868
 8001900:	200001fc 	.word	0x200001fc

08001904 <LCD_printf>:

void LCD_printf(const char* format, ...)
{
 8001904:	b40f      	push	{r0, r1, r2, r3}
 8001906:	b580      	push	{r7, lr}
 8001908:	b08e      	sub	sp, #56	@ 0x38
 800190a:	af00      	add	r7, sp, #0
	uint8_t i, j;
	va_list arg;
	va_start(arg, format);
 800190c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001910:	633b      	str	r3, [r7, #48]	@ 0x30

	curseur = curseur + vsprintf(tableau_ecran+curseur % 64, format, arg);
 8001912:	4b4f      	ldr	r3, [pc, #316]	@ (8001a50 <LCD_printf+0x14c>)
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800191a:	4a4e      	ldr	r2, [pc, #312]	@ (8001a54 <LCD_printf+0x150>)
 800191c:	4413      	add	r3, r2
 800191e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001920:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001922:	4618      	mov	r0, r3
 8001924:	f004 f876 	bl	8005a14 <vsiprintf>
 8001928:	4603      	mov	r3, r0
 800192a:	b2da      	uxtb	r2, r3
 800192c:	4b48      	ldr	r3, [pc, #288]	@ (8001a50 <LCD_printf+0x14c>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	4413      	add	r3, r2
 8001932:	b2da      	uxtb	r2, r3
 8001934:	4b46      	ldr	r3, [pc, #280]	@ (8001a50 <LCD_printf+0x14c>)
 8001936:	701a      	strb	r2, [r3, #0]

	if(curseur>31)
 8001938:	4b45      	ldr	r3, [pc, #276]	@ (8001a50 <LCD_printf+0x14c>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	2b1f      	cmp	r3, #31
 800193e:	d920      	bls.n	8001982 <LCD_printf+0x7e>
	{
	   for(i = 32; i < curseur; i++)
 8001940:	2320      	movs	r3, #32
 8001942:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001946:	e00e      	b.n	8001966 <LCD_printf+0x62>
	   {
	        tableau_ecran[i % 32] = tableau_ecran[i];
 8001948:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800194c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001950:	f003 031f 	and.w	r3, r3, #31
 8001954:	493f      	ldr	r1, [pc, #252]	@ (8001a54 <LCD_printf+0x150>)
 8001956:	5c89      	ldrb	r1, [r1, r2]
 8001958:	4a3e      	ldr	r2, [pc, #248]	@ (8001a54 <LCD_printf+0x150>)
 800195a:	54d1      	strb	r1, [r2, r3]
	   for(i = 32; i < curseur; i++)
 800195c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001960:	3301      	adds	r3, #1
 8001962:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001966:	4b3a      	ldr	r3, [pc, #232]	@ (8001a50 <LCD_printf+0x14c>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800196e:	429a      	cmp	r2, r3
 8001970:	d3ea      	bcc.n	8001948 <LCD_printf+0x44>
	   }
	   curseur=curseur % 32;
 8001972:	4b37      	ldr	r3, [pc, #220]	@ (8001a50 <LCD_printf+0x14c>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	f003 031f 	and.w	r3, r3, #31
 800197a:	b2da      	uxtb	r2, r3
 800197c:	4b34      	ldr	r3, [pc, #208]	@ (8001a50 <LCD_printf+0x14c>)
 800197e:	701a      	strb	r2, [r3, #0]
 8001980:	e017      	b.n	80019b2 <LCD_printf+0xae>
	}
	else
	{
	   for(i = 0; i < 32;i++)
 8001982:	2300      	movs	r3, #0
 8001984:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001988:	e00f      	b.n	80019aa <LCD_printf+0xa6>
	   {
	      if(tableau_ecran[i] == 0)
 800198a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800198e:	4a31      	ldr	r2, [pc, #196]	@ (8001a54 <LCD_printf+0x150>)
 8001990:	5cd3      	ldrb	r3, [r2, r3]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d104      	bne.n	80019a0 <LCD_printf+0x9c>
	           tableau_ecran[i] = 20;
 8001996:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800199a:	4a2e      	ldr	r2, [pc, #184]	@ (8001a54 <LCD_printf+0x150>)
 800199c:	2114      	movs	r1, #20
 800199e:	54d1      	strb	r1, [r2, r3]
	   for(i = 0; i < 32;i++)
 80019a0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80019a4:	3301      	adds	r3, #1
 80019a6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80019aa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80019ae:	2b1f      	cmp	r3, #31
 80019b0:	d9eb      	bls.n	800198a <LCD_printf+0x86>
	   }
	 }
	 va_end(arg);
	 tableau_ecran[32] = '\0';
 80019b2:	4b28      	ldr	r3, [pc, #160]	@ (8001a54 <LCD_printf+0x150>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 2020 	strb.w	r2, [r3, #32]


	 for(j = 0; j < 4; j++) {
 80019ba:	2300      	movs	r3, #0
 80019bc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 80019c0:	e03a      	b.n	8001a38 <LCD_printf+0x134>
	     FDCAN_TxHeaderTypeDef pTxHeader = {0};
 80019c2:	1d3b      	adds	r3, r7, #4
 80019c4:	2224      	movs	r2, #36	@ 0x24
 80019c6:	2100      	movs	r1, #0
 80019c8:	4618      	mov	r0, r3
 80019ca:	f004 f8c1 	bl	8005b50 <memset>
	     uint8_t pTxData[8];


	     pTxHeader.Identifier = LCD_CHAR0 + j;
 80019ce:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80019d2:	f503 63e0 	add.w	r3, r3, #1792	@ 0x700
 80019d6:	607b      	str	r3, [r7, #4]
	     pTxHeader.IdType = FDCAN_STANDARD_ID;
 80019d8:	2300      	movs	r3, #0
 80019da:	60bb      	str	r3, [r7, #8]
	     pTxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80019dc:	2300      	movs	r3, #0
 80019de:	60fb      	str	r3, [r7, #12]
	     pTxHeader.DataLength = 8;
 80019e0:	2308      	movs	r3, #8
 80019e2:	613b      	str	r3, [r7, #16]

	     for(i = 0; i < 8; i++)
 80019e4:	2300      	movs	r3, #0
 80019e6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80019ea:	e012      	b.n	8001a12 <LCD_printf+0x10e>
	    	 pTxData[i] = tableau_ecran[i + j * 8];
 80019ec:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80019f0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80019f4:	00db      	lsls	r3, r3, #3
 80019f6:	441a      	add	r2, r3
 80019f8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80019fc:	4915      	ldr	r1, [pc, #84]	@ (8001a54 <LCD_printf+0x150>)
 80019fe:	5c8a      	ldrb	r2, [r1, r2]
 8001a00:	3338      	adds	r3, #56	@ 0x38
 8001a02:	443b      	add	r3, r7
 8001a04:	f803 2c10 	strb.w	r2, [r3, #-16]
	     for(i = 0; i < 8; i++)
 8001a08:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001a12:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001a16:	2b07      	cmp	r3, #7
 8001a18:	d9e8      	bls.n	80019ec <LCD_printf+0xe8>

	     HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &pTxHeader , &pTxData);
 8001a1a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001a1e:	1d3b      	adds	r3, r7, #4
 8001a20:	4619      	mov	r1, r3
 8001a22:	480d      	ldr	r0, [pc, #52]	@ (8001a58 <LCD_printf+0x154>)
 8001a24:	f000 fd48 	bl	80024b8 <HAL_FDCAN_AddMessageToTxFifoQ>
	     HAL_Delay(1);
 8001a28:	2001      	movs	r0, #1
 8001a2a:	f000 fa91 	bl	8001f50 <HAL_Delay>
	 for(j = 0; j < 4; j++) {
 8001a2e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001a32:	3301      	adds	r3, #1
 8001a34:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8001a38:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001a3c:	2b03      	cmp	r3, #3
 8001a3e:	d9c0      	bls.n	80019c2 <LCD_printf+0xbe>
	 }
}
 8001a40:	bf00      	nop
 8001a42:	bf00      	nop
 8001a44:	3738      	adds	r7, #56	@ 0x38
 8001a46:	46bd      	mov	sp, r7
 8001a48:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001a4c:	b004      	add	sp, #16
 8001a4e:	4770      	bx	lr
 8001a50:	20000864 	.word	0x20000864
 8001a54:	20000868 	.word	0x20000868
 8001a58:	200001fc 	.word	0x200001fc

08001a5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a60:	b672      	cpsid	i
}
 8001a62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a64:	bf00      	nop
 8001a66:	e7fd      	b.n	8001a64 <Error_Handler+0x8>

08001a68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001aac <HAL_MspInit+0x44>)
 8001a70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a72:	4a0e      	ldr	r2, [pc, #56]	@ (8001aac <HAL_MspInit+0x44>)
 8001a74:	f043 0301 	orr.w	r3, r3, #1
 8001a78:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a7a:	4b0c      	ldr	r3, [pc, #48]	@ (8001aac <HAL_MspInit+0x44>)
 8001a7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a7e:	f003 0301 	and.w	r3, r3, #1
 8001a82:	607b      	str	r3, [r7, #4]
 8001a84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a86:	4b09      	ldr	r3, [pc, #36]	@ (8001aac <HAL_MspInit+0x44>)
 8001a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a8a:	4a08      	ldr	r2, [pc, #32]	@ (8001aac <HAL_MspInit+0x44>)
 8001a8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a90:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a92:	4b06      	ldr	r3, [pc, #24]	@ (8001aac <HAL_MspInit+0x44>)
 8001a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a9a:	603b      	str	r3, [r7, #0]
 8001a9c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001a9e:	f001 fbdb 	bl	8003258 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aa2:	bf00      	nop
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	40021000 	.word	0x40021000

08001ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ab4:	bf00      	nop
 8001ab6:	e7fd      	b.n	8001ab4 <NMI_Handler+0x4>

08001ab8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001abc:	bf00      	nop
 8001abe:	e7fd      	b.n	8001abc <HardFault_Handler+0x4>

08001ac0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ac4:	bf00      	nop
 8001ac6:	e7fd      	b.n	8001ac4 <MemManage_Handler+0x4>

08001ac8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001acc:	bf00      	nop
 8001ace:	e7fd      	b.n	8001acc <BusFault_Handler+0x4>

08001ad0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ad4:	bf00      	nop
 8001ad6:	e7fd      	b.n	8001ad4 <UsageFault_Handler+0x4>

08001ad8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001adc:	bf00      	nop
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr

08001ae6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aea:	bf00      	nop
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr

08001af4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001af8:	bf00      	nop
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr

08001b02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b06:	f000 fa05 	bl	8001f14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
	...

08001b10 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001b14:	4802      	ldr	r0, [pc, #8]	@ (8001b20 <FDCAN1_IT0_IRQHandler+0x10>)
 8001b16:	f000 ff01 	bl	800291c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	200001fc 	.word	0x200001fc

08001b24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  return 1;
 8001b28:	2301      	movs	r3, #1
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr

08001b34 <_kill>:

int _kill(int pid, int sig)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b3e:	f004 f859 	bl	8005bf4 <__errno>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2216      	movs	r2, #22
 8001b46:	601a      	str	r2, [r3, #0]
  return -1;
 8001b48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <_exit>:

void _exit (int status)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f7ff ffe7 	bl	8001b34 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b66:	bf00      	nop
 8001b68:	e7fd      	b.n	8001b66 <_exit+0x12>

08001b6a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b086      	sub	sp, #24
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	60f8      	str	r0, [r7, #12]
 8001b72:	60b9      	str	r1, [r7, #8]
 8001b74:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b76:	2300      	movs	r3, #0
 8001b78:	617b      	str	r3, [r7, #20]
 8001b7a:	e00a      	b.n	8001b92 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b7c:	f3af 8000 	nop.w
 8001b80:	4601      	mov	r1, r0
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	1c5a      	adds	r2, r3, #1
 8001b86:	60ba      	str	r2, [r7, #8]
 8001b88:	b2ca      	uxtb	r2, r1
 8001b8a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	3301      	adds	r3, #1
 8001b90:	617b      	str	r3, [r7, #20]
 8001b92:	697a      	ldr	r2, [r7, #20]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	429a      	cmp	r2, r3
 8001b98:	dbf0      	blt.n	8001b7c <_read+0x12>
  }

  return len;
 8001b9a:	687b      	ldr	r3, [r7, #4]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3718      	adds	r7, #24
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b086      	sub	sp, #24
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	60f8      	str	r0, [r7, #12]
 8001bac:	60b9      	str	r1, [r7, #8]
 8001bae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	617b      	str	r3, [r7, #20]
 8001bb4:	e009      	b.n	8001bca <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	1c5a      	adds	r2, r3, #1
 8001bba:	60ba      	str	r2, [r7, #8]
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7ff fb86 	bl	80012d0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	617b      	str	r3, [r7, #20]
 8001bca:	697a      	ldr	r2, [r7, #20]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	dbf1      	blt.n	8001bb6 <_write+0x12>
  }
  return len;
 8001bd2:	687b      	ldr	r3, [r7, #4]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3718      	adds	r7, #24
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <_close>:

int _close(int file)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001be4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr

08001bf4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c04:	605a      	str	r2, [r3, #4]
  return 0;
 8001c06:	2300      	movs	r3, #0
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <_isatty>:

int _isatty(int file)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c1c:	2301      	movs	r3, #1
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	370c      	adds	r7, #12
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr

08001c2a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	b085      	sub	sp, #20
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	60f8      	str	r0, [r7, #12]
 8001c32:	60b9      	str	r1, [r7, #8]
 8001c34:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c36:	2300      	movs	r3, #0
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3714      	adds	r7, #20
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr

08001c44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c4c:	4a14      	ldr	r2, [pc, #80]	@ (8001ca0 <_sbrk+0x5c>)
 8001c4e:	4b15      	ldr	r3, [pc, #84]	@ (8001ca4 <_sbrk+0x60>)
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c58:	4b13      	ldr	r3, [pc, #76]	@ (8001ca8 <_sbrk+0x64>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d102      	bne.n	8001c66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c60:	4b11      	ldr	r3, [pc, #68]	@ (8001ca8 <_sbrk+0x64>)
 8001c62:	4a12      	ldr	r2, [pc, #72]	@ (8001cac <_sbrk+0x68>)
 8001c64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c66:	4b10      	ldr	r3, [pc, #64]	@ (8001ca8 <_sbrk+0x64>)
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d207      	bcs.n	8001c84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c74:	f003 ffbe 	bl	8005bf4 <__errno>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	220c      	movs	r2, #12
 8001c7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c82:	e009      	b.n	8001c98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c84:	4b08      	ldr	r3, [pc, #32]	@ (8001ca8 <_sbrk+0x64>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c8a:	4b07      	ldr	r3, [pc, #28]	@ (8001ca8 <_sbrk+0x64>)
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4413      	add	r3, r2
 8001c92:	4a05      	ldr	r2, [pc, #20]	@ (8001ca8 <_sbrk+0x64>)
 8001c94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c96:	68fb      	ldr	r3, [r7, #12]
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3718      	adds	r7, #24
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	20008000 	.word	0x20008000
 8001ca4:	00000400 	.word	0x00000400
 8001ca8:	200008c0 	.word	0x200008c0
 8001cac:	20000aa8 	.word	0x20000aa8

08001cb0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001cb4:	4b06      	ldr	r3, [pc, #24]	@ (8001cd0 <SystemInit+0x20>)
 8001cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cba:	4a05      	ldr	r2, [pc, #20]	@ (8001cd0 <SystemInit+0x20>)
 8001cbc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cc0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cc4:	bf00      	nop
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	e000ed00 	.word	0xe000ed00

08001cd4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001cd8:	4b22      	ldr	r3, [pc, #136]	@ (8001d64 <MX_USART2_UART_Init+0x90>)
 8001cda:	4a23      	ldr	r2, [pc, #140]	@ (8001d68 <MX_USART2_UART_Init+0x94>)
 8001cdc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001cde:	4b21      	ldr	r3, [pc, #132]	@ (8001d64 <MX_USART2_UART_Init+0x90>)
 8001ce0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ce4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ce6:	4b1f      	ldr	r3, [pc, #124]	@ (8001d64 <MX_USART2_UART_Init+0x90>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cec:	4b1d      	ldr	r3, [pc, #116]	@ (8001d64 <MX_USART2_UART_Init+0x90>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cf2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d64 <MX_USART2_UART_Init+0x90>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cf8:	4b1a      	ldr	r3, [pc, #104]	@ (8001d64 <MX_USART2_UART_Init+0x90>)
 8001cfa:	220c      	movs	r2, #12
 8001cfc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cfe:	4b19      	ldr	r3, [pc, #100]	@ (8001d64 <MX_USART2_UART_Init+0x90>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d04:	4b17      	ldr	r3, [pc, #92]	@ (8001d64 <MX_USART2_UART_Init+0x90>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d0a:	4b16      	ldr	r3, [pc, #88]	@ (8001d64 <MX_USART2_UART_Init+0x90>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d10:	4b14      	ldr	r3, [pc, #80]	@ (8001d64 <MX_USART2_UART_Init+0x90>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d16:	4b13      	ldr	r3, [pc, #76]	@ (8001d64 <MX_USART2_UART_Init+0x90>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d1c:	4811      	ldr	r0, [pc, #68]	@ (8001d64 <MX_USART2_UART_Init+0x90>)
 8001d1e:	f002 f9c9 	bl	80040b4 <HAL_UART_Init>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001d28:	f7ff fe98 	bl	8001a5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	480d      	ldr	r0, [pc, #52]	@ (8001d64 <MX_USART2_UART_Init+0x90>)
 8001d30:	f002 ffc2 	bl	8004cb8 <HAL_UARTEx_SetTxFifoThreshold>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d001      	beq.n	8001d3e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001d3a:	f7ff fe8f 	bl	8001a5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d3e:	2100      	movs	r1, #0
 8001d40:	4808      	ldr	r0, [pc, #32]	@ (8001d64 <MX_USART2_UART_Init+0x90>)
 8001d42:	f002 fff7 	bl	8004d34 <HAL_UARTEx_SetRxFifoThreshold>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001d4c:	f7ff fe86 	bl	8001a5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001d50:	4804      	ldr	r0, [pc, #16]	@ (8001d64 <MX_USART2_UART_Init+0x90>)
 8001d52:	f002 ff78 	bl	8004c46 <HAL_UARTEx_DisableFifoMode>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001d5c:	f7ff fe7e 	bl	8001a5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d60:	bf00      	nop
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	200008c4 	.word	0x200008c4
 8001d68:	40004400 	.word	0x40004400

08001d6c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b09a      	sub	sp, #104	@ 0x68
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d74:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	605a      	str	r2, [r3, #4]
 8001d7e:	609a      	str	r2, [r3, #8]
 8001d80:	60da      	str	r2, [r3, #12]
 8001d82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d84:	f107 0310 	add.w	r3, r7, #16
 8001d88:	2244      	movs	r2, #68	@ 0x44
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f003 fedf 	bl	8005b50 <memset>
  if(uartHandle->Instance==USART2)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a1f      	ldr	r2, [pc, #124]	@ (8001e14 <HAL_UART_MspInit+0xa8>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d136      	bne.n	8001e0a <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001da0:	2300      	movs	r3, #0
 8001da2:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001da4:	f107 0310 	add.w	r3, r7, #16
 8001da8:	4618      	mov	r0, r3
 8001daa:	f001 ff93 	bl	8003cd4 <HAL_RCCEx_PeriphCLKConfig>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001db4:	f7ff fe52 	bl	8001a5c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001db8:	4b17      	ldr	r3, [pc, #92]	@ (8001e18 <HAL_UART_MspInit+0xac>)
 8001dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dbc:	4a16      	ldr	r2, [pc, #88]	@ (8001e18 <HAL_UART_MspInit+0xac>)
 8001dbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dc2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dc4:	4b14      	ldr	r3, [pc, #80]	@ (8001e18 <HAL_UART_MspInit+0xac>)
 8001dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dcc:	60fb      	str	r3, [r7, #12]
 8001dce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd0:	4b11      	ldr	r3, [pc, #68]	@ (8001e18 <HAL_UART_MspInit+0xac>)
 8001dd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dd4:	4a10      	ldr	r2, [pc, #64]	@ (8001e18 <HAL_UART_MspInit+0xac>)
 8001dd6:	f043 0301 	orr.w	r3, r3, #1
 8001dda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ddc:	4b0e      	ldr	r3, [pc, #56]	@ (8001e18 <HAL_UART_MspInit+0xac>)
 8001dde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001de0:	f003 0301 	and.w	r3, r3, #1
 8001de4:	60bb      	str	r3, [r7, #8]
 8001de6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8001de8:	230c      	movs	r3, #12
 8001dea:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dec:	2302      	movs	r3, #2
 8001dee:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df0:	2300      	movs	r3, #0
 8001df2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df4:	2300      	movs	r3, #0
 8001df6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001df8:	2307      	movs	r3, #7
 8001dfa:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dfc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e00:	4619      	mov	r1, r3
 8001e02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e06:	f000 ffe9 	bl	8002ddc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e0a:	bf00      	nop
 8001e0c:	3768      	adds	r7, #104	@ 0x68
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40004400 	.word	0x40004400
 8001e18:	40021000 	.word	0x40021000

08001e1c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e1c:	480d      	ldr	r0, [pc, #52]	@ (8001e54 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e1e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e20:	f7ff ff46 	bl	8001cb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e24:	480c      	ldr	r0, [pc, #48]	@ (8001e58 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e26:	490d      	ldr	r1, [pc, #52]	@ (8001e5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e28:	4a0d      	ldr	r2, [pc, #52]	@ (8001e60 <LoopForever+0xe>)
  movs r3, #0
 8001e2a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001e2c:	e002      	b.n	8001e34 <LoopCopyDataInit>

08001e2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e32:	3304      	adds	r3, #4

08001e34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e38:	d3f9      	bcc.n	8001e2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e3c:	4c0a      	ldr	r4, [pc, #40]	@ (8001e68 <LoopForever+0x16>)
  movs r3, #0
 8001e3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e40:	e001      	b.n	8001e46 <LoopFillZerobss>

08001e42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e44:	3204      	adds	r2, #4

08001e46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e48:	d3fb      	bcc.n	8001e42 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001e4a:	f003 fed9 	bl	8005c00 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e4e:	f7ff fa51 	bl	80012f4 <main>

08001e52 <LoopForever>:

LoopForever:
    b LoopForever
 8001e52:	e7fe      	b.n	8001e52 <LoopForever>
  ldr   r0, =_estack
 8001e54:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001e58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e5c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001e60:	08008050 	.word	0x08008050
  ldr r2, =_sbss
 8001e64:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001e68:	20000aa8 	.word	0x20000aa8

08001e6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e6c:	e7fe      	b.n	8001e6c <ADC1_2_IRQHandler>

08001e6e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b082      	sub	sp, #8
 8001e72:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e74:	2300      	movs	r3, #0
 8001e76:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e78:	2003      	movs	r0, #3
 8001e7a:	f000 f95b 	bl	8002134 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e7e:	2000      	movs	r0, #0
 8001e80:	f000 f80e 	bl	8001ea0 <HAL_InitTick>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d002      	beq.n	8001e90 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	71fb      	strb	r3, [r7, #7]
 8001e8e:	e001      	b.n	8001e94 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e90:	f7ff fdea 	bl	8001a68 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e94:	79fb      	ldrb	r3, [r7, #7]

}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
	...

08001ea0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001eac:	4b16      	ldr	r3, [pc, #88]	@ (8001f08 <HAL_InitTick+0x68>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d022      	beq.n	8001efa <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001eb4:	4b15      	ldr	r3, [pc, #84]	@ (8001f0c <HAL_InitTick+0x6c>)
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	4b13      	ldr	r3, [pc, #76]	@ (8001f08 <HAL_InitTick+0x68>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001ec0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f000 f966 	bl	800219a <HAL_SYSTICK_Config>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d10f      	bne.n	8001ef4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2b0f      	cmp	r3, #15
 8001ed8:	d809      	bhi.n	8001eee <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001eda:	2200      	movs	r2, #0
 8001edc:	6879      	ldr	r1, [r7, #4]
 8001ede:	f04f 30ff 	mov.w	r0, #4294967295
 8001ee2:	f000 f932 	bl	800214a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8001f10 <HAL_InitTick+0x70>)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6013      	str	r3, [r2, #0]
 8001eec:	e007      	b.n	8001efe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	73fb      	strb	r3, [r7, #15]
 8001ef2:	e004      	b.n	8001efe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	73fb      	strb	r3, [r7, #15]
 8001ef8:	e001      	b.n	8001efe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	20000010 	.word	0x20000010
 8001f0c:	20000008 	.word	0x20000008
 8001f10:	2000000c 	.word	0x2000000c

08001f14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f18:	4b05      	ldr	r3, [pc, #20]	@ (8001f30 <HAL_IncTick+0x1c>)
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	4b05      	ldr	r3, [pc, #20]	@ (8001f34 <HAL_IncTick+0x20>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4413      	add	r3, r2
 8001f22:	4a03      	ldr	r2, [pc, #12]	@ (8001f30 <HAL_IncTick+0x1c>)
 8001f24:	6013      	str	r3, [r2, #0]
}
 8001f26:	bf00      	nop
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	20000958 	.word	0x20000958
 8001f34:	20000010 	.word	0x20000010

08001f38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f3c:	4b03      	ldr	r3, [pc, #12]	@ (8001f4c <HAL_GetTick+0x14>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	20000958 	.word	0x20000958

08001f50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f58:	f7ff ffee 	bl	8001f38 <HAL_GetTick>
 8001f5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f68:	d004      	beq.n	8001f74 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f6a:	4b09      	ldr	r3, [pc, #36]	@ (8001f90 <HAL_Delay+0x40>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	68fa      	ldr	r2, [r7, #12]
 8001f70:	4413      	add	r3, r2
 8001f72:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f74:	bf00      	nop
 8001f76:	f7ff ffdf 	bl	8001f38 <HAL_GetTick>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	68fa      	ldr	r2, [r7, #12]
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d8f7      	bhi.n	8001f76 <HAL_Delay+0x26>
  {
  }
}
 8001f86:	bf00      	nop
 8001f88:	bf00      	nop
 8001f8a:	3710      	adds	r7, #16
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	20000010 	.word	0x20000010

08001f94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b085      	sub	sp, #20
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	f003 0307 	and.w	r3, r3, #7
 8001fa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8001fd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001faa:	68ba      	ldr	r2, [r7, #8]
 8001fac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fc6:	4a04      	ldr	r2, [pc, #16]	@ (8001fd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	60d3      	str	r3, [r2, #12]
}
 8001fcc:	bf00      	nop
 8001fce:	3714      	adds	r7, #20
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr
 8001fd8:	e000ed00 	.word	0xe000ed00

08001fdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fe0:	4b04      	ldr	r3, [pc, #16]	@ (8001ff4 <__NVIC_GetPriorityGrouping+0x18>)
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	0a1b      	lsrs	r3, r3, #8
 8001fe6:	f003 0307 	and.w	r3, r3, #7
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr
 8001ff4:	e000ed00 	.word	0xe000ed00

08001ff8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	4603      	mov	r3, r0
 8002000:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002006:	2b00      	cmp	r3, #0
 8002008:	db0b      	blt.n	8002022 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800200a:	79fb      	ldrb	r3, [r7, #7]
 800200c:	f003 021f 	and.w	r2, r3, #31
 8002010:	4907      	ldr	r1, [pc, #28]	@ (8002030 <__NVIC_EnableIRQ+0x38>)
 8002012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002016:	095b      	lsrs	r3, r3, #5
 8002018:	2001      	movs	r0, #1
 800201a:	fa00 f202 	lsl.w	r2, r0, r2
 800201e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002022:	bf00      	nop
 8002024:	370c      	adds	r7, #12
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	e000e100 	.word	0xe000e100

08002034 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	4603      	mov	r3, r0
 800203c:	6039      	str	r1, [r7, #0]
 800203e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002040:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002044:	2b00      	cmp	r3, #0
 8002046:	db0a      	blt.n	800205e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	b2da      	uxtb	r2, r3
 800204c:	490c      	ldr	r1, [pc, #48]	@ (8002080 <__NVIC_SetPriority+0x4c>)
 800204e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002052:	0112      	lsls	r2, r2, #4
 8002054:	b2d2      	uxtb	r2, r2
 8002056:	440b      	add	r3, r1
 8002058:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800205c:	e00a      	b.n	8002074 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	b2da      	uxtb	r2, r3
 8002062:	4908      	ldr	r1, [pc, #32]	@ (8002084 <__NVIC_SetPriority+0x50>)
 8002064:	79fb      	ldrb	r3, [r7, #7]
 8002066:	f003 030f 	and.w	r3, r3, #15
 800206a:	3b04      	subs	r3, #4
 800206c:	0112      	lsls	r2, r2, #4
 800206e:	b2d2      	uxtb	r2, r2
 8002070:	440b      	add	r3, r1
 8002072:	761a      	strb	r2, [r3, #24]
}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr
 8002080:	e000e100 	.word	0xe000e100
 8002084:	e000ed00 	.word	0xe000ed00

08002088 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002088:	b480      	push	{r7}
 800208a:	b089      	sub	sp, #36	@ 0x24
 800208c:	af00      	add	r7, sp, #0
 800208e:	60f8      	str	r0, [r7, #12]
 8002090:	60b9      	str	r1, [r7, #8]
 8002092:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	f003 0307 	and.w	r3, r3, #7
 800209a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	f1c3 0307 	rsb	r3, r3, #7
 80020a2:	2b04      	cmp	r3, #4
 80020a4:	bf28      	it	cs
 80020a6:	2304      	movcs	r3, #4
 80020a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	3304      	adds	r3, #4
 80020ae:	2b06      	cmp	r3, #6
 80020b0:	d902      	bls.n	80020b8 <NVIC_EncodePriority+0x30>
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	3b03      	subs	r3, #3
 80020b6:	e000      	b.n	80020ba <NVIC_EncodePriority+0x32>
 80020b8:	2300      	movs	r3, #0
 80020ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020bc:	f04f 32ff 	mov.w	r2, #4294967295
 80020c0:	69bb      	ldr	r3, [r7, #24]
 80020c2:	fa02 f303 	lsl.w	r3, r2, r3
 80020c6:	43da      	mvns	r2, r3
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	401a      	ands	r2, r3
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020d0:	f04f 31ff 	mov.w	r1, #4294967295
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	fa01 f303 	lsl.w	r3, r1, r3
 80020da:	43d9      	mvns	r1, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020e0:	4313      	orrs	r3, r2
         );
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3724      	adds	r7, #36	@ 0x24
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
	...

080020f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	3b01      	subs	r3, #1
 80020fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002100:	d301      	bcc.n	8002106 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002102:	2301      	movs	r3, #1
 8002104:	e00f      	b.n	8002126 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002106:	4a0a      	ldr	r2, [pc, #40]	@ (8002130 <SysTick_Config+0x40>)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	3b01      	subs	r3, #1
 800210c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800210e:	210f      	movs	r1, #15
 8002110:	f04f 30ff 	mov.w	r0, #4294967295
 8002114:	f7ff ff8e 	bl	8002034 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002118:	4b05      	ldr	r3, [pc, #20]	@ (8002130 <SysTick_Config+0x40>)
 800211a:	2200      	movs	r2, #0
 800211c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800211e:	4b04      	ldr	r3, [pc, #16]	@ (8002130 <SysTick_Config+0x40>)
 8002120:	2207      	movs	r2, #7
 8002122:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002124:	2300      	movs	r3, #0
}
 8002126:	4618      	mov	r0, r3
 8002128:	3708      	adds	r7, #8
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	e000e010 	.word	0xe000e010

08002134 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f7ff ff29 	bl	8001f94 <__NVIC_SetPriorityGrouping>
}
 8002142:	bf00      	nop
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800214a:	b580      	push	{r7, lr}
 800214c:	b086      	sub	sp, #24
 800214e:	af00      	add	r7, sp, #0
 8002150:	4603      	mov	r3, r0
 8002152:	60b9      	str	r1, [r7, #8]
 8002154:	607a      	str	r2, [r7, #4]
 8002156:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002158:	f7ff ff40 	bl	8001fdc <__NVIC_GetPriorityGrouping>
 800215c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800215e:	687a      	ldr	r2, [r7, #4]
 8002160:	68b9      	ldr	r1, [r7, #8]
 8002162:	6978      	ldr	r0, [r7, #20]
 8002164:	f7ff ff90 	bl	8002088 <NVIC_EncodePriority>
 8002168:	4602      	mov	r2, r0
 800216a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800216e:	4611      	mov	r1, r2
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff ff5f 	bl	8002034 <__NVIC_SetPriority>
}
 8002176:	bf00      	nop
 8002178:	3718      	adds	r7, #24
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b082      	sub	sp, #8
 8002182:	af00      	add	r7, sp, #0
 8002184:	4603      	mov	r3, r0
 8002186:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002188:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800218c:	4618      	mov	r0, r3
 800218e:	f7ff ff33 	bl	8001ff8 <__NVIC_EnableIRQ>
}
 8002192:	bf00      	nop
 8002194:	3708      	adds	r7, #8
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}

0800219a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800219a:	b580      	push	{r7, lr}
 800219c:	b082      	sub	sp, #8
 800219e:	af00      	add	r7, sp, #0
 80021a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f7ff ffa4 	bl	80020f0 <SysTick_Config>
 80021a8:	4603      	mov	r3, r0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
	...

080021b4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d101      	bne.n	80021c6 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e147      	b.n	8002456 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d106      	bne.n	80021e0 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f7fe ffd6 	bl	800118c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	699a      	ldr	r2, [r3, #24]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f022 0210 	bic.w	r2, r2, #16
 80021ee:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80021f0:	f7ff fea2 	bl	8001f38 <HAL_GetTick>
 80021f4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80021f6:	e012      	b.n	800221e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80021f8:	f7ff fe9e 	bl	8001f38 <HAL_GetTick>
 80021fc:	4602      	mov	r2, r0
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	2b0a      	cmp	r3, #10
 8002204:	d90b      	bls.n	800221e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800220a:	f043 0201 	orr.w	r2, r3, #1
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2203      	movs	r2, #3
 8002216:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e11b      	b.n	8002456 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	f003 0308 	and.w	r3, r3, #8
 8002228:	2b08      	cmp	r3, #8
 800222a:	d0e5      	beq.n	80021f8 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	699a      	ldr	r2, [r3, #24]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f042 0201 	orr.w	r2, r2, #1
 800223a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800223c:	f7ff fe7c 	bl	8001f38 <HAL_GetTick>
 8002240:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002242:	e012      	b.n	800226a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002244:	f7ff fe78 	bl	8001f38 <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	2b0a      	cmp	r3, #10
 8002250:	d90b      	bls.n	800226a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002256:	f043 0201 	orr.w	r2, r3, #1
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2203      	movs	r2, #3
 8002262:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e0f5      	b.n	8002456 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	699b      	ldr	r3, [r3, #24]
 8002270:	f003 0301 	and.w	r3, r3, #1
 8002274:	2b00      	cmp	r3, #0
 8002276:	d0e5      	beq.n	8002244 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	699a      	ldr	r2, [r3, #24]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f042 0202 	orr.w	r2, r2, #2
 8002286:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a74      	ldr	r2, [pc, #464]	@ (8002460 <HAL_FDCAN_Init+0x2ac>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d103      	bne.n	800229a <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8002292:	4a74      	ldr	r2, [pc, #464]	@ (8002464 <HAL_FDCAN_Init+0x2b0>)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	7c1b      	ldrb	r3, [r3, #16]
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d108      	bne.n	80022b4 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	699a      	ldr	r2, [r3, #24]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80022b0:	619a      	str	r2, [r3, #24]
 80022b2:	e007      	b.n	80022c4 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	699a      	ldr	r2, [r3, #24]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80022c2:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	7c5b      	ldrb	r3, [r3, #17]
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d108      	bne.n	80022de <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	699a      	ldr	r2, [r3, #24]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80022da:	619a      	str	r2, [r3, #24]
 80022dc:	e007      	b.n	80022ee <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	699a      	ldr	r2, [r3, #24]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80022ec:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	7c9b      	ldrb	r3, [r3, #18]
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d108      	bne.n	8002308 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	699a      	ldr	r2, [r3, #24]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002304:	619a      	str	r2, [r3, #24]
 8002306:	e007      	b.n	8002318 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	699a      	ldr	r2, [r3, #24]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002316:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	699b      	ldr	r3, [r3, #24]
 800231e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	689a      	ldr	r2, [r3, #8]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	430a      	orrs	r2, r1
 800232c:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	699a      	ldr	r2, [r3, #24]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800233c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	691a      	ldr	r2, [r3, #16]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f022 0210 	bic.w	r2, r2, #16
 800234c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	2b01      	cmp	r3, #1
 8002354:	d108      	bne.n	8002368 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	699a      	ldr	r2, [r3, #24]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f042 0204 	orr.w	r2, r2, #4
 8002364:	619a      	str	r2, [r3, #24]
 8002366:	e02c      	b.n	80023c2 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d028      	beq.n	80023c2 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	2b02      	cmp	r3, #2
 8002376:	d01c      	beq.n	80023b2 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	699a      	ldr	r2, [r3, #24]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002386:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	691a      	ldr	r2, [r3, #16]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f042 0210 	orr.w	r2, r2, #16
 8002396:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	2b03      	cmp	r3, #3
 800239e:	d110      	bne.n	80023c2 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	699a      	ldr	r2, [r3, #24]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f042 0220 	orr.w	r2, r2, #32
 80023ae:	619a      	str	r2, [r3, #24]
 80023b0:	e007      	b.n	80023c2 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	699a      	ldr	r2, [r3, #24]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f042 0220 	orr.w	r2, r2, #32
 80023c0:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	699b      	ldr	r3, [r3, #24]
 80023c6:	3b01      	subs	r3, #1
 80023c8:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	69db      	ldr	r3, [r3, #28]
 80023ce:	3b01      	subs	r3, #1
 80023d0:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80023d2:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a1b      	ldr	r3, [r3, #32]
 80023d8:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80023da:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	695b      	ldr	r3, [r3, #20]
 80023e2:	3b01      	subs	r3, #1
 80023e4:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80023ea:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80023ec:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80023f6:	d115      	bne.n	8002424 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023fc:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002402:	3b01      	subs	r3, #1
 8002404:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002406:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240c:	3b01      	subs	r3, #1
 800240e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002410:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002418:	3b01      	subs	r3, #1
 800241a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002420:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002422:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	430a      	orrs	r2, r1
 8002436:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f000 fbfc 	bl	8002c38 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2200      	movs	r2, #0
 8002444:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2200      	movs	r2, #0
 800244a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2201      	movs	r2, #1
 8002450:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8002454:	2300      	movs	r3, #0
}
 8002456:	4618      	mov	r0, r3
 8002458:	3710      	adds	r7, #16
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	40006400 	.word	0x40006400
 8002464:	40006500 	.word	0x40006500

08002468 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002476:	b2db      	uxtb	r3, r3
 8002478:	2b01      	cmp	r3, #1
 800247a:	d110      	bne.n	800249e <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2202      	movs	r2, #2
 8002480:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	699a      	ldr	r2, [r3, #24]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f022 0201 	bic.w	r2, r2, #1
 8002492:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2200      	movs	r2, #0
 8002498:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 800249a:	2300      	movs	r3, #0
 800249c:	e006      	b.n	80024ac <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024a2:	f043 0204 	orr.w	r2, r3, #4
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
  }
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b086      	sub	sp, #24
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	2b02      	cmp	r3, #2
 80024ce:	d12c      	bne.n	800252a <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80024d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d007      	beq.n	80024f0 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024e4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80024ec:	2301      	movs	r3, #1
 80024ee:	e023      	b.n	8002538 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80024f8:	0c1b      	lsrs	r3, r3, #16
 80024fa:	f003 0303 	and.w	r3, r3, #3
 80024fe:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	68b9      	ldr	r1, [r7, #8]
 8002506:	68f8      	ldr	r0, [r7, #12]
 8002508:	f000 fbec 	bl	8002ce4 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2101      	movs	r1, #1
 8002512:	697a      	ldr	r2, [r7, #20]
 8002514:	fa01 f202 	lsl.w	r2, r1, r2
 8002518:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800251c:	2201      	movs	r2, #1
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	409a      	lsls	r2, r3
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8002526:	2300      	movs	r3, #0
 8002528:	e006      	b.n	8002538 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800252e:	f043 0208 	orr.w	r2, r3, #8
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
  }
}
 8002538:	4618      	mov	r0, r3
 800253a:	3718      	adds	r7, #24
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}

08002540 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8002540:	b480      	push	{r7}
 8002542:	b08b      	sub	sp, #44	@ 0x2c
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
 800254c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800254e:	2300      	movs	r3, #0
 8002550:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002558:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800255a:	7efb      	ldrb	r3, [r7, #27]
 800255c:	2b02      	cmp	r3, #2
 800255e:	f040 80e8 	bne.w	8002732 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	2b40      	cmp	r3, #64	@ 0x40
 8002566:	d137      	bne.n	80025d8 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002570:	f003 030f 	and.w	r3, r3, #15
 8002574:	2b00      	cmp	r3, #0
 8002576:	d107      	bne.n	8002588 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800257c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	e0db      	b.n	8002740 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002590:	0e1b      	lsrs	r3, r3, #24
 8002592:	f003 0301 	and.w	r3, r3, #1
 8002596:	2b01      	cmp	r3, #1
 8002598:	d10a      	bne.n	80025b0 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025a2:	0a5b      	lsrs	r3, r3, #9
 80025a4:	f003 0301 	and.w	r3, r3, #1
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d101      	bne.n	80025b0 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80025ac:	2301      	movs	r3, #1
 80025ae:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025b8:	0a1b      	lsrs	r3, r3, #8
 80025ba:	f003 0303 	and.w	r3, r3, #3
 80025be:	69fa      	ldr	r2, [r7, #28]
 80025c0:	4413      	add	r3, r2
 80025c2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 80025c8:	69fa      	ldr	r2, [r7, #28]
 80025ca:	4613      	mov	r3, r2
 80025cc:	00db      	lsls	r3, r3, #3
 80025ce:	4413      	add	r3, r2
 80025d0:	00db      	lsls	r3, r3, #3
 80025d2:	440b      	add	r3, r1
 80025d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80025d6:	e036      	b.n	8002646 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80025e0:	f003 030f 	and.w	r3, r3, #15
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d107      	bne.n	80025f8 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025ec:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e0a3      	b.n	8002740 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002600:	0e1b      	lsrs	r3, r3, #24
 8002602:	f003 0301 	and.w	r3, r3, #1
 8002606:	2b01      	cmp	r3, #1
 8002608:	d10a      	bne.n	8002620 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002612:	0a1b      	lsrs	r3, r3, #8
 8002614:	f003 0301 	and.w	r3, r3, #1
 8002618:	2b01      	cmp	r3, #1
 800261a:	d101      	bne.n	8002620 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800261c:	2301      	movs	r3, #1
 800261e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002628:	0a1b      	lsrs	r3, r3, #8
 800262a:	f003 0303 	and.w	r3, r3, #3
 800262e:	69fa      	ldr	r2, [r7, #28]
 8002630:	4413      	add	r3, r2
 8002632:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002638:	69fa      	ldr	r2, [r7, #28]
 800263a:	4613      	mov	r3, r2
 800263c:	00db      	lsls	r3, r3, #3
 800263e:	4413      	add	r3, r2
 8002640:	00db      	lsls	r3, r3, #3
 8002642:	440b      	add	r3, r1
 8002644:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8002646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d107      	bne.n	800266a <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800265a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	0c9b      	lsrs	r3, r3, #18
 8002660:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	e005      	b.n	8002676 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800266a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8002676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8002682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800268e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002690:	3304      	adds	r3, #4
 8002692:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8002694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	b29a      	uxth	r2, r3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800269e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	0c1b      	lsrs	r3, r3, #16
 80026a4:	f003 020f 	and.w	r2, r3, #15
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80026ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80026b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80026c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	0e1b      	lsrs	r3, r3, #24
 80026ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80026d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	0fda      	lsrs	r2, r3, #31
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80026dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026de:	3304      	adds	r3, #4
 80026e0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80026e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e4:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80026e6:	2300      	movs	r3, #0
 80026e8:	623b      	str	r3, [r7, #32]
 80026ea:	e00a      	b.n	8002702 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80026ec:	697a      	ldr	r2, [r7, #20]
 80026ee:	6a3b      	ldr	r3, [r7, #32]
 80026f0:	441a      	add	r2, r3
 80026f2:	6839      	ldr	r1, [r7, #0]
 80026f4:	6a3b      	ldr	r3, [r7, #32]
 80026f6:	440b      	add	r3, r1
 80026f8:	7812      	ldrb	r2, [r2, #0]
 80026fa:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80026fc:	6a3b      	ldr	r3, [r7, #32]
 80026fe:	3301      	adds	r3, #1
 8002700:	623b      	str	r3, [r7, #32]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	68db      	ldr	r3, [r3, #12]
 8002706:	4a11      	ldr	r2, [pc, #68]	@ (800274c <HAL_FDCAN_GetRxMessage+0x20c>)
 8002708:	5cd3      	ldrb	r3, [r2, r3]
 800270a:	461a      	mov	r2, r3
 800270c:	6a3b      	ldr	r3, [r7, #32]
 800270e:	4293      	cmp	r3, r2
 8002710:	d3ec      	bcc.n	80026ec <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	2b40      	cmp	r3, #64	@ 0x40
 8002716:	d105      	bne.n	8002724 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	69fa      	ldr	r2, [r7, #28]
 800271e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8002722:	e004      	b.n	800272e <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	69fa      	ldr	r2, [r7, #28]
 800272a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800272e:	2300      	movs	r3, #0
 8002730:	e006      	b.n	8002740 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002736:	f043 0208 	orr.w	r2, r3, #8
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
  }
}
 8002740:	4618      	mov	r0, r3
 8002742:	372c      	adds	r7, #44	@ 0x2c
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr
 800274c:	08007c98 	.word	0x08007c98

08002750 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8002750:	b480      	push	{r7}
 8002752:	b087      	sub	sp, #28
 8002754:	af00      	add	r7, sp, #0
 8002756:	60f8      	str	r0, [r7, #12]
 8002758:	60b9      	str	r1, [r7, #8]
 800275a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002762:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002764:	7dfb      	ldrb	r3, [r7, #23]
 8002766:	2b01      	cmp	r3, #1
 8002768:	d003      	beq.n	8002772 <HAL_FDCAN_ActivateNotification+0x22>
 800276a:	7dfb      	ldrb	r3, [r7, #23]
 800276c:	2b02      	cmp	r3, #2
 800276e:	f040 80c8 	bne.w	8002902 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002778:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	f003 0307 	and.w	r3, r3, #7
 8002780:	2b00      	cmp	r3, #0
 8002782:	d004      	beq.n	800278e <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b00      	cmp	r3, #0
 800278c:	d03b      	beq.n	8002806 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8002794:	2b00      	cmp	r3, #0
 8002796:	d004      	beq.n	80027a2 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d031      	beq.n	8002806 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d004      	beq.n	80027b6 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	f003 0304 	and.w	r3, r3, #4
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d027      	beq.n	8002806 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d004      	beq.n	80027ca <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	f003 0308 	and.w	r3, r3, #8
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d01d      	beq.n	8002806 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d004      	beq.n	80027de <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	f003 0310 	and.w	r3, r3, #16
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d013      	beq.n	8002806 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d004      	beq.n	80027f2 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	f003 0320 	and.w	r3, r3, #32
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d009      	beq.n	8002806 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d00c      	beq.n	8002816 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002802:	2b00      	cmp	r3, #0
 8002804:	d107      	bne.n	8002816 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f042 0201 	orr.w	r2, r2, #1
 8002814:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	f003 0307 	and.w	r3, r3, #7
 800281c:	2b00      	cmp	r3, #0
 800281e:	d004      	beq.n	800282a <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	2b00      	cmp	r3, #0
 8002828:	d13b      	bne.n	80028a2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8002830:	2b00      	cmp	r3, #0
 8002832:	d004      	beq.n	800283e <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	f003 0302 	and.w	r3, r3, #2
 800283a:	2b00      	cmp	r3, #0
 800283c:	d131      	bne.n	80028a2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8002844:	2b00      	cmp	r3, #0
 8002846:	d004      	beq.n	8002852 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	f003 0304 	and.w	r3, r3, #4
 800284e:	2b00      	cmp	r3, #0
 8002850:	d127      	bne.n	80028a2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8002858:	2b00      	cmp	r3, #0
 800285a:	d004      	beq.n	8002866 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	f003 0308 	and.w	r3, r3, #8
 8002862:	2b00      	cmp	r3, #0
 8002864:	d11d      	bne.n	80028a2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800286c:	2b00      	cmp	r3, #0
 800286e:	d004      	beq.n	800287a <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	f003 0310 	and.w	r3, r3, #16
 8002876:	2b00      	cmp	r3, #0
 8002878:	d113      	bne.n	80028a2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8002880:	2b00      	cmp	r3, #0
 8002882:	d004      	beq.n	800288e <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	f003 0320 	and.w	r3, r3, #32
 800288a:	2b00      	cmp	r3, #0
 800288c:	d109      	bne.n	80028a2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8002894:	2b00      	cmp	r3, #0
 8002896:	d00c      	beq.n	80028b2 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d007      	beq.n	80028b2 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f042 0202 	orr.w	r2, r2, #2
 80028b0:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d009      	beq.n	80028d0 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	687a      	ldr	r2, [r7, #4]
 80028ca:	430a      	orrs	r2, r1
 80028cc:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d009      	beq.n	80028ee <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	430a      	orrs	r2, r1
 80028ea:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	68ba      	ldr	r2, [r7, #8]
 80028fa:	430a      	orrs	r2, r1
 80028fc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 80028fe:	2300      	movs	r3, #0
 8002900:	e006      	b.n	8002910 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002906:	f043 0202 	orr.w	r2, r3, #2
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
  }
}
 8002910:	4618      	mov	r0, r3
 8002912:	371c      	adds	r7, #28
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b08c      	sub	sp, #48	@ 0x30
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800292a:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800292e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002936:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002938:	4013      	ands	r3, r2
 800293a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002942:	f003 0307 	and.w	r3, r3, #7
 8002946:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800294e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002950:	4013      	ands	r3, r2
 8002952:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800295a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800295e:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002966:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002968:	4013      	ands	r3, r2
 800296a:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002972:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8002976:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800297e:	6a3a      	ldr	r2, [r7, #32]
 8002980:	4013      	ands	r3, r2
 8002982:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800298a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800298e:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002996:	69fa      	ldr	r2, [r7, #28]
 8002998:	4013      	ands	r3, r2
 800299a:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029a2:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029aa:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d00b      	beq.n	80029ce <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80029b6:	69bb      	ldr	r3, [r7, #24]
 80029b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d006      	beq.n	80029ce <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2240      	movs	r2, #64	@ 0x40
 80029c6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f000 f916 	bl	8002bfa <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d019      	beq.n	8002a0c <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d014      	beq.n	8002a0c <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80029ea:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029f4:	693a      	ldr	r2, [r7, #16]
 80029f6:	4013      	ands	r3, r2
 80029f8:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a02:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8002a04:	6939      	ldr	r1, [r7, #16]
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f8d8 	bl	8002bbc <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8002a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d007      	beq.n	8002a22 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a18:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8002a1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f000 f8a2 	bl	8002b66 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8002a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d007      	beq.n	8002a38 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a2e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8002a30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f7fe fdfe 	bl	8001634 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8002a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d007      	beq.n	8002a4e <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a44:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8002a46:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f000 f897 	bl	8002b7c <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d00c      	beq.n	8002a72 <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d007      	beq.n	8002a72 <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a6a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f000 f890 	bl	8002b92 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d018      	beq.n	8002aae <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8002a7c:	69bb      	ldr	r3, [r7, #24]
 8002a7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d013      	beq.n	8002aae <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002a8e:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002a98:	68fa      	ldr	r2, [r7, #12]
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2280      	movs	r2, #128	@ 0x80
 8002aa4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8002aa6:	68f9      	ldr	r1, [r7, #12]
 8002aa8:	6878      	ldr	r0, [r7, #4]
 8002aaa:	f000 f87c 	bl	8002ba6 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d00c      	beq.n	8002ad2 <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8002ab8:	69bb      	ldr	r3, [r7, #24]
 8002aba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d007      	beq.n	8002ad2 <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002aca:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f000 f880 	bl	8002bd2 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d00c      	beq.n	8002af6 <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d007      	beq.n	8002af6 <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002aee:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f000 f878 	bl	8002be6 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d00f      	beq.n	8002b20 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d00a      	beq.n	8002b20 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002b12:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b18:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d007      	beq.n	8002b36 <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	69fa      	ldr	r2, [r7, #28]
 8002b2c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8002b2e:	69f9      	ldr	r1, [r7, #28]
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f000 f876 	bl	8002c22 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8002b36:	6a3b      	ldr	r3, [r7, #32]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d009      	beq.n	8002b50 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	6a3a      	ldr	r2, [r7, #32]
 8002b42:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002b48:	6a3b      	ldr	r3, [r7, #32]
 8002b4a:	431a      	orrs	r2, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d002      	beq.n	8002b5e <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f000 f858 	bl	8002c0e <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8002b5e:	bf00      	nop
 8002b60:	3730      	adds	r7, #48	@ 0x30
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}

08002b66 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8002b66:	b480      	push	{r7}
 8002b68:	b083      	sub	sp, #12
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
 8002b6e:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8002b70:	bf00      	nop
 8002b72:	370c      	adds	r7, #12
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8002b86:	bf00      	nop
 8002b88:	370c      	adds	r7, #12
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr

08002b92 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002b92:	b480      	push	{r7}
 8002b94:	b083      	sub	sp, #12
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8002b9a:	bf00      	nop
 8002b9c:	370c      	adds	r7, #12
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr

08002ba6 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002ba6:	b480      	push	{r7}
 8002ba8:	b083      	sub	sp, #12
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
 8002bae:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8002bb0:	bf00      	nop
 8002bb2:	370c      	adds	r7, #12
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr

08002bbc <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8002bc6:	bf00      	nop
 8002bc8:	370c      	adds	r7, #12
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr

08002bd2 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002bd2:	b480      	push	{r7}
 8002bd4:	b083      	sub	sp, #12
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8002bda:	bf00      	nop
 8002bdc:	370c      	adds	r7, #12
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr

08002be6 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002be6:	b480      	push	{r7}
 8002be8:	b083      	sub	sp, #12
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8002bee:	bf00      	nop
 8002bf0:	370c      	adds	r7, #12
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr

08002bfa <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002bfa:	b480      	push	{r7}
 8002bfc:	b083      	sub	sp, #12
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8002c02:	bf00      	nop
 8002c04:	370c      	adds	r7, #12
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr

08002c0e <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002c0e:	b480      	push	{r7}
 8002c10:	b083      	sub	sp, #12
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8002c16:	bf00      	nop
 8002c18:	370c      	adds	r7, #12
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr

08002c22 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8002c22:	b480      	push	{r7}
 8002c24:	b083      	sub	sp, #12
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	6078      	str	r0, [r7, #4]
 8002c2a:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8002c2c:	bf00      	nop
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b085      	sub	sp, #20
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002c40:	4b27      	ldr	r3, [pc, #156]	@ (8002ce0 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8002c42:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	68ba      	ldr	r2, [r7, #8]
 8002c48:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c52:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c5a:	041a      	lsls	r2, r3, #16
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	430a      	orrs	r2, r1
 8002c62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c78:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c80:	061a      	lsls	r2, r3, #24
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	430a      	orrs	r2, r1
 8002c88:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	60fb      	str	r3, [r7, #12]
 8002cb8:	e005      	b.n	8002cc6 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	3304      	adds	r3, #4
 8002cc4:	60fb      	str	r3, [r7, #12]
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8002ccc:	68fa      	ldr	r2, [r7, #12]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d3f3      	bcc.n	8002cba <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8002cd2:	bf00      	nop
 8002cd4:	bf00      	nop
 8002cd6:	3714      	adds	r7, #20
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr
 8002ce0:	4000a400 	.word	0x4000a400

08002ce4 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b089      	sub	sp, #36	@ 0x24
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	60f8      	str	r0, [r7, #12]
 8002cec:	60b9      	str	r1, [r7, #8]
 8002cee:	607a      	str	r2, [r7, #4]
 8002cf0:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d10a      	bne.n	8002d10 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8002d02:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	61fb      	str	r3, [r7, #28]
 8002d0e:	e00a      	b.n	8002d26 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8002d18:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8002d1e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002d20:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002d24:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	6a1b      	ldr	r3, [r3, #32]
 8002d2a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002d30:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8002d36:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8002d3c:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	68db      	ldr	r3, [r3, #12]
 8002d42:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002d44:	4313      	orrs	r3, r2
 8002d46:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002d4c:	683a      	ldr	r2, [r7, #0]
 8002d4e:	4613      	mov	r3, r2
 8002d50:	00db      	lsls	r3, r3, #3
 8002d52:	4413      	add	r3, r2
 8002d54:	00db      	lsls	r3, r3, #3
 8002d56:	440b      	add	r3, r1
 8002d58:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	69fa      	ldr	r2, [r7, #28]
 8002d5e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002d60:	69bb      	ldr	r3, [r7, #24]
 8002d62:	3304      	adds	r3, #4
 8002d64:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	693a      	ldr	r2, [r7, #16]
 8002d6a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	3304      	adds	r3, #4
 8002d70:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8002d72:	2300      	movs	r3, #0
 8002d74:	617b      	str	r3, [r7, #20]
 8002d76:	e020      	b.n	8002dba <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	3303      	adds	r3, #3
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	4413      	add	r3, r2
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	3302      	adds	r3, #2
 8002d88:	6879      	ldr	r1, [r7, #4]
 8002d8a:	440b      	add	r3, r1
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002d90:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	3301      	adds	r3, #1
 8002d96:	6879      	ldr	r1, [r7, #4]
 8002d98:	440b      	add	r3, r1
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002d9e:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8002da0:	6879      	ldr	r1, [r7, #4]
 8002da2:	697a      	ldr	r2, [r7, #20]
 8002da4:	440a      	add	r2, r1
 8002da6:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002da8:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002daa:	69bb      	ldr	r3, [r7, #24]
 8002dac:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	3304      	adds	r3, #4
 8002db2:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	3304      	adds	r3, #4
 8002db8:	617b      	str	r3, [r7, #20]
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	4a06      	ldr	r2, [pc, #24]	@ (8002dd8 <FDCAN_CopyMessageToRAM+0xf4>)
 8002dc0:	5cd3      	ldrb	r3, [r2, r3]
 8002dc2:	461a      	mov	r2, r3
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d3d6      	bcc.n	8002d78 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8002dca:	bf00      	nop
 8002dcc:	bf00      	nop
 8002dce:	3724      	adds	r7, #36	@ 0x24
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr
 8002dd8:	08007c98 	.word	0x08007c98

08002ddc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b087      	sub	sp, #28
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002de6:	2300      	movs	r3, #0
 8002de8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002dea:	e15a      	b.n	80030a2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	2101      	movs	r1, #1
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	fa01 f303 	lsl.w	r3, r1, r3
 8002df8:	4013      	ands	r3, r2
 8002dfa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	f000 814c 	beq.w	800309c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f003 0303 	and.w	r3, r3, #3
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d005      	beq.n	8002e1c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d130      	bne.n	8002e7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	005b      	lsls	r3, r3, #1
 8002e26:	2203      	movs	r2, #3
 8002e28:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2c:	43db      	mvns	r3, r3
 8002e2e:	693a      	ldr	r2, [r7, #16]
 8002e30:	4013      	ands	r3, r2
 8002e32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	68da      	ldr	r2, [r3, #12]
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	005b      	lsls	r3, r3, #1
 8002e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e40:	693a      	ldr	r2, [r7, #16]
 8002e42:	4313      	orrs	r3, r2
 8002e44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	693a      	ldr	r2, [r7, #16]
 8002e4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e52:	2201      	movs	r2, #1
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5a:	43db      	mvns	r3, r3
 8002e5c:	693a      	ldr	r2, [r7, #16]
 8002e5e:	4013      	ands	r3, r2
 8002e60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	091b      	lsrs	r3, r3, #4
 8002e68:	f003 0201 	and.w	r2, r3, #1
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e72:	693a      	ldr	r2, [r7, #16]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	693a      	ldr	r2, [r7, #16]
 8002e7c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f003 0303 	and.w	r3, r3, #3
 8002e86:	2b03      	cmp	r3, #3
 8002e88:	d017      	beq.n	8002eba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	005b      	lsls	r3, r3, #1
 8002e94:	2203      	movs	r2, #3
 8002e96:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9a:	43db      	mvns	r3, r3
 8002e9c:	693a      	ldr	r2, [r7, #16]
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	689a      	ldr	r2, [r3, #8]
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	005b      	lsls	r3, r3, #1
 8002eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002eae:	693a      	ldr	r2, [r7, #16]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f003 0303 	and.w	r3, r3, #3
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d123      	bne.n	8002f0e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	08da      	lsrs	r2, r3, #3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	3208      	adds	r2, #8
 8002ece:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	f003 0307 	and.w	r3, r3, #7
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	220f      	movs	r2, #15
 8002ede:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee2:	43db      	mvns	r3, r3
 8002ee4:	693a      	ldr	r2, [r7, #16]
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	691a      	ldr	r2, [r3, #16]
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	f003 0307 	and.w	r3, r3, #7
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8002efa:	693a      	ldr	r2, [r7, #16]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	08da      	lsrs	r2, r3, #3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	3208      	adds	r2, #8
 8002f08:	6939      	ldr	r1, [r7, #16]
 8002f0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	2203      	movs	r2, #3
 8002f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1e:	43db      	mvns	r3, r3
 8002f20:	693a      	ldr	r2, [r7, #16]
 8002f22:	4013      	ands	r3, r2
 8002f24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f003 0203 	and.w	r2, r3, #3
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	fa02 f303 	lsl.w	r3, r2, r3
 8002f36:	693a      	ldr	r2, [r7, #16]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	693a      	ldr	r2, [r7, #16]
 8002f40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	f000 80a6 	beq.w	800309c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f50:	4b5b      	ldr	r3, [pc, #364]	@ (80030c0 <HAL_GPIO_Init+0x2e4>)
 8002f52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f54:	4a5a      	ldr	r2, [pc, #360]	@ (80030c0 <HAL_GPIO_Init+0x2e4>)
 8002f56:	f043 0301 	orr.w	r3, r3, #1
 8002f5a:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f5c:	4b58      	ldr	r3, [pc, #352]	@ (80030c0 <HAL_GPIO_Init+0x2e4>)
 8002f5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f60:	f003 0301 	and.w	r3, r3, #1
 8002f64:	60bb      	str	r3, [r7, #8]
 8002f66:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f68:	4a56      	ldr	r2, [pc, #344]	@ (80030c4 <HAL_GPIO_Init+0x2e8>)
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	089b      	lsrs	r3, r3, #2
 8002f6e:	3302      	adds	r3, #2
 8002f70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f74:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	f003 0303 	and.w	r3, r3, #3
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	220f      	movs	r2, #15
 8002f80:	fa02 f303 	lsl.w	r3, r2, r3
 8002f84:	43db      	mvns	r3, r3
 8002f86:	693a      	ldr	r2, [r7, #16]
 8002f88:	4013      	ands	r3, r2
 8002f8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002f92:	d01f      	beq.n	8002fd4 <HAL_GPIO_Init+0x1f8>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	4a4c      	ldr	r2, [pc, #304]	@ (80030c8 <HAL_GPIO_Init+0x2ec>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d019      	beq.n	8002fd0 <HAL_GPIO_Init+0x1f4>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	4a4b      	ldr	r2, [pc, #300]	@ (80030cc <HAL_GPIO_Init+0x2f0>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d013      	beq.n	8002fcc <HAL_GPIO_Init+0x1f0>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	4a4a      	ldr	r2, [pc, #296]	@ (80030d0 <HAL_GPIO_Init+0x2f4>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d00d      	beq.n	8002fc8 <HAL_GPIO_Init+0x1ec>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	4a49      	ldr	r2, [pc, #292]	@ (80030d4 <HAL_GPIO_Init+0x2f8>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d007      	beq.n	8002fc4 <HAL_GPIO_Init+0x1e8>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	4a48      	ldr	r2, [pc, #288]	@ (80030d8 <HAL_GPIO_Init+0x2fc>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d101      	bne.n	8002fc0 <HAL_GPIO_Init+0x1e4>
 8002fbc:	2305      	movs	r3, #5
 8002fbe:	e00a      	b.n	8002fd6 <HAL_GPIO_Init+0x1fa>
 8002fc0:	2306      	movs	r3, #6
 8002fc2:	e008      	b.n	8002fd6 <HAL_GPIO_Init+0x1fa>
 8002fc4:	2304      	movs	r3, #4
 8002fc6:	e006      	b.n	8002fd6 <HAL_GPIO_Init+0x1fa>
 8002fc8:	2303      	movs	r3, #3
 8002fca:	e004      	b.n	8002fd6 <HAL_GPIO_Init+0x1fa>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	e002      	b.n	8002fd6 <HAL_GPIO_Init+0x1fa>
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e000      	b.n	8002fd6 <HAL_GPIO_Init+0x1fa>
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	697a      	ldr	r2, [r7, #20]
 8002fd8:	f002 0203 	and.w	r2, r2, #3
 8002fdc:	0092      	lsls	r2, r2, #2
 8002fde:	4093      	lsls	r3, r2
 8002fe0:	693a      	ldr	r2, [r7, #16]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fe6:	4937      	ldr	r1, [pc, #220]	@ (80030c4 <HAL_GPIO_Init+0x2e8>)
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	089b      	lsrs	r3, r3, #2
 8002fec:	3302      	adds	r3, #2
 8002fee:	693a      	ldr	r2, [r7, #16]
 8002ff0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002ff4:	4b39      	ldr	r3, [pc, #228]	@ (80030dc <HAL_GPIO_Init+0x300>)
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	43db      	mvns	r3, r3
 8002ffe:	693a      	ldr	r2, [r7, #16]
 8003000:	4013      	ands	r3, r2
 8003002:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d003      	beq.n	8003018 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003010:	693a      	ldr	r2, [r7, #16]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	4313      	orrs	r3, r2
 8003016:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003018:	4a30      	ldr	r2, [pc, #192]	@ (80030dc <HAL_GPIO_Init+0x300>)
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800301e:	4b2f      	ldr	r3, [pc, #188]	@ (80030dc <HAL_GPIO_Init+0x300>)
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	43db      	mvns	r3, r3
 8003028:	693a      	ldr	r2, [r7, #16]
 800302a:	4013      	ands	r3, r2
 800302c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d003      	beq.n	8003042 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800303a:	693a      	ldr	r2, [r7, #16]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	4313      	orrs	r3, r2
 8003040:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003042:	4a26      	ldr	r2, [pc, #152]	@ (80030dc <HAL_GPIO_Init+0x300>)
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003048:	4b24      	ldr	r3, [pc, #144]	@ (80030dc <HAL_GPIO_Init+0x300>)
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	43db      	mvns	r3, r3
 8003052:	693a      	ldr	r2, [r7, #16]
 8003054:	4013      	ands	r3, r2
 8003056:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d003      	beq.n	800306c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003064:	693a      	ldr	r2, [r7, #16]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	4313      	orrs	r3, r2
 800306a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800306c:	4a1b      	ldr	r2, [pc, #108]	@ (80030dc <HAL_GPIO_Init+0x300>)
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003072:	4b1a      	ldr	r3, [pc, #104]	@ (80030dc <HAL_GPIO_Init+0x300>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	43db      	mvns	r3, r3
 800307c:	693a      	ldr	r2, [r7, #16]
 800307e:	4013      	ands	r3, r2
 8003080:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d003      	beq.n	8003096 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800308e:	693a      	ldr	r2, [r7, #16]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	4313      	orrs	r3, r2
 8003094:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003096:	4a11      	ldr	r2, [pc, #68]	@ (80030dc <HAL_GPIO_Init+0x300>)
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	3301      	adds	r3, #1
 80030a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	fa22 f303 	lsr.w	r3, r2, r3
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f47f ae9d 	bne.w	8002dec <HAL_GPIO_Init+0x10>
  }
}
 80030b2:	bf00      	nop
 80030b4:	bf00      	nop
 80030b6:	371c      	adds	r7, #28
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr
 80030c0:	40021000 	.word	0x40021000
 80030c4:	40010000 	.word	0x40010000
 80030c8:	48000400 	.word	0x48000400
 80030cc:	48000800 	.word	0x48000800
 80030d0:	48000c00 	.word	0x48000c00
 80030d4:	48001000 	.word	0x48001000
 80030d8:	48001400 	.word	0x48001400
 80030dc:	40010400 	.word	0x40010400

080030e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	460b      	mov	r3, r1
 80030ea:	807b      	strh	r3, [r7, #2]
 80030ec:	4613      	mov	r3, r2
 80030ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80030f0:	787b      	ldrb	r3, [r7, #1]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d003      	beq.n	80030fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80030f6:	887a      	ldrh	r2, [r7, #2]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80030fc:	e002      	b.n	8003104 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80030fe:	887a      	ldrh	r2, [r7, #2]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003104:	bf00      	nop
 8003106:	370c      	adds	r7, #12
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr

08003110 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003110:	b480      	push	{r7}
 8003112:	b085      	sub	sp, #20
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d141      	bne.n	80031a2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800311e:	4b4b      	ldr	r3, [pc, #300]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003126:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800312a:	d131      	bne.n	8003190 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800312c:	4b47      	ldr	r3, [pc, #284]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800312e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003132:	4a46      	ldr	r2, [pc, #280]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003134:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003138:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800313c:	4b43      	ldr	r3, [pc, #268]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003144:	4a41      	ldr	r2, [pc, #260]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003146:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800314a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800314c:	4b40      	ldr	r3, [pc, #256]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2232      	movs	r2, #50	@ 0x32
 8003152:	fb02 f303 	mul.w	r3, r2, r3
 8003156:	4a3f      	ldr	r2, [pc, #252]	@ (8003254 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003158:	fba2 2303 	umull	r2, r3, r2, r3
 800315c:	0c9b      	lsrs	r3, r3, #18
 800315e:	3301      	adds	r3, #1
 8003160:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003162:	e002      	b.n	800316a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	3b01      	subs	r3, #1
 8003168:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800316a:	4b38      	ldr	r3, [pc, #224]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800316c:	695b      	ldr	r3, [r3, #20]
 800316e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003172:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003176:	d102      	bne.n	800317e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d1f2      	bne.n	8003164 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800317e:	4b33      	ldr	r3, [pc, #204]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003180:	695b      	ldr	r3, [r3, #20]
 8003182:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003186:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800318a:	d158      	bne.n	800323e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e057      	b.n	8003240 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003190:	4b2e      	ldr	r3, [pc, #184]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003192:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003196:	4a2d      	ldr	r2, [pc, #180]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003198:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800319c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80031a0:	e04d      	b.n	800323e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031a8:	d141      	bne.n	800322e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80031aa:	4b28      	ldr	r3, [pc, #160]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80031b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031b6:	d131      	bne.n	800321c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031b8:	4b24      	ldr	r3, [pc, #144]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031be:	4a23      	ldr	r2, [pc, #140]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031c8:	4b20      	ldr	r3, [pc, #128]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031d0:	4a1e      	ldr	r2, [pc, #120]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80031d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	2232      	movs	r2, #50	@ 0x32
 80031de:	fb02 f303 	mul.w	r3, r2, r3
 80031e2:	4a1c      	ldr	r2, [pc, #112]	@ (8003254 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80031e4:	fba2 2303 	umull	r2, r3, r2, r3
 80031e8:	0c9b      	lsrs	r3, r3, #18
 80031ea:	3301      	adds	r3, #1
 80031ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031ee:	e002      	b.n	80031f6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	3b01      	subs	r3, #1
 80031f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031f6:	4b15      	ldr	r3, [pc, #84]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031f8:	695b      	ldr	r3, [r3, #20]
 80031fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003202:	d102      	bne.n	800320a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d1f2      	bne.n	80031f0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800320a:	4b10      	ldr	r3, [pc, #64]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003212:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003216:	d112      	bne.n	800323e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	e011      	b.n	8003240 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800321c:	4b0b      	ldr	r3, [pc, #44]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800321e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003222:	4a0a      	ldr	r2, [pc, #40]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003224:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003228:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800322c:	e007      	b.n	800323e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800322e:	4b07      	ldr	r3, [pc, #28]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003236:	4a05      	ldr	r2, [pc, #20]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003238:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800323c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800323e:	2300      	movs	r3, #0
}
 8003240:	4618      	mov	r0, r3
 8003242:	3714      	adds	r7, #20
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr
 800324c:	40007000 	.word	0x40007000
 8003250:	20000008 	.word	0x20000008
 8003254:	431bde83 	.word	0x431bde83

08003258 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800325c:	4b05      	ldr	r3, [pc, #20]	@ (8003274 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	4a04      	ldr	r2, [pc, #16]	@ (8003274 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003262:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003266:	6093      	str	r3, [r2, #8]
}
 8003268:	bf00      	nop
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	40007000 	.word	0x40007000

08003278 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b088      	sub	sp, #32
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d101      	bne.n	800328a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e2fe      	b.n	8003888 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	2b00      	cmp	r3, #0
 8003294:	d075      	beq.n	8003382 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003296:	4b97      	ldr	r3, [pc, #604]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	f003 030c 	and.w	r3, r3, #12
 800329e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032a0:	4b94      	ldr	r3, [pc, #592]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	f003 0303 	and.w	r3, r3, #3
 80032a8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	2b0c      	cmp	r3, #12
 80032ae:	d102      	bne.n	80032b6 <HAL_RCC_OscConfig+0x3e>
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	2b03      	cmp	r3, #3
 80032b4:	d002      	beq.n	80032bc <HAL_RCC_OscConfig+0x44>
 80032b6:	69bb      	ldr	r3, [r7, #24]
 80032b8:	2b08      	cmp	r3, #8
 80032ba:	d10b      	bne.n	80032d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032bc:	4b8d      	ldr	r3, [pc, #564]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d05b      	beq.n	8003380 <HAL_RCC_OscConfig+0x108>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d157      	bne.n	8003380 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e2d9      	b.n	8003888 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032dc:	d106      	bne.n	80032ec <HAL_RCC_OscConfig+0x74>
 80032de:	4b85      	ldr	r3, [pc, #532]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a84      	ldr	r2, [pc, #528]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 80032e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032e8:	6013      	str	r3, [r2, #0]
 80032ea:	e01d      	b.n	8003328 <HAL_RCC_OscConfig+0xb0>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032f4:	d10c      	bne.n	8003310 <HAL_RCC_OscConfig+0x98>
 80032f6:	4b7f      	ldr	r3, [pc, #508]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a7e      	ldr	r2, [pc, #504]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 80032fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003300:	6013      	str	r3, [r2, #0]
 8003302:	4b7c      	ldr	r3, [pc, #496]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a7b      	ldr	r2, [pc, #492]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 8003308:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800330c:	6013      	str	r3, [r2, #0]
 800330e:	e00b      	b.n	8003328 <HAL_RCC_OscConfig+0xb0>
 8003310:	4b78      	ldr	r3, [pc, #480]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a77      	ldr	r2, [pc, #476]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 8003316:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800331a:	6013      	str	r3, [r2, #0]
 800331c:	4b75      	ldr	r3, [pc, #468]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a74      	ldr	r2, [pc, #464]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 8003322:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003326:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d013      	beq.n	8003358 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003330:	f7fe fe02 	bl	8001f38 <HAL_GetTick>
 8003334:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003336:	e008      	b.n	800334a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003338:	f7fe fdfe 	bl	8001f38 <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	2b64      	cmp	r3, #100	@ 0x64
 8003344:	d901      	bls.n	800334a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e29e      	b.n	8003888 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800334a:	4b6a      	ldr	r3, [pc, #424]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d0f0      	beq.n	8003338 <HAL_RCC_OscConfig+0xc0>
 8003356:	e014      	b.n	8003382 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003358:	f7fe fdee 	bl	8001f38 <HAL_GetTick>
 800335c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800335e:	e008      	b.n	8003372 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003360:	f7fe fdea 	bl	8001f38 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b64      	cmp	r3, #100	@ 0x64
 800336c:	d901      	bls.n	8003372 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e28a      	b.n	8003888 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003372:	4b60      	ldr	r3, [pc, #384]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d1f0      	bne.n	8003360 <HAL_RCC_OscConfig+0xe8>
 800337e:	e000      	b.n	8003382 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003380:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0302 	and.w	r3, r3, #2
 800338a:	2b00      	cmp	r3, #0
 800338c:	d075      	beq.n	800347a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800338e:	4b59      	ldr	r3, [pc, #356]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	f003 030c 	and.w	r3, r3, #12
 8003396:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003398:	4b56      	ldr	r3, [pc, #344]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 800339a:	68db      	ldr	r3, [r3, #12]
 800339c:	f003 0303 	and.w	r3, r3, #3
 80033a0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80033a2:	69bb      	ldr	r3, [r7, #24]
 80033a4:	2b0c      	cmp	r3, #12
 80033a6:	d102      	bne.n	80033ae <HAL_RCC_OscConfig+0x136>
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d002      	beq.n	80033b4 <HAL_RCC_OscConfig+0x13c>
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	2b04      	cmp	r3, #4
 80033b2:	d11f      	bne.n	80033f4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033b4:	4b4f      	ldr	r3, [pc, #316]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d005      	beq.n	80033cc <HAL_RCC_OscConfig+0x154>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d101      	bne.n	80033cc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e25d      	b.n	8003888 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033cc:	4b49      	ldr	r3, [pc, #292]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	691b      	ldr	r3, [r3, #16]
 80033d8:	061b      	lsls	r3, r3, #24
 80033da:	4946      	ldr	r1, [pc, #280]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 80033dc:	4313      	orrs	r3, r2
 80033de:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80033e0:	4b45      	ldr	r3, [pc, #276]	@ (80034f8 <HAL_RCC_OscConfig+0x280>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7fe fd5b 	bl	8001ea0 <HAL_InitTick>
 80033ea:	4603      	mov	r3, r0
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d043      	beq.n	8003478 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e249      	b.n	8003888 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d023      	beq.n	8003444 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033fc:	4b3d      	ldr	r3, [pc, #244]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a3c      	ldr	r2, [pc, #240]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 8003402:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003406:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003408:	f7fe fd96 	bl	8001f38 <HAL_GetTick>
 800340c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800340e:	e008      	b.n	8003422 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003410:	f7fe fd92 	bl	8001f38 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	2b02      	cmp	r3, #2
 800341c:	d901      	bls.n	8003422 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e232      	b.n	8003888 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003422:	4b34      	ldr	r3, [pc, #208]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800342a:	2b00      	cmp	r3, #0
 800342c:	d0f0      	beq.n	8003410 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800342e:	4b31      	ldr	r3, [pc, #196]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	691b      	ldr	r3, [r3, #16]
 800343a:	061b      	lsls	r3, r3, #24
 800343c:	492d      	ldr	r1, [pc, #180]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 800343e:	4313      	orrs	r3, r2
 8003440:	604b      	str	r3, [r1, #4]
 8003442:	e01a      	b.n	800347a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003444:	4b2b      	ldr	r3, [pc, #172]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a2a      	ldr	r2, [pc, #168]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 800344a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800344e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003450:	f7fe fd72 	bl	8001f38 <HAL_GetTick>
 8003454:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003456:	e008      	b.n	800346a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003458:	f7fe fd6e 	bl	8001f38 <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	2b02      	cmp	r3, #2
 8003464:	d901      	bls.n	800346a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e20e      	b.n	8003888 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800346a:	4b22      	ldr	r3, [pc, #136]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003472:	2b00      	cmp	r3, #0
 8003474:	d1f0      	bne.n	8003458 <HAL_RCC_OscConfig+0x1e0>
 8003476:	e000      	b.n	800347a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003478:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0308 	and.w	r3, r3, #8
 8003482:	2b00      	cmp	r3, #0
 8003484:	d041      	beq.n	800350a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	695b      	ldr	r3, [r3, #20]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d01c      	beq.n	80034c8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800348e:	4b19      	ldr	r3, [pc, #100]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 8003490:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003494:	4a17      	ldr	r2, [pc, #92]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 8003496:	f043 0301 	orr.w	r3, r3, #1
 800349a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800349e:	f7fe fd4b 	bl	8001f38 <HAL_GetTick>
 80034a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034a4:	e008      	b.n	80034b8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034a6:	f7fe fd47 	bl	8001f38 <HAL_GetTick>
 80034aa:	4602      	mov	r2, r0
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	2b02      	cmp	r3, #2
 80034b2:	d901      	bls.n	80034b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80034b4:	2303      	movs	r3, #3
 80034b6:	e1e7      	b.n	8003888 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034b8:	4b0e      	ldr	r3, [pc, #56]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 80034ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034be:	f003 0302 	and.w	r3, r3, #2
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d0ef      	beq.n	80034a6 <HAL_RCC_OscConfig+0x22e>
 80034c6:	e020      	b.n	800350a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034c8:	4b0a      	ldr	r3, [pc, #40]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 80034ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034ce:	4a09      	ldr	r2, [pc, #36]	@ (80034f4 <HAL_RCC_OscConfig+0x27c>)
 80034d0:	f023 0301 	bic.w	r3, r3, #1
 80034d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034d8:	f7fe fd2e 	bl	8001f38 <HAL_GetTick>
 80034dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034de:	e00d      	b.n	80034fc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034e0:	f7fe fd2a 	bl	8001f38 <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d906      	bls.n	80034fc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e1ca      	b.n	8003888 <HAL_RCC_OscConfig+0x610>
 80034f2:	bf00      	nop
 80034f4:	40021000 	.word	0x40021000
 80034f8:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034fc:	4b8c      	ldr	r3, [pc, #560]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 80034fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003502:	f003 0302 	and.w	r3, r3, #2
 8003506:	2b00      	cmp	r3, #0
 8003508:	d1ea      	bne.n	80034e0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 0304 	and.w	r3, r3, #4
 8003512:	2b00      	cmp	r3, #0
 8003514:	f000 80a6 	beq.w	8003664 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003518:	2300      	movs	r3, #0
 800351a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800351c:	4b84      	ldr	r3, [pc, #528]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 800351e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003520:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d101      	bne.n	800352c <HAL_RCC_OscConfig+0x2b4>
 8003528:	2301      	movs	r3, #1
 800352a:	e000      	b.n	800352e <HAL_RCC_OscConfig+0x2b6>
 800352c:	2300      	movs	r3, #0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d00d      	beq.n	800354e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003532:	4b7f      	ldr	r3, [pc, #508]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 8003534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003536:	4a7e      	ldr	r2, [pc, #504]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 8003538:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800353c:	6593      	str	r3, [r2, #88]	@ 0x58
 800353e:	4b7c      	ldr	r3, [pc, #496]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 8003540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003542:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003546:	60fb      	str	r3, [r7, #12]
 8003548:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800354a:	2301      	movs	r3, #1
 800354c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800354e:	4b79      	ldr	r3, [pc, #484]	@ (8003734 <HAL_RCC_OscConfig+0x4bc>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003556:	2b00      	cmp	r3, #0
 8003558:	d118      	bne.n	800358c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800355a:	4b76      	ldr	r3, [pc, #472]	@ (8003734 <HAL_RCC_OscConfig+0x4bc>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a75      	ldr	r2, [pc, #468]	@ (8003734 <HAL_RCC_OscConfig+0x4bc>)
 8003560:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003564:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003566:	f7fe fce7 	bl	8001f38 <HAL_GetTick>
 800356a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800356c:	e008      	b.n	8003580 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800356e:	f7fe fce3 	bl	8001f38 <HAL_GetTick>
 8003572:	4602      	mov	r2, r0
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	2b02      	cmp	r3, #2
 800357a:	d901      	bls.n	8003580 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800357c:	2303      	movs	r3, #3
 800357e:	e183      	b.n	8003888 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003580:	4b6c      	ldr	r3, [pc, #432]	@ (8003734 <HAL_RCC_OscConfig+0x4bc>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003588:	2b00      	cmp	r3, #0
 800358a:	d0f0      	beq.n	800356e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	2b01      	cmp	r3, #1
 8003592:	d108      	bne.n	80035a6 <HAL_RCC_OscConfig+0x32e>
 8003594:	4b66      	ldr	r3, [pc, #408]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 8003596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800359a:	4a65      	ldr	r2, [pc, #404]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 800359c:	f043 0301 	orr.w	r3, r3, #1
 80035a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035a4:	e024      	b.n	80035f0 <HAL_RCC_OscConfig+0x378>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	2b05      	cmp	r3, #5
 80035ac:	d110      	bne.n	80035d0 <HAL_RCC_OscConfig+0x358>
 80035ae:	4b60      	ldr	r3, [pc, #384]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 80035b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035b4:	4a5e      	ldr	r2, [pc, #376]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 80035b6:	f043 0304 	orr.w	r3, r3, #4
 80035ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035be:	4b5c      	ldr	r3, [pc, #368]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 80035c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035c4:	4a5a      	ldr	r2, [pc, #360]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 80035c6:	f043 0301 	orr.w	r3, r3, #1
 80035ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035ce:	e00f      	b.n	80035f0 <HAL_RCC_OscConfig+0x378>
 80035d0:	4b57      	ldr	r3, [pc, #348]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 80035d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035d6:	4a56      	ldr	r2, [pc, #344]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 80035d8:	f023 0301 	bic.w	r3, r3, #1
 80035dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035e0:	4b53      	ldr	r3, [pc, #332]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 80035e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035e6:	4a52      	ldr	r2, [pc, #328]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 80035e8:	f023 0304 	bic.w	r3, r3, #4
 80035ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d016      	beq.n	8003626 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035f8:	f7fe fc9e 	bl	8001f38 <HAL_GetTick>
 80035fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035fe:	e00a      	b.n	8003616 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003600:	f7fe fc9a 	bl	8001f38 <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800360e:	4293      	cmp	r3, r2
 8003610:	d901      	bls.n	8003616 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e138      	b.n	8003888 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003616:	4b46      	ldr	r3, [pc, #280]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 8003618:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800361c:	f003 0302 	and.w	r3, r3, #2
 8003620:	2b00      	cmp	r3, #0
 8003622:	d0ed      	beq.n	8003600 <HAL_RCC_OscConfig+0x388>
 8003624:	e015      	b.n	8003652 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003626:	f7fe fc87 	bl	8001f38 <HAL_GetTick>
 800362a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800362c:	e00a      	b.n	8003644 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800362e:	f7fe fc83 	bl	8001f38 <HAL_GetTick>
 8003632:	4602      	mov	r2, r0
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	f241 3288 	movw	r2, #5000	@ 0x1388
 800363c:	4293      	cmp	r3, r2
 800363e:	d901      	bls.n	8003644 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	e121      	b.n	8003888 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003644:	4b3a      	ldr	r3, [pc, #232]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 8003646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800364a:	f003 0302 	and.w	r3, r3, #2
 800364e:	2b00      	cmp	r3, #0
 8003650:	d1ed      	bne.n	800362e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003652:	7ffb      	ldrb	r3, [r7, #31]
 8003654:	2b01      	cmp	r3, #1
 8003656:	d105      	bne.n	8003664 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003658:	4b35      	ldr	r3, [pc, #212]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 800365a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800365c:	4a34      	ldr	r2, [pc, #208]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 800365e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003662:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0320 	and.w	r3, r3, #32
 800366c:	2b00      	cmp	r3, #0
 800366e:	d03c      	beq.n	80036ea <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	699b      	ldr	r3, [r3, #24]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d01c      	beq.n	80036b2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003678:	4b2d      	ldr	r3, [pc, #180]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 800367a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800367e:	4a2c      	ldr	r2, [pc, #176]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 8003680:	f043 0301 	orr.w	r3, r3, #1
 8003684:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003688:	f7fe fc56 	bl	8001f38 <HAL_GetTick>
 800368c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800368e:	e008      	b.n	80036a2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003690:	f7fe fc52 	bl	8001f38 <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	2b02      	cmp	r3, #2
 800369c:	d901      	bls.n	80036a2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	e0f2      	b.n	8003888 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80036a2:	4b23      	ldr	r3, [pc, #140]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 80036a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036a8:	f003 0302 	and.w	r3, r3, #2
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d0ef      	beq.n	8003690 <HAL_RCC_OscConfig+0x418>
 80036b0:	e01b      	b.n	80036ea <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80036b2:	4b1f      	ldr	r3, [pc, #124]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 80036b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036b8:	4a1d      	ldr	r2, [pc, #116]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 80036ba:	f023 0301 	bic.w	r3, r3, #1
 80036be:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036c2:	f7fe fc39 	bl	8001f38 <HAL_GetTick>
 80036c6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80036c8:	e008      	b.n	80036dc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036ca:	f7fe fc35 	bl	8001f38 <HAL_GetTick>
 80036ce:	4602      	mov	r2, r0
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	1ad3      	subs	r3, r2, r3
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d901      	bls.n	80036dc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80036d8:	2303      	movs	r3, #3
 80036da:	e0d5      	b.n	8003888 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80036dc:	4b14      	ldr	r3, [pc, #80]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 80036de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036e2:	f003 0302 	and.w	r3, r3, #2
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d1ef      	bne.n	80036ca <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	69db      	ldr	r3, [r3, #28]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	f000 80c9 	beq.w	8003886 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80036f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	f003 030c 	and.w	r3, r3, #12
 80036fc:	2b0c      	cmp	r3, #12
 80036fe:	f000 8083 	beq.w	8003808 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	69db      	ldr	r3, [r3, #28]
 8003706:	2b02      	cmp	r3, #2
 8003708:	d15e      	bne.n	80037c8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800370a:	4b09      	ldr	r3, [pc, #36]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a08      	ldr	r2, [pc, #32]	@ (8003730 <HAL_RCC_OscConfig+0x4b8>)
 8003710:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003714:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003716:	f7fe fc0f 	bl	8001f38 <HAL_GetTick>
 800371a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800371c:	e00c      	b.n	8003738 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800371e:	f7fe fc0b 	bl	8001f38 <HAL_GetTick>
 8003722:	4602      	mov	r2, r0
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	2b02      	cmp	r3, #2
 800372a:	d905      	bls.n	8003738 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800372c:	2303      	movs	r3, #3
 800372e:	e0ab      	b.n	8003888 <HAL_RCC_OscConfig+0x610>
 8003730:	40021000 	.word	0x40021000
 8003734:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003738:	4b55      	ldr	r3, [pc, #340]	@ (8003890 <HAL_RCC_OscConfig+0x618>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d1ec      	bne.n	800371e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003744:	4b52      	ldr	r3, [pc, #328]	@ (8003890 <HAL_RCC_OscConfig+0x618>)
 8003746:	68da      	ldr	r2, [r3, #12]
 8003748:	4b52      	ldr	r3, [pc, #328]	@ (8003894 <HAL_RCC_OscConfig+0x61c>)
 800374a:	4013      	ands	r3, r2
 800374c:	687a      	ldr	r2, [r7, #4]
 800374e:	6a11      	ldr	r1, [r2, #32]
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003754:	3a01      	subs	r2, #1
 8003756:	0112      	lsls	r2, r2, #4
 8003758:	4311      	orrs	r1, r2
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800375e:	0212      	lsls	r2, r2, #8
 8003760:	4311      	orrs	r1, r2
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003766:	0852      	lsrs	r2, r2, #1
 8003768:	3a01      	subs	r2, #1
 800376a:	0552      	lsls	r2, r2, #21
 800376c:	4311      	orrs	r1, r2
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003772:	0852      	lsrs	r2, r2, #1
 8003774:	3a01      	subs	r2, #1
 8003776:	0652      	lsls	r2, r2, #25
 8003778:	4311      	orrs	r1, r2
 800377a:	687a      	ldr	r2, [r7, #4]
 800377c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800377e:	06d2      	lsls	r2, r2, #27
 8003780:	430a      	orrs	r2, r1
 8003782:	4943      	ldr	r1, [pc, #268]	@ (8003890 <HAL_RCC_OscConfig+0x618>)
 8003784:	4313      	orrs	r3, r2
 8003786:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003788:	4b41      	ldr	r3, [pc, #260]	@ (8003890 <HAL_RCC_OscConfig+0x618>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a40      	ldr	r2, [pc, #256]	@ (8003890 <HAL_RCC_OscConfig+0x618>)
 800378e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003792:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003794:	4b3e      	ldr	r3, [pc, #248]	@ (8003890 <HAL_RCC_OscConfig+0x618>)
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	4a3d      	ldr	r2, [pc, #244]	@ (8003890 <HAL_RCC_OscConfig+0x618>)
 800379a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800379e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037a0:	f7fe fbca 	bl	8001f38 <HAL_GetTick>
 80037a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037a6:	e008      	b.n	80037ba <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037a8:	f7fe fbc6 	bl	8001f38 <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d901      	bls.n	80037ba <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e066      	b.n	8003888 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037ba:	4b35      	ldr	r3, [pc, #212]	@ (8003890 <HAL_RCC_OscConfig+0x618>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d0f0      	beq.n	80037a8 <HAL_RCC_OscConfig+0x530>
 80037c6:	e05e      	b.n	8003886 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037c8:	4b31      	ldr	r3, [pc, #196]	@ (8003890 <HAL_RCC_OscConfig+0x618>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a30      	ldr	r2, [pc, #192]	@ (8003890 <HAL_RCC_OscConfig+0x618>)
 80037ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d4:	f7fe fbb0 	bl	8001f38 <HAL_GetTick>
 80037d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037da:	e008      	b.n	80037ee <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037dc:	f7fe fbac 	bl	8001f38 <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d901      	bls.n	80037ee <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e04c      	b.n	8003888 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037ee:	4b28      	ldr	r3, [pc, #160]	@ (8003890 <HAL_RCC_OscConfig+0x618>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1f0      	bne.n	80037dc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80037fa:	4b25      	ldr	r3, [pc, #148]	@ (8003890 <HAL_RCC_OscConfig+0x618>)
 80037fc:	68da      	ldr	r2, [r3, #12]
 80037fe:	4924      	ldr	r1, [pc, #144]	@ (8003890 <HAL_RCC_OscConfig+0x618>)
 8003800:	4b25      	ldr	r3, [pc, #148]	@ (8003898 <HAL_RCC_OscConfig+0x620>)
 8003802:	4013      	ands	r3, r2
 8003804:	60cb      	str	r3, [r1, #12]
 8003806:	e03e      	b.n	8003886 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	69db      	ldr	r3, [r3, #28]
 800380c:	2b01      	cmp	r3, #1
 800380e:	d101      	bne.n	8003814 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e039      	b.n	8003888 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003814:	4b1e      	ldr	r3, [pc, #120]	@ (8003890 <HAL_RCC_OscConfig+0x618>)
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	f003 0203 	and.w	r2, r3, #3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6a1b      	ldr	r3, [r3, #32]
 8003824:	429a      	cmp	r2, r3
 8003826:	d12c      	bne.n	8003882 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003832:	3b01      	subs	r3, #1
 8003834:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003836:	429a      	cmp	r2, r3
 8003838:	d123      	bne.n	8003882 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003844:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003846:	429a      	cmp	r2, r3
 8003848:	d11b      	bne.n	8003882 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003854:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003856:	429a      	cmp	r2, r3
 8003858:	d113      	bne.n	8003882 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003864:	085b      	lsrs	r3, r3, #1
 8003866:	3b01      	subs	r3, #1
 8003868:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800386a:	429a      	cmp	r2, r3
 800386c:	d109      	bne.n	8003882 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003878:	085b      	lsrs	r3, r3, #1
 800387a:	3b01      	subs	r3, #1
 800387c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800387e:	429a      	cmp	r2, r3
 8003880:	d001      	beq.n	8003886 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e000      	b.n	8003888 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003886:	2300      	movs	r3, #0
}
 8003888:	4618      	mov	r0, r3
 800388a:	3720      	adds	r7, #32
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}
 8003890:	40021000 	.word	0x40021000
 8003894:	019f800c 	.word	0x019f800c
 8003898:	feeefffc 	.word	0xfeeefffc

0800389c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b086      	sub	sp, #24
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80038a6:	2300      	movs	r3, #0
 80038a8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d101      	bne.n	80038b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e11e      	b.n	8003af2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038b4:	4b91      	ldr	r3, [pc, #580]	@ (8003afc <HAL_RCC_ClockConfig+0x260>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 030f 	and.w	r3, r3, #15
 80038bc:	683a      	ldr	r2, [r7, #0]
 80038be:	429a      	cmp	r2, r3
 80038c0:	d910      	bls.n	80038e4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038c2:	4b8e      	ldr	r3, [pc, #568]	@ (8003afc <HAL_RCC_ClockConfig+0x260>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f023 020f 	bic.w	r2, r3, #15
 80038ca:	498c      	ldr	r1, [pc, #560]	@ (8003afc <HAL_RCC_ClockConfig+0x260>)
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038d2:	4b8a      	ldr	r3, [pc, #552]	@ (8003afc <HAL_RCC_ClockConfig+0x260>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 030f 	and.w	r3, r3, #15
 80038da:	683a      	ldr	r2, [r7, #0]
 80038dc:	429a      	cmp	r2, r3
 80038de:	d001      	beq.n	80038e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e106      	b.n	8003af2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0301 	and.w	r3, r3, #1
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d073      	beq.n	80039d8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	2b03      	cmp	r3, #3
 80038f6:	d129      	bne.n	800394c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038f8:	4b81      	ldr	r3, [pc, #516]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d101      	bne.n	8003908 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e0f4      	b.n	8003af2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003908:	f000 f99e 	bl	8003c48 <RCC_GetSysClockFreqFromPLLSource>
 800390c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	4a7c      	ldr	r2, [pc, #496]	@ (8003b04 <HAL_RCC_ClockConfig+0x268>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d93f      	bls.n	8003996 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003916:	4b7a      	ldr	r3, [pc, #488]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d009      	beq.n	8003936 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800392a:	2b00      	cmp	r3, #0
 800392c:	d033      	beq.n	8003996 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003932:	2b00      	cmp	r3, #0
 8003934:	d12f      	bne.n	8003996 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003936:	4b72      	ldr	r3, [pc, #456]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800393e:	4a70      	ldr	r2, [pc, #448]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 8003940:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003944:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003946:	2380      	movs	r3, #128	@ 0x80
 8003948:	617b      	str	r3, [r7, #20]
 800394a:	e024      	b.n	8003996 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	2b02      	cmp	r3, #2
 8003952:	d107      	bne.n	8003964 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003954:	4b6a      	ldr	r3, [pc, #424]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d109      	bne.n	8003974 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e0c6      	b.n	8003af2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003964:	4b66      	ldr	r3, [pc, #408]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800396c:	2b00      	cmp	r3, #0
 800396e:	d101      	bne.n	8003974 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e0be      	b.n	8003af2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003974:	f000 f8ce 	bl	8003b14 <HAL_RCC_GetSysClockFreq>
 8003978:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	4a61      	ldr	r2, [pc, #388]	@ (8003b04 <HAL_RCC_ClockConfig+0x268>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d909      	bls.n	8003996 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003982:	4b5f      	ldr	r3, [pc, #380]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800398a:	4a5d      	ldr	r2, [pc, #372]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 800398c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003990:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003992:	2380      	movs	r3, #128	@ 0x80
 8003994:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003996:	4b5a      	ldr	r3, [pc, #360]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f023 0203 	bic.w	r2, r3, #3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	4957      	ldr	r1, [pc, #348]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039a8:	f7fe fac6 	bl	8001f38 <HAL_GetTick>
 80039ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ae:	e00a      	b.n	80039c6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039b0:	f7fe fac2 	bl	8001f38 <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039be:	4293      	cmp	r3, r2
 80039c0:	d901      	bls.n	80039c6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80039c2:	2303      	movs	r3, #3
 80039c4:	e095      	b.n	8003af2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039c6:	4b4e      	ldr	r3, [pc, #312]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	f003 020c 	and.w	r2, r3, #12
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d1eb      	bne.n	80039b0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0302 	and.w	r3, r3, #2
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d023      	beq.n	8003a2c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0304 	and.w	r3, r3, #4
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d005      	beq.n	80039fc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039f0:	4b43      	ldr	r3, [pc, #268]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	4a42      	ldr	r2, [pc, #264]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 80039f6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80039fa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0308 	and.w	r3, r3, #8
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d007      	beq.n	8003a18 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003a08:	4b3d      	ldr	r3, [pc, #244]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003a10:	4a3b      	ldr	r2, [pc, #236]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 8003a12:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003a16:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a18:	4b39      	ldr	r3, [pc, #228]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	4936      	ldr	r1, [pc, #216]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	608b      	str	r3, [r1, #8]
 8003a2a:	e008      	b.n	8003a3e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	2b80      	cmp	r3, #128	@ 0x80
 8003a30:	d105      	bne.n	8003a3e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003a32:	4b33      	ldr	r3, [pc, #204]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	4a32      	ldr	r2, [pc, #200]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 8003a38:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a3c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a3e:	4b2f      	ldr	r3, [pc, #188]	@ (8003afc <HAL_RCC_ClockConfig+0x260>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 030f 	and.w	r3, r3, #15
 8003a46:	683a      	ldr	r2, [r7, #0]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d21d      	bcs.n	8003a88 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a4c:	4b2b      	ldr	r3, [pc, #172]	@ (8003afc <HAL_RCC_ClockConfig+0x260>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f023 020f 	bic.w	r2, r3, #15
 8003a54:	4929      	ldr	r1, [pc, #164]	@ (8003afc <HAL_RCC_ClockConfig+0x260>)
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003a5c:	f7fe fa6c 	bl	8001f38 <HAL_GetTick>
 8003a60:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a62:	e00a      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a64:	f7fe fa68 	bl	8001f38 <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d901      	bls.n	8003a7a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e03b      	b.n	8003af2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a7a:	4b20      	ldr	r3, [pc, #128]	@ (8003afc <HAL_RCC_ClockConfig+0x260>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 030f 	and.w	r3, r3, #15
 8003a82:	683a      	ldr	r2, [r7, #0]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d1ed      	bne.n	8003a64 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 0304 	and.w	r3, r3, #4
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d008      	beq.n	8003aa6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a94:	4b1a      	ldr	r3, [pc, #104]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	4917      	ldr	r1, [pc, #92]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0308 	and.w	r3, r3, #8
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d009      	beq.n	8003ac6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ab2:	4b13      	ldr	r3, [pc, #76]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	691b      	ldr	r3, [r3, #16]
 8003abe:	00db      	lsls	r3, r3, #3
 8003ac0:	490f      	ldr	r1, [pc, #60]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ac6:	f000 f825 	bl	8003b14 <HAL_RCC_GetSysClockFreq>
 8003aca:	4602      	mov	r2, r0
 8003acc:	4b0c      	ldr	r3, [pc, #48]	@ (8003b00 <HAL_RCC_ClockConfig+0x264>)
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	091b      	lsrs	r3, r3, #4
 8003ad2:	f003 030f 	and.w	r3, r3, #15
 8003ad6:	490c      	ldr	r1, [pc, #48]	@ (8003b08 <HAL_RCC_ClockConfig+0x26c>)
 8003ad8:	5ccb      	ldrb	r3, [r1, r3]
 8003ada:	f003 031f 	and.w	r3, r3, #31
 8003ade:	fa22 f303 	lsr.w	r3, r2, r3
 8003ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8003b0c <HAL_RCC_ClockConfig+0x270>)
 8003ae4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8003b10 <HAL_RCC_ClockConfig+0x274>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4618      	mov	r0, r3
 8003aec:	f7fe f9d8 	bl	8001ea0 <HAL_InitTick>
 8003af0:	4603      	mov	r3, r0
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3718      	adds	r7, #24
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	40022000 	.word	0x40022000
 8003b00:	40021000 	.word	0x40021000
 8003b04:	04c4b400 	.word	0x04c4b400
 8003b08:	08007c80 	.word	0x08007c80
 8003b0c:	20000008 	.word	0x20000008
 8003b10:	2000000c 	.word	0x2000000c

08003b14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b087      	sub	sp, #28
 8003b18:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003b1a:	4b2c      	ldr	r3, [pc, #176]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f003 030c 	and.w	r3, r3, #12
 8003b22:	2b04      	cmp	r3, #4
 8003b24:	d102      	bne.n	8003b2c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b26:	4b2a      	ldr	r3, [pc, #168]	@ (8003bd0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b28:	613b      	str	r3, [r7, #16]
 8003b2a:	e047      	b.n	8003bbc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003b2c:	4b27      	ldr	r3, [pc, #156]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	f003 030c 	and.w	r3, r3, #12
 8003b34:	2b08      	cmp	r3, #8
 8003b36:	d102      	bne.n	8003b3e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b38:	4b26      	ldr	r3, [pc, #152]	@ (8003bd4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b3a:	613b      	str	r3, [r7, #16]
 8003b3c:	e03e      	b.n	8003bbc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003b3e:	4b23      	ldr	r3, [pc, #140]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	f003 030c 	and.w	r3, r3, #12
 8003b46:	2b0c      	cmp	r3, #12
 8003b48:	d136      	bne.n	8003bb8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b4a:	4b20      	ldr	r3, [pc, #128]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	f003 0303 	and.w	r3, r3, #3
 8003b52:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b54:	4b1d      	ldr	r3, [pc, #116]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	091b      	lsrs	r3, r3, #4
 8003b5a:	f003 030f 	and.w	r3, r3, #15
 8003b5e:	3301      	adds	r3, #1
 8003b60:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2b03      	cmp	r3, #3
 8003b66:	d10c      	bne.n	8003b82 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b68:	4a1a      	ldr	r2, [pc, #104]	@ (8003bd4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b70:	4a16      	ldr	r2, [pc, #88]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b72:	68d2      	ldr	r2, [r2, #12]
 8003b74:	0a12      	lsrs	r2, r2, #8
 8003b76:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b7a:	fb02 f303 	mul.w	r3, r2, r3
 8003b7e:	617b      	str	r3, [r7, #20]
      break;
 8003b80:	e00c      	b.n	8003b9c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b82:	4a13      	ldr	r2, [pc, #76]	@ (8003bd0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b8a:	4a10      	ldr	r2, [pc, #64]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b8c:	68d2      	ldr	r2, [r2, #12]
 8003b8e:	0a12      	lsrs	r2, r2, #8
 8003b90:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b94:	fb02 f303 	mul.w	r3, r2, r3
 8003b98:	617b      	str	r3, [r7, #20]
      break;
 8003b9a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	0e5b      	lsrs	r3, r3, #25
 8003ba2:	f003 0303 	and.w	r3, r3, #3
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	005b      	lsls	r3, r3, #1
 8003baa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003bac:	697a      	ldr	r2, [r7, #20]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb4:	613b      	str	r3, [r7, #16]
 8003bb6:	e001      	b.n	8003bbc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003bbc:	693b      	ldr	r3, [r7, #16]
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	371c      	adds	r7, #28
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	40021000 	.word	0x40021000
 8003bd0:	00f42400 	.word	0x00f42400
 8003bd4:	007a1200 	.word	0x007a1200

08003bd8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bdc:	4b03      	ldr	r3, [pc, #12]	@ (8003bec <HAL_RCC_GetHCLKFreq+0x14>)
 8003bde:	681b      	ldr	r3, [r3, #0]
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop
 8003bec:	20000008 	.word	0x20000008

08003bf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003bf4:	f7ff fff0 	bl	8003bd8 <HAL_RCC_GetHCLKFreq>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	4b06      	ldr	r3, [pc, #24]	@ (8003c14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	0a1b      	lsrs	r3, r3, #8
 8003c00:	f003 0307 	and.w	r3, r3, #7
 8003c04:	4904      	ldr	r1, [pc, #16]	@ (8003c18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c06:	5ccb      	ldrb	r3, [r1, r3]
 8003c08:	f003 031f 	and.w	r3, r3, #31
 8003c0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	40021000 	.word	0x40021000
 8003c18:	08007c90 	.word	0x08007c90

08003c1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003c20:	f7ff ffda 	bl	8003bd8 <HAL_RCC_GetHCLKFreq>
 8003c24:	4602      	mov	r2, r0
 8003c26:	4b06      	ldr	r3, [pc, #24]	@ (8003c40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	0adb      	lsrs	r3, r3, #11
 8003c2c:	f003 0307 	and.w	r3, r3, #7
 8003c30:	4904      	ldr	r1, [pc, #16]	@ (8003c44 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c32:	5ccb      	ldrb	r3, [r1, r3]
 8003c34:	f003 031f 	and.w	r3, r3, #31
 8003c38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	40021000 	.word	0x40021000
 8003c44:	08007c90 	.word	0x08007c90

08003c48 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b087      	sub	sp, #28
 8003c4c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c4e:	4b1e      	ldr	r3, [pc, #120]	@ (8003cc8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	f003 0303 	and.w	r3, r3, #3
 8003c56:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c58:	4b1b      	ldr	r3, [pc, #108]	@ (8003cc8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	091b      	lsrs	r3, r3, #4
 8003c5e:	f003 030f 	and.w	r3, r3, #15
 8003c62:	3301      	adds	r3, #1
 8003c64:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	2b03      	cmp	r3, #3
 8003c6a:	d10c      	bne.n	8003c86 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c6c:	4a17      	ldr	r2, [pc, #92]	@ (8003ccc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c74:	4a14      	ldr	r2, [pc, #80]	@ (8003cc8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c76:	68d2      	ldr	r2, [r2, #12]
 8003c78:	0a12      	lsrs	r2, r2, #8
 8003c7a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003c7e:	fb02 f303 	mul.w	r3, r2, r3
 8003c82:	617b      	str	r3, [r7, #20]
    break;
 8003c84:	e00c      	b.n	8003ca0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c86:	4a12      	ldr	r2, [pc, #72]	@ (8003cd0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c8e:	4a0e      	ldr	r2, [pc, #56]	@ (8003cc8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c90:	68d2      	ldr	r2, [r2, #12]
 8003c92:	0a12      	lsrs	r2, r2, #8
 8003c94:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003c98:	fb02 f303 	mul.w	r3, r2, r3
 8003c9c:	617b      	str	r3, [r7, #20]
    break;
 8003c9e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ca0:	4b09      	ldr	r3, [pc, #36]	@ (8003cc8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	0e5b      	lsrs	r3, r3, #25
 8003ca6:	f003 0303 	and.w	r3, r3, #3
 8003caa:	3301      	adds	r3, #1
 8003cac:	005b      	lsls	r3, r3, #1
 8003cae:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003cb0:	697a      	ldr	r2, [r7, #20]
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cb8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003cba:	687b      	ldr	r3, [r7, #4]
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	371c      	adds	r7, #28
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr
 8003cc8:	40021000 	.word	0x40021000
 8003ccc:	007a1200 	.word	0x007a1200
 8003cd0:	00f42400 	.word	0x00f42400

08003cd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b086      	sub	sp, #24
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003cdc:	2300      	movs	r3, #0
 8003cde:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	f000 8098 	beq.w	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cf6:	4b43      	ldr	r3, [pc, #268]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d10d      	bne.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d02:	4b40      	ldr	r3, [pc, #256]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d06:	4a3f      	ldr	r2, [pc, #252]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d0e:	4b3d      	ldr	r3, [pc, #244]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d16:	60bb      	str	r3, [r7, #8]
 8003d18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d1e:	4b3a      	ldr	r3, [pc, #232]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a39      	ldr	r2, [pc, #228]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003d24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d28:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d2a:	f7fe f905 	bl	8001f38 <HAL_GetTick>
 8003d2e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d30:	e009      	b.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d32:	f7fe f901 	bl	8001f38 <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d902      	bls.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003d40:	2303      	movs	r3, #3
 8003d42:	74fb      	strb	r3, [r7, #19]
        break;
 8003d44:	e005      	b.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d46:	4b30      	ldr	r3, [pc, #192]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d0ef      	beq.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003d52:	7cfb      	ldrb	r3, [r7, #19]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d159      	bne.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003d58:	4b2a      	ldr	r3, [pc, #168]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d62:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d01e      	beq.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6e:	697a      	ldr	r2, [r7, #20]
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d019      	beq.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003d74:	4b23      	ldr	r3, [pc, #140]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d7e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d80:	4b20      	ldr	r3, [pc, #128]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d86:	4a1f      	ldr	r2, [pc, #124]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d90:	4b1c      	ldr	r3, [pc, #112]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d96:	4a1b      	ldr	r2, [pc, #108]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003da0:	4a18      	ldr	r2, [pc, #96]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d016      	beq.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003db2:	f7fe f8c1 	bl	8001f38 <HAL_GetTick>
 8003db6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003db8:	e00b      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dba:	f7fe f8bd 	bl	8001f38 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d902      	bls.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003dcc:	2303      	movs	r3, #3
 8003dce:	74fb      	strb	r3, [r7, #19]
            break;
 8003dd0:	e006      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dd8:	f003 0302 	and.w	r3, r3, #2
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d0ec      	beq.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003de0:	7cfb      	ldrb	r3, [r7, #19]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d10b      	bne.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003de6:	4b07      	ldr	r3, [pc, #28]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003de8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df4:	4903      	ldr	r1, [pc, #12]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003df6:	4313      	orrs	r3, r2
 8003df8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003dfc:	e008      	b.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003dfe:	7cfb      	ldrb	r3, [r7, #19]
 8003e00:	74bb      	strb	r3, [r7, #18]
 8003e02:	e005      	b.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003e04:	40021000 	.word	0x40021000
 8003e08:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e0c:	7cfb      	ldrb	r3, [r7, #19]
 8003e0e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e10:	7c7b      	ldrb	r3, [r7, #17]
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d105      	bne.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e16:	4ba6      	ldr	r3, [pc, #664]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e1a:	4aa5      	ldr	r2, [pc, #660]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e20:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0301 	and.w	r3, r3, #1
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d00a      	beq.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e2e:	4ba0      	ldr	r3, [pc, #640]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e34:	f023 0203 	bic.w	r2, r3, #3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	499c      	ldr	r1, [pc, #624]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 0302 	and.w	r3, r3, #2
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d00a      	beq.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003e50:	4b97      	ldr	r3, [pc, #604]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e56:	f023 020c 	bic.w	r2, r3, #12
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	4994      	ldr	r1, [pc, #592]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e60:	4313      	orrs	r3, r2
 8003e62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0304 	and.w	r3, r3, #4
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d00a      	beq.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003e72:	4b8f      	ldr	r3, [pc, #572]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e78:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	498b      	ldr	r1, [pc, #556]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e82:	4313      	orrs	r3, r2
 8003e84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0308 	and.w	r3, r3, #8
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d00a      	beq.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003e94:	4b86      	ldr	r3, [pc, #536]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e9a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	691b      	ldr	r3, [r3, #16]
 8003ea2:	4983      	ldr	r1, [pc, #524]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0320 	and.w	r3, r3, #32
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d00a      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003eb6:	4b7e      	ldr	r3, [pc, #504]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ebc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	695b      	ldr	r3, [r3, #20]
 8003ec4:	497a      	ldr	r1, [pc, #488]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d00a      	beq.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ed8:	4b75      	ldr	r3, [pc, #468]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ede:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	699b      	ldr	r3, [r3, #24]
 8003ee6:	4972      	ldr	r1, [pc, #456]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d00a      	beq.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003efa:	4b6d      	ldr	r3, [pc, #436]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f00:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	69db      	ldr	r3, [r3, #28]
 8003f08:	4969      	ldr	r1, [pc, #420]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d00a      	beq.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003f1c:	4b64      	ldr	r3, [pc, #400]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f22:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6a1b      	ldr	r3, [r3, #32]
 8003f2a:	4961      	ldr	r1, [pc, #388]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d00a      	beq.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f3e:	4b5c      	ldr	r3, [pc, #368]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f44:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f4c:	4958      	ldr	r1, [pc, #352]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d015      	beq.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f60:	4b53      	ldr	r3, [pc, #332]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f66:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f6e:	4950      	ldr	r1, [pc, #320]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f70:	4313      	orrs	r3, r2
 8003f72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f7e:	d105      	bne.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f80:	4b4b      	ldr	r3, [pc, #300]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	4a4a      	ldr	r2, [pc, #296]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f8a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d015      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003f98:	4b45      	ldr	r3, [pc, #276]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f9e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fa6:	4942      	ldr	r1, [pc, #264]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fb6:	d105      	bne.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fb8:	4b3d      	ldr	r3, [pc, #244]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	4a3c      	ldr	r2, [pc, #240]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fc2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d015      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003fd0:	4b37      	ldr	r3, [pc, #220]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fd6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fde:	4934      	ldr	r1, [pc, #208]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fee:	d105      	bne.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ff0:	4b2f      	ldr	r3, [pc, #188]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	4a2e      	ldr	r2, [pc, #184]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ff6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ffa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004004:	2b00      	cmp	r3, #0
 8004006:	d015      	beq.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004008:	4b29      	ldr	r3, [pc, #164]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800400a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800400e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004016:	4926      	ldr	r1, [pc, #152]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004018:	4313      	orrs	r3, r2
 800401a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004022:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004026:	d105      	bne.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004028:	4b21      	ldr	r3, [pc, #132]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	4a20      	ldr	r2, [pc, #128]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800402e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004032:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d015      	beq.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004040:	4b1b      	ldr	r3, [pc, #108]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004042:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004046:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800404e:	4918      	ldr	r1, [pc, #96]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004050:	4313      	orrs	r3, r2
 8004052:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800405a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800405e:	d105      	bne.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004060:	4b13      	ldr	r3, [pc, #76]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	4a12      	ldr	r2, [pc, #72]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004066:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800406a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d015      	beq.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004078:	4b0d      	ldr	r3, [pc, #52]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800407a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800407e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004086:	490a      	ldr	r1, [pc, #40]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004088:	4313      	orrs	r3, r2
 800408a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004092:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004096:	d105      	bne.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004098:	4b05      	ldr	r3, [pc, #20]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	4a04      	ldr	r2, [pc, #16]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800409e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040a2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80040a4:	7cbb      	ldrb	r3, [r7, #18]
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3718      	adds	r7, #24
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	40021000 	.word	0x40021000

080040b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d101      	bne.n	80040c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e042      	b.n	800414c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d106      	bne.n	80040de <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f7fd fe47 	bl	8001d6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2224      	movs	r2, #36	@ 0x24
 80040e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f022 0201 	bic.w	r2, r2, #1
 80040f4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d002      	beq.n	8004104 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f000 fb82 	bl	8004808 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f000 f8b3 	bl	8004270 <UART_SetConfig>
 800410a:	4603      	mov	r3, r0
 800410c:	2b01      	cmp	r3, #1
 800410e:	d101      	bne.n	8004114 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	e01b      	b.n	800414c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	685a      	ldr	r2, [r3, #4]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004122:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	689a      	ldr	r2, [r3, #8]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004132:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f042 0201 	orr.w	r2, r2, #1
 8004142:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004144:	6878      	ldr	r0, [r7, #4]
 8004146:	f000 fc01 	bl	800494c <UART_CheckIdleState>
 800414a:	4603      	mov	r3, r0
}
 800414c:	4618      	mov	r0, r3
 800414e:	3708      	adds	r7, #8
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}

08004154 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b08a      	sub	sp, #40	@ 0x28
 8004158:	af02      	add	r7, sp, #8
 800415a:	60f8      	str	r0, [r7, #12]
 800415c:	60b9      	str	r1, [r7, #8]
 800415e:	603b      	str	r3, [r7, #0]
 8004160:	4613      	mov	r3, r2
 8004162:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800416a:	2b20      	cmp	r3, #32
 800416c:	d17b      	bne.n	8004266 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d002      	beq.n	800417a <HAL_UART_Transmit+0x26>
 8004174:	88fb      	ldrh	r3, [r7, #6]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d101      	bne.n	800417e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e074      	b.n	8004268 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2200      	movs	r2, #0
 8004182:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2221      	movs	r2, #33	@ 0x21
 800418a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800418e:	f7fd fed3 	bl	8001f38 <HAL_GetTick>
 8004192:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	88fa      	ldrh	r2, [r7, #6]
 8004198:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	88fa      	ldrh	r2, [r7, #6]
 80041a0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041ac:	d108      	bne.n	80041c0 <HAL_UART_Transmit+0x6c>
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	691b      	ldr	r3, [r3, #16]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d104      	bne.n	80041c0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80041b6:	2300      	movs	r3, #0
 80041b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	61bb      	str	r3, [r7, #24]
 80041be:	e003      	b.n	80041c8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041c4:	2300      	movs	r3, #0
 80041c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80041c8:	e030      	b.n	800422c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	9300      	str	r3, [sp, #0]
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	2200      	movs	r2, #0
 80041d2:	2180      	movs	r1, #128	@ 0x80
 80041d4:	68f8      	ldr	r0, [r7, #12]
 80041d6:	f000 fc63 	bl	8004aa0 <UART_WaitOnFlagUntilTimeout>
 80041da:	4603      	mov	r3, r0
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d005      	beq.n	80041ec <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2220      	movs	r2, #32
 80041e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80041e8:	2303      	movs	r3, #3
 80041ea:	e03d      	b.n	8004268 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d10b      	bne.n	800420a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	881b      	ldrh	r3, [r3, #0]
 80041f6:	461a      	mov	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004200:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004202:	69bb      	ldr	r3, [r7, #24]
 8004204:	3302      	adds	r3, #2
 8004206:	61bb      	str	r3, [r7, #24]
 8004208:	e007      	b.n	800421a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	781a      	ldrb	r2, [r3, #0]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004214:	69fb      	ldr	r3, [r7, #28]
 8004216:	3301      	adds	r3, #1
 8004218:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004220:	b29b      	uxth	r3, r3
 8004222:	3b01      	subs	r3, #1
 8004224:	b29a      	uxth	r2, r3
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004232:	b29b      	uxth	r3, r3
 8004234:	2b00      	cmp	r3, #0
 8004236:	d1c8      	bne.n	80041ca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	9300      	str	r3, [sp, #0]
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	2200      	movs	r2, #0
 8004240:	2140      	movs	r1, #64	@ 0x40
 8004242:	68f8      	ldr	r0, [r7, #12]
 8004244:	f000 fc2c 	bl	8004aa0 <UART_WaitOnFlagUntilTimeout>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d005      	beq.n	800425a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2220      	movs	r2, #32
 8004252:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004256:	2303      	movs	r3, #3
 8004258:	e006      	b.n	8004268 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2220      	movs	r2, #32
 800425e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004262:	2300      	movs	r3, #0
 8004264:	e000      	b.n	8004268 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004266:	2302      	movs	r3, #2
  }
}
 8004268:	4618      	mov	r0, r3
 800426a:	3720      	adds	r7, #32
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}

08004270 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004270:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004274:	b08c      	sub	sp, #48	@ 0x30
 8004276:	af00      	add	r7, sp, #0
 8004278:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800427a:	2300      	movs	r3, #0
 800427c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	689a      	ldr	r2, [r3, #8]
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	431a      	orrs	r2, r3
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	695b      	ldr	r3, [r3, #20]
 800428e:	431a      	orrs	r2, r3
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	69db      	ldr	r3, [r3, #28]
 8004294:	4313      	orrs	r3, r2
 8004296:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	4bab      	ldr	r3, [pc, #684]	@ (800454c <UART_SetConfig+0x2dc>)
 80042a0:	4013      	ands	r3, r2
 80042a2:	697a      	ldr	r2, [r7, #20]
 80042a4:	6812      	ldr	r2, [r2, #0]
 80042a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80042a8:	430b      	orrs	r3, r1
 80042aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	68da      	ldr	r2, [r3, #12]
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	430a      	orrs	r2, r1
 80042c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4aa0      	ldr	r2, [pc, #640]	@ (8004550 <UART_SetConfig+0x2e0>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d004      	beq.n	80042dc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	6a1b      	ldr	r3, [r3, #32]
 80042d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042d8:	4313      	orrs	r3, r2
 80042da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80042e6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80042ea:	697a      	ldr	r2, [r7, #20]
 80042ec:	6812      	ldr	r2, [r2, #0]
 80042ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80042f0:	430b      	orrs	r3, r1
 80042f2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042fa:	f023 010f 	bic.w	r1, r3, #15
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	430a      	orrs	r2, r1
 8004308:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a91      	ldr	r2, [pc, #580]	@ (8004554 <UART_SetConfig+0x2e4>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d125      	bne.n	8004360 <UART_SetConfig+0xf0>
 8004314:	4b90      	ldr	r3, [pc, #576]	@ (8004558 <UART_SetConfig+0x2e8>)
 8004316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800431a:	f003 0303 	and.w	r3, r3, #3
 800431e:	2b03      	cmp	r3, #3
 8004320:	d81a      	bhi.n	8004358 <UART_SetConfig+0xe8>
 8004322:	a201      	add	r2, pc, #4	@ (adr r2, 8004328 <UART_SetConfig+0xb8>)
 8004324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004328:	08004339 	.word	0x08004339
 800432c:	08004349 	.word	0x08004349
 8004330:	08004341 	.word	0x08004341
 8004334:	08004351 	.word	0x08004351
 8004338:	2301      	movs	r3, #1
 800433a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800433e:	e0d6      	b.n	80044ee <UART_SetConfig+0x27e>
 8004340:	2302      	movs	r3, #2
 8004342:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004346:	e0d2      	b.n	80044ee <UART_SetConfig+0x27e>
 8004348:	2304      	movs	r3, #4
 800434a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800434e:	e0ce      	b.n	80044ee <UART_SetConfig+0x27e>
 8004350:	2308      	movs	r3, #8
 8004352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004356:	e0ca      	b.n	80044ee <UART_SetConfig+0x27e>
 8004358:	2310      	movs	r3, #16
 800435a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800435e:	e0c6      	b.n	80044ee <UART_SetConfig+0x27e>
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a7d      	ldr	r2, [pc, #500]	@ (800455c <UART_SetConfig+0x2ec>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d138      	bne.n	80043dc <UART_SetConfig+0x16c>
 800436a:	4b7b      	ldr	r3, [pc, #492]	@ (8004558 <UART_SetConfig+0x2e8>)
 800436c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004370:	f003 030c 	and.w	r3, r3, #12
 8004374:	2b0c      	cmp	r3, #12
 8004376:	d82d      	bhi.n	80043d4 <UART_SetConfig+0x164>
 8004378:	a201      	add	r2, pc, #4	@ (adr r2, 8004380 <UART_SetConfig+0x110>)
 800437a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800437e:	bf00      	nop
 8004380:	080043b5 	.word	0x080043b5
 8004384:	080043d5 	.word	0x080043d5
 8004388:	080043d5 	.word	0x080043d5
 800438c:	080043d5 	.word	0x080043d5
 8004390:	080043c5 	.word	0x080043c5
 8004394:	080043d5 	.word	0x080043d5
 8004398:	080043d5 	.word	0x080043d5
 800439c:	080043d5 	.word	0x080043d5
 80043a0:	080043bd 	.word	0x080043bd
 80043a4:	080043d5 	.word	0x080043d5
 80043a8:	080043d5 	.word	0x080043d5
 80043ac:	080043d5 	.word	0x080043d5
 80043b0:	080043cd 	.word	0x080043cd
 80043b4:	2300      	movs	r3, #0
 80043b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043ba:	e098      	b.n	80044ee <UART_SetConfig+0x27e>
 80043bc:	2302      	movs	r3, #2
 80043be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043c2:	e094      	b.n	80044ee <UART_SetConfig+0x27e>
 80043c4:	2304      	movs	r3, #4
 80043c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043ca:	e090      	b.n	80044ee <UART_SetConfig+0x27e>
 80043cc:	2308      	movs	r3, #8
 80043ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043d2:	e08c      	b.n	80044ee <UART_SetConfig+0x27e>
 80043d4:	2310      	movs	r3, #16
 80043d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043da:	e088      	b.n	80044ee <UART_SetConfig+0x27e>
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a5f      	ldr	r2, [pc, #380]	@ (8004560 <UART_SetConfig+0x2f0>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d125      	bne.n	8004432 <UART_SetConfig+0x1c2>
 80043e6:	4b5c      	ldr	r3, [pc, #368]	@ (8004558 <UART_SetConfig+0x2e8>)
 80043e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ec:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80043f0:	2b30      	cmp	r3, #48	@ 0x30
 80043f2:	d016      	beq.n	8004422 <UART_SetConfig+0x1b2>
 80043f4:	2b30      	cmp	r3, #48	@ 0x30
 80043f6:	d818      	bhi.n	800442a <UART_SetConfig+0x1ba>
 80043f8:	2b20      	cmp	r3, #32
 80043fa:	d00a      	beq.n	8004412 <UART_SetConfig+0x1a2>
 80043fc:	2b20      	cmp	r3, #32
 80043fe:	d814      	bhi.n	800442a <UART_SetConfig+0x1ba>
 8004400:	2b00      	cmp	r3, #0
 8004402:	d002      	beq.n	800440a <UART_SetConfig+0x19a>
 8004404:	2b10      	cmp	r3, #16
 8004406:	d008      	beq.n	800441a <UART_SetConfig+0x1aa>
 8004408:	e00f      	b.n	800442a <UART_SetConfig+0x1ba>
 800440a:	2300      	movs	r3, #0
 800440c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004410:	e06d      	b.n	80044ee <UART_SetConfig+0x27e>
 8004412:	2302      	movs	r3, #2
 8004414:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004418:	e069      	b.n	80044ee <UART_SetConfig+0x27e>
 800441a:	2304      	movs	r3, #4
 800441c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004420:	e065      	b.n	80044ee <UART_SetConfig+0x27e>
 8004422:	2308      	movs	r3, #8
 8004424:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004428:	e061      	b.n	80044ee <UART_SetConfig+0x27e>
 800442a:	2310      	movs	r3, #16
 800442c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004430:	e05d      	b.n	80044ee <UART_SetConfig+0x27e>
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a4b      	ldr	r2, [pc, #300]	@ (8004564 <UART_SetConfig+0x2f4>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d125      	bne.n	8004488 <UART_SetConfig+0x218>
 800443c:	4b46      	ldr	r3, [pc, #280]	@ (8004558 <UART_SetConfig+0x2e8>)
 800443e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004442:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004446:	2bc0      	cmp	r3, #192	@ 0xc0
 8004448:	d016      	beq.n	8004478 <UART_SetConfig+0x208>
 800444a:	2bc0      	cmp	r3, #192	@ 0xc0
 800444c:	d818      	bhi.n	8004480 <UART_SetConfig+0x210>
 800444e:	2b80      	cmp	r3, #128	@ 0x80
 8004450:	d00a      	beq.n	8004468 <UART_SetConfig+0x1f8>
 8004452:	2b80      	cmp	r3, #128	@ 0x80
 8004454:	d814      	bhi.n	8004480 <UART_SetConfig+0x210>
 8004456:	2b00      	cmp	r3, #0
 8004458:	d002      	beq.n	8004460 <UART_SetConfig+0x1f0>
 800445a:	2b40      	cmp	r3, #64	@ 0x40
 800445c:	d008      	beq.n	8004470 <UART_SetConfig+0x200>
 800445e:	e00f      	b.n	8004480 <UART_SetConfig+0x210>
 8004460:	2300      	movs	r3, #0
 8004462:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004466:	e042      	b.n	80044ee <UART_SetConfig+0x27e>
 8004468:	2302      	movs	r3, #2
 800446a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800446e:	e03e      	b.n	80044ee <UART_SetConfig+0x27e>
 8004470:	2304      	movs	r3, #4
 8004472:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004476:	e03a      	b.n	80044ee <UART_SetConfig+0x27e>
 8004478:	2308      	movs	r3, #8
 800447a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800447e:	e036      	b.n	80044ee <UART_SetConfig+0x27e>
 8004480:	2310      	movs	r3, #16
 8004482:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004486:	e032      	b.n	80044ee <UART_SetConfig+0x27e>
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a30      	ldr	r2, [pc, #192]	@ (8004550 <UART_SetConfig+0x2e0>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d12a      	bne.n	80044e8 <UART_SetConfig+0x278>
 8004492:	4b31      	ldr	r3, [pc, #196]	@ (8004558 <UART_SetConfig+0x2e8>)
 8004494:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004498:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800449c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80044a0:	d01a      	beq.n	80044d8 <UART_SetConfig+0x268>
 80044a2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80044a6:	d81b      	bhi.n	80044e0 <UART_SetConfig+0x270>
 80044a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044ac:	d00c      	beq.n	80044c8 <UART_SetConfig+0x258>
 80044ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044b2:	d815      	bhi.n	80044e0 <UART_SetConfig+0x270>
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d003      	beq.n	80044c0 <UART_SetConfig+0x250>
 80044b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044bc:	d008      	beq.n	80044d0 <UART_SetConfig+0x260>
 80044be:	e00f      	b.n	80044e0 <UART_SetConfig+0x270>
 80044c0:	2300      	movs	r3, #0
 80044c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044c6:	e012      	b.n	80044ee <UART_SetConfig+0x27e>
 80044c8:	2302      	movs	r3, #2
 80044ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044ce:	e00e      	b.n	80044ee <UART_SetConfig+0x27e>
 80044d0:	2304      	movs	r3, #4
 80044d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044d6:	e00a      	b.n	80044ee <UART_SetConfig+0x27e>
 80044d8:	2308      	movs	r3, #8
 80044da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044de:	e006      	b.n	80044ee <UART_SetConfig+0x27e>
 80044e0:	2310      	movs	r3, #16
 80044e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044e6:	e002      	b.n	80044ee <UART_SetConfig+0x27e>
 80044e8:	2310      	movs	r3, #16
 80044ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a17      	ldr	r2, [pc, #92]	@ (8004550 <UART_SetConfig+0x2e0>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	f040 80a8 	bne.w	800464a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80044fa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80044fe:	2b08      	cmp	r3, #8
 8004500:	d834      	bhi.n	800456c <UART_SetConfig+0x2fc>
 8004502:	a201      	add	r2, pc, #4	@ (adr r2, 8004508 <UART_SetConfig+0x298>)
 8004504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004508:	0800452d 	.word	0x0800452d
 800450c:	0800456d 	.word	0x0800456d
 8004510:	08004535 	.word	0x08004535
 8004514:	0800456d 	.word	0x0800456d
 8004518:	0800453b 	.word	0x0800453b
 800451c:	0800456d 	.word	0x0800456d
 8004520:	0800456d 	.word	0x0800456d
 8004524:	0800456d 	.word	0x0800456d
 8004528:	08004543 	.word	0x08004543
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800452c:	f7ff fb60 	bl	8003bf0 <HAL_RCC_GetPCLK1Freq>
 8004530:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004532:	e021      	b.n	8004578 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004534:	4b0c      	ldr	r3, [pc, #48]	@ (8004568 <UART_SetConfig+0x2f8>)
 8004536:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004538:	e01e      	b.n	8004578 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800453a:	f7ff faeb 	bl	8003b14 <HAL_RCC_GetSysClockFreq>
 800453e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004540:	e01a      	b.n	8004578 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004542:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004546:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004548:	e016      	b.n	8004578 <UART_SetConfig+0x308>
 800454a:	bf00      	nop
 800454c:	cfff69f3 	.word	0xcfff69f3
 8004550:	40008000 	.word	0x40008000
 8004554:	40013800 	.word	0x40013800
 8004558:	40021000 	.word	0x40021000
 800455c:	40004400 	.word	0x40004400
 8004560:	40004800 	.word	0x40004800
 8004564:	40004c00 	.word	0x40004c00
 8004568:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800456c:	2300      	movs	r3, #0
 800456e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004576:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800457a:	2b00      	cmp	r3, #0
 800457c:	f000 812a 	beq.w	80047d4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004584:	4a9e      	ldr	r2, [pc, #632]	@ (8004800 <UART_SetConfig+0x590>)
 8004586:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800458a:	461a      	mov	r2, r3
 800458c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800458e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004592:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	685a      	ldr	r2, [r3, #4]
 8004598:	4613      	mov	r3, r2
 800459a:	005b      	lsls	r3, r3, #1
 800459c:	4413      	add	r3, r2
 800459e:	69ba      	ldr	r2, [r7, #24]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d305      	bcc.n	80045b0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80045aa:	69ba      	ldr	r2, [r7, #24]
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d903      	bls.n	80045b8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80045b6:	e10d      	b.n	80047d4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80045b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ba:	2200      	movs	r2, #0
 80045bc:	60bb      	str	r3, [r7, #8]
 80045be:	60fa      	str	r2, [r7, #12]
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c4:	4a8e      	ldr	r2, [pc, #568]	@ (8004800 <UART_SetConfig+0x590>)
 80045c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	2200      	movs	r2, #0
 80045ce:	603b      	str	r3, [r7, #0]
 80045d0:	607a      	str	r2, [r7, #4]
 80045d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045d6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80045da:	f7fc fb2d 	bl	8000c38 <__aeabi_uldivmod>
 80045de:	4602      	mov	r2, r0
 80045e0:	460b      	mov	r3, r1
 80045e2:	4610      	mov	r0, r2
 80045e4:	4619      	mov	r1, r3
 80045e6:	f04f 0200 	mov.w	r2, #0
 80045ea:	f04f 0300 	mov.w	r3, #0
 80045ee:	020b      	lsls	r3, r1, #8
 80045f0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80045f4:	0202      	lsls	r2, r0, #8
 80045f6:	6979      	ldr	r1, [r7, #20]
 80045f8:	6849      	ldr	r1, [r1, #4]
 80045fa:	0849      	lsrs	r1, r1, #1
 80045fc:	2000      	movs	r0, #0
 80045fe:	460c      	mov	r4, r1
 8004600:	4605      	mov	r5, r0
 8004602:	eb12 0804 	adds.w	r8, r2, r4
 8004606:	eb43 0905 	adc.w	r9, r3, r5
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	469a      	mov	sl, r3
 8004612:	4693      	mov	fp, r2
 8004614:	4652      	mov	r2, sl
 8004616:	465b      	mov	r3, fp
 8004618:	4640      	mov	r0, r8
 800461a:	4649      	mov	r1, r9
 800461c:	f7fc fb0c 	bl	8000c38 <__aeabi_uldivmod>
 8004620:	4602      	mov	r2, r0
 8004622:	460b      	mov	r3, r1
 8004624:	4613      	mov	r3, r2
 8004626:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004628:	6a3b      	ldr	r3, [r7, #32]
 800462a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800462e:	d308      	bcc.n	8004642 <UART_SetConfig+0x3d2>
 8004630:	6a3b      	ldr	r3, [r7, #32]
 8004632:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004636:	d204      	bcs.n	8004642 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	6a3a      	ldr	r2, [r7, #32]
 800463e:	60da      	str	r2, [r3, #12]
 8004640:	e0c8      	b.n	80047d4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004648:	e0c4      	b.n	80047d4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	69db      	ldr	r3, [r3, #28]
 800464e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004652:	d167      	bne.n	8004724 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8004654:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004658:	2b08      	cmp	r3, #8
 800465a:	d828      	bhi.n	80046ae <UART_SetConfig+0x43e>
 800465c:	a201      	add	r2, pc, #4	@ (adr r2, 8004664 <UART_SetConfig+0x3f4>)
 800465e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004662:	bf00      	nop
 8004664:	08004689 	.word	0x08004689
 8004668:	08004691 	.word	0x08004691
 800466c:	08004699 	.word	0x08004699
 8004670:	080046af 	.word	0x080046af
 8004674:	0800469f 	.word	0x0800469f
 8004678:	080046af 	.word	0x080046af
 800467c:	080046af 	.word	0x080046af
 8004680:	080046af 	.word	0x080046af
 8004684:	080046a7 	.word	0x080046a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004688:	f7ff fab2 	bl	8003bf0 <HAL_RCC_GetPCLK1Freq>
 800468c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800468e:	e014      	b.n	80046ba <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004690:	f7ff fac4 	bl	8003c1c <HAL_RCC_GetPCLK2Freq>
 8004694:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004696:	e010      	b.n	80046ba <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004698:	4b5a      	ldr	r3, [pc, #360]	@ (8004804 <UART_SetConfig+0x594>)
 800469a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800469c:	e00d      	b.n	80046ba <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800469e:	f7ff fa39 	bl	8003b14 <HAL_RCC_GetSysClockFreq>
 80046a2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80046a4:	e009      	b.n	80046ba <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80046ac:	e005      	b.n	80046ba <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80046ae:	2300      	movs	r3, #0
 80046b0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80046b8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80046ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046bc:	2b00      	cmp	r3, #0
 80046be:	f000 8089 	beq.w	80047d4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c6:	4a4e      	ldr	r2, [pc, #312]	@ (8004800 <UART_SetConfig+0x590>)
 80046c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80046cc:	461a      	mov	r2, r3
 80046ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80046d4:	005a      	lsls	r2, r3, #1
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	085b      	lsrs	r3, r3, #1
 80046dc:	441a      	add	r2, r3
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80046e6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046e8:	6a3b      	ldr	r3, [r7, #32]
 80046ea:	2b0f      	cmp	r3, #15
 80046ec:	d916      	bls.n	800471c <UART_SetConfig+0x4ac>
 80046ee:	6a3b      	ldr	r3, [r7, #32]
 80046f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046f4:	d212      	bcs.n	800471c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80046f6:	6a3b      	ldr	r3, [r7, #32]
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	f023 030f 	bic.w	r3, r3, #15
 80046fe:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004700:	6a3b      	ldr	r3, [r7, #32]
 8004702:	085b      	lsrs	r3, r3, #1
 8004704:	b29b      	uxth	r3, r3
 8004706:	f003 0307 	and.w	r3, r3, #7
 800470a:	b29a      	uxth	r2, r3
 800470c:	8bfb      	ldrh	r3, [r7, #30]
 800470e:	4313      	orrs	r3, r2
 8004710:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	8bfa      	ldrh	r2, [r7, #30]
 8004718:	60da      	str	r2, [r3, #12]
 800471a:	e05b      	b.n	80047d4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004722:	e057      	b.n	80047d4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004724:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004728:	2b08      	cmp	r3, #8
 800472a:	d828      	bhi.n	800477e <UART_SetConfig+0x50e>
 800472c:	a201      	add	r2, pc, #4	@ (adr r2, 8004734 <UART_SetConfig+0x4c4>)
 800472e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004732:	bf00      	nop
 8004734:	08004759 	.word	0x08004759
 8004738:	08004761 	.word	0x08004761
 800473c:	08004769 	.word	0x08004769
 8004740:	0800477f 	.word	0x0800477f
 8004744:	0800476f 	.word	0x0800476f
 8004748:	0800477f 	.word	0x0800477f
 800474c:	0800477f 	.word	0x0800477f
 8004750:	0800477f 	.word	0x0800477f
 8004754:	08004777 	.word	0x08004777
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004758:	f7ff fa4a 	bl	8003bf0 <HAL_RCC_GetPCLK1Freq>
 800475c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800475e:	e014      	b.n	800478a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004760:	f7ff fa5c 	bl	8003c1c <HAL_RCC_GetPCLK2Freq>
 8004764:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004766:	e010      	b.n	800478a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004768:	4b26      	ldr	r3, [pc, #152]	@ (8004804 <UART_SetConfig+0x594>)
 800476a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800476c:	e00d      	b.n	800478a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800476e:	f7ff f9d1 	bl	8003b14 <HAL_RCC_GetSysClockFreq>
 8004772:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004774:	e009      	b.n	800478a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004776:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800477a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800477c:	e005      	b.n	800478a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800477e:	2300      	movs	r3, #0
 8004780:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004788:	bf00      	nop
    }

    if (pclk != 0U)
 800478a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800478c:	2b00      	cmp	r3, #0
 800478e:	d021      	beq.n	80047d4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004794:	4a1a      	ldr	r2, [pc, #104]	@ (8004800 <UART_SetConfig+0x590>)
 8004796:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800479a:	461a      	mov	r2, r3
 800479c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800479e:	fbb3 f2f2 	udiv	r2, r3, r2
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	085b      	lsrs	r3, r3, #1
 80047a8:	441a      	add	r2, r3
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80047b2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047b4:	6a3b      	ldr	r3, [r7, #32]
 80047b6:	2b0f      	cmp	r3, #15
 80047b8:	d909      	bls.n	80047ce <UART_SetConfig+0x55e>
 80047ba:	6a3b      	ldr	r3, [r7, #32]
 80047bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047c0:	d205      	bcs.n	80047ce <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80047c2:	6a3b      	ldr	r3, [r7, #32]
 80047c4:	b29a      	uxth	r2, r3
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	60da      	str	r2, [r3, #12]
 80047cc:	e002      	b.n	80047d4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	2201      	movs	r2, #1
 80047e0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	2200      	movs	r2, #0
 80047e8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	2200      	movs	r2, #0
 80047ee:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80047f0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	3730      	adds	r7, #48	@ 0x30
 80047f8:	46bd      	mov	sp, r7
 80047fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047fe:	bf00      	nop
 8004800:	08007ca8 	.word	0x08007ca8
 8004804:	00f42400 	.word	0x00f42400

08004808 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004808:	b480      	push	{r7}
 800480a:	b083      	sub	sp, #12
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004814:	f003 0308 	and.w	r3, r3, #8
 8004818:	2b00      	cmp	r3, #0
 800481a:	d00a      	beq.n	8004832 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	430a      	orrs	r2, r1
 8004830:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	2b00      	cmp	r3, #0
 800483c:	d00a      	beq.n	8004854 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	430a      	orrs	r2, r1
 8004852:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004858:	f003 0302 	and.w	r3, r3, #2
 800485c:	2b00      	cmp	r3, #0
 800485e:	d00a      	beq.n	8004876 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	430a      	orrs	r2, r1
 8004874:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800487a:	f003 0304 	and.w	r3, r3, #4
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00a      	beq.n	8004898 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	430a      	orrs	r2, r1
 8004896:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800489c:	f003 0310 	and.w	r3, r3, #16
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d00a      	beq.n	80048ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	430a      	orrs	r2, r1
 80048b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048be:	f003 0320 	and.w	r3, r3, #32
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00a      	beq.n	80048dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	430a      	orrs	r2, r1
 80048da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d01a      	beq.n	800491e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	430a      	orrs	r2, r1
 80048fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004902:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004906:	d10a      	bne.n	800491e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	430a      	orrs	r2, r1
 800491c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004922:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00a      	beq.n	8004940 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	430a      	orrs	r2, r1
 800493e:	605a      	str	r2, [r3, #4]
  }
}
 8004940:	bf00      	nop
 8004942:	370c      	adds	r7, #12
 8004944:	46bd      	mov	sp, r7
 8004946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494a:	4770      	bx	lr

0800494c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b098      	sub	sp, #96	@ 0x60
 8004950:	af02      	add	r7, sp, #8
 8004952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2200      	movs	r2, #0
 8004958:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800495c:	f7fd faec 	bl	8001f38 <HAL_GetTick>
 8004960:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 0308 	and.w	r3, r3, #8
 800496c:	2b08      	cmp	r3, #8
 800496e:	d12f      	bne.n	80049d0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004970:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004974:	9300      	str	r3, [sp, #0]
 8004976:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004978:	2200      	movs	r2, #0
 800497a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f000 f88e 	bl	8004aa0 <UART_WaitOnFlagUntilTimeout>
 8004984:	4603      	mov	r3, r0
 8004986:	2b00      	cmp	r3, #0
 8004988:	d022      	beq.n	80049d0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004992:	e853 3f00 	ldrex	r3, [r3]
 8004996:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800499a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800499e:	653b      	str	r3, [r7, #80]	@ 0x50
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	461a      	mov	r2, r3
 80049a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80049aa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80049ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80049b0:	e841 2300 	strex	r3, r2, [r1]
 80049b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80049b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d1e6      	bne.n	800498a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2220      	movs	r2, #32
 80049c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049cc:	2303      	movs	r3, #3
 80049ce:	e063      	b.n	8004a98 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 0304 	and.w	r3, r3, #4
 80049da:	2b04      	cmp	r3, #4
 80049dc:	d149      	bne.n	8004a72 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049de:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80049e2:	9300      	str	r3, [sp, #0]
 80049e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049e6:	2200      	movs	r2, #0
 80049e8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 f857 	bl	8004aa0 <UART_WaitOnFlagUntilTimeout>
 80049f2:	4603      	mov	r3, r0
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d03c      	beq.n	8004a72 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a00:	e853 3f00 	ldrex	r3, [r3]
 8004a04:	623b      	str	r3, [r7, #32]
   return(result);
 8004a06:	6a3b      	ldr	r3, [r7, #32]
 8004a08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	461a      	mov	r2, r3
 8004a14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a16:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a18:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a1e:	e841 2300 	strex	r3, r2, [r1]
 8004a22:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d1e6      	bne.n	80049f8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	3308      	adds	r3, #8
 8004a30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	e853 3f00 	ldrex	r3, [r3]
 8004a38:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f023 0301 	bic.w	r3, r3, #1
 8004a40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	3308      	adds	r3, #8
 8004a48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a4a:	61fa      	str	r2, [r7, #28]
 8004a4c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a4e:	69b9      	ldr	r1, [r7, #24]
 8004a50:	69fa      	ldr	r2, [r7, #28]
 8004a52:	e841 2300 	strex	r3, r2, [r1]
 8004a56:	617b      	str	r3, [r7, #20]
   return(result);
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d1e5      	bne.n	8004a2a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2220      	movs	r2, #32
 8004a62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a6e:	2303      	movs	r3, #3
 8004a70:	e012      	b.n	8004a98 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2220      	movs	r2, #32
 8004a76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2220      	movs	r2, #32
 8004a7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004a96:	2300      	movs	r3, #0
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3758      	adds	r7, #88	@ 0x58
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	603b      	str	r3, [r7, #0]
 8004aac:	4613      	mov	r3, r2
 8004aae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ab0:	e04f      	b.n	8004b52 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ab8:	d04b      	beq.n	8004b52 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004aba:	f7fd fa3d 	bl	8001f38 <HAL_GetTick>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	1ad3      	subs	r3, r2, r3
 8004ac4:	69ba      	ldr	r2, [r7, #24]
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d302      	bcc.n	8004ad0 <UART_WaitOnFlagUntilTimeout+0x30>
 8004aca:	69bb      	ldr	r3, [r7, #24]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d101      	bne.n	8004ad4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ad0:	2303      	movs	r3, #3
 8004ad2:	e04e      	b.n	8004b72 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0304 	and.w	r3, r3, #4
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d037      	beq.n	8004b52 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	2b80      	cmp	r3, #128	@ 0x80
 8004ae6:	d034      	beq.n	8004b52 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	2b40      	cmp	r3, #64	@ 0x40
 8004aec:	d031      	beq.n	8004b52 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	69db      	ldr	r3, [r3, #28]
 8004af4:	f003 0308 	and.w	r3, r3, #8
 8004af8:	2b08      	cmp	r3, #8
 8004afa:	d110      	bne.n	8004b1e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	2208      	movs	r2, #8
 8004b02:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b04:	68f8      	ldr	r0, [r7, #12]
 8004b06:	f000 f838 	bl	8004b7a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2208      	movs	r2, #8
 8004b0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e029      	b.n	8004b72 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	69db      	ldr	r3, [r3, #28]
 8004b24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b2c:	d111      	bne.n	8004b52 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004b36:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b38:	68f8      	ldr	r0, [r7, #12]
 8004b3a:	f000 f81e 	bl	8004b7a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2220      	movs	r2, #32
 8004b42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004b4e:	2303      	movs	r3, #3
 8004b50:	e00f      	b.n	8004b72 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	69da      	ldr	r2, [r3, #28]
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	4013      	ands	r3, r2
 8004b5c:	68ba      	ldr	r2, [r7, #8]
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	bf0c      	ite	eq
 8004b62:	2301      	moveq	r3, #1
 8004b64:	2300      	movne	r3, #0
 8004b66:	b2db      	uxtb	r3, r3
 8004b68:	461a      	mov	r2, r3
 8004b6a:	79fb      	ldrb	r3, [r7, #7]
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d0a0      	beq.n	8004ab2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b70:	2300      	movs	r3, #0
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}

08004b7a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b7a:	b480      	push	{r7}
 8004b7c:	b095      	sub	sp, #84	@ 0x54
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b8a:	e853 3f00 	ldrex	r3, [r3]
 8004b8e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b92:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ba0:	643b      	str	r3, [r7, #64]	@ 0x40
 8004ba2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004ba6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ba8:	e841 2300 	strex	r3, r2, [r1]
 8004bac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d1e6      	bne.n	8004b82 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	3308      	adds	r3, #8
 8004bba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bbc:	6a3b      	ldr	r3, [r7, #32]
 8004bbe:	e853 3f00 	ldrex	r3, [r3]
 8004bc2:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bca:	f023 0301 	bic.w	r3, r3, #1
 8004bce:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	3308      	adds	r3, #8
 8004bd6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004bd8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004bda:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bdc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004bde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004be0:	e841 2300 	strex	r3, r2, [r1]
 8004be4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d1e3      	bne.n	8004bb4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d118      	bne.n	8004c26 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	e853 3f00 	ldrex	r3, [r3]
 8004c00:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	f023 0310 	bic.w	r3, r3, #16
 8004c08:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	461a      	mov	r2, r3
 8004c10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c12:	61bb      	str	r3, [r7, #24]
 8004c14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c16:	6979      	ldr	r1, [r7, #20]
 8004c18:	69ba      	ldr	r2, [r7, #24]
 8004c1a:	e841 2300 	strex	r3, r2, [r1]
 8004c1e:	613b      	str	r3, [r7, #16]
   return(result);
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d1e6      	bne.n	8004bf4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2220      	movs	r2, #32
 8004c2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004c3a:	bf00      	nop
 8004c3c:	3754      	adds	r7, #84	@ 0x54
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr

08004c46 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004c46:	b480      	push	{r7}
 8004c48:	b085      	sub	sp, #20
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d101      	bne.n	8004c5c <HAL_UARTEx_DisableFifoMode+0x16>
 8004c58:	2302      	movs	r3, #2
 8004c5a:	e027      	b.n	8004cac <HAL_UARTEx_DisableFifoMode+0x66>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2201      	movs	r2, #1
 8004c60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2224      	movs	r2, #36	@ 0x24
 8004c68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f022 0201 	bic.w	r2, r2, #1
 8004c82:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004c8a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	68fa      	ldr	r2, [r7, #12]
 8004c98:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2220      	movs	r2, #32
 8004c9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004caa:	2300      	movs	r3, #0
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3714      	adds	r7, #20
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr

08004cb8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d101      	bne.n	8004cd0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004ccc:	2302      	movs	r3, #2
 8004cce:	e02d      	b.n	8004d2c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2224      	movs	r2, #36	@ 0x24
 8004cdc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 0201 	bic.w	r2, r2, #1
 8004cf6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	683a      	ldr	r2, [r7, #0]
 8004d08:	430a      	orrs	r2, r1
 8004d0a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004d0c:	6878      	ldr	r0, [r7, #4]
 8004d0e:	f000 f84f 	bl	8004db0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	68fa      	ldr	r2, [r7, #12]
 8004d18:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2220      	movs	r2, #32
 8004d1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2200      	movs	r2, #0
 8004d26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004d2a:	2300      	movs	r3, #0
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3710      	adds	r7, #16
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}

08004d34 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d101      	bne.n	8004d4c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004d48:	2302      	movs	r3, #2
 8004d4a:	e02d      	b.n	8004da8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2224      	movs	r2, #36	@ 0x24
 8004d58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f022 0201 	bic.w	r2, r2, #1
 8004d72:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	683a      	ldr	r2, [r7, #0]
 8004d84:	430a      	orrs	r2, r1
 8004d86:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f000 f811 	bl	8004db0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	68fa      	ldr	r2, [r7, #12]
 8004d94:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2220      	movs	r2, #32
 8004d9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004da6:	2300      	movs	r3, #0
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3710      	adds	r7, #16
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b085      	sub	sp, #20
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d108      	bne.n	8004dd2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004dd0:	e031      	b.n	8004e36 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004dd2:	2308      	movs	r3, #8
 8004dd4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004dd6:	2308      	movs	r3, #8
 8004dd8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	0e5b      	lsrs	r3, r3, #25
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	f003 0307 	and.w	r3, r3, #7
 8004de8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	0f5b      	lsrs	r3, r3, #29
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	f003 0307 	and.w	r3, r3, #7
 8004df8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004dfa:	7bbb      	ldrb	r3, [r7, #14]
 8004dfc:	7b3a      	ldrb	r2, [r7, #12]
 8004dfe:	4911      	ldr	r1, [pc, #68]	@ (8004e44 <UARTEx_SetNbDataToProcess+0x94>)
 8004e00:	5c8a      	ldrb	r2, [r1, r2]
 8004e02:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004e06:	7b3a      	ldrb	r2, [r7, #12]
 8004e08:	490f      	ldr	r1, [pc, #60]	@ (8004e48 <UARTEx_SetNbDataToProcess+0x98>)
 8004e0a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004e0c:	fb93 f3f2 	sdiv	r3, r3, r2
 8004e10:	b29a      	uxth	r2, r3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004e18:	7bfb      	ldrb	r3, [r7, #15]
 8004e1a:	7b7a      	ldrb	r2, [r7, #13]
 8004e1c:	4909      	ldr	r1, [pc, #36]	@ (8004e44 <UARTEx_SetNbDataToProcess+0x94>)
 8004e1e:	5c8a      	ldrb	r2, [r1, r2]
 8004e20:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004e24:	7b7a      	ldrb	r2, [r7, #13]
 8004e26:	4908      	ldr	r1, [pc, #32]	@ (8004e48 <UARTEx_SetNbDataToProcess+0x98>)
 8004e28:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004e2a:	fb93 f3f2 	sdiv	r3, r3, r2
 8004e2e:	b29a      	uxth	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004e36:	bf00      	nop
 8004e38:	3714      	adds	r7, #20
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop
 8004e44:	08007cc0 	.word	0x08007cc0
 8004e48:	08007cc8 	.word	0x08007cc8

08004e4c <__cvt>:
 8004e4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e50:	ec57 6b10 	vmov	r6, r7, d0
 8004e54:	2f00      	cmp	r7, #0
 8004e56:	460c      	mov	r4, r1
 8004e58:	4619      	mov	r1, r3
 8004e5a:	463b      	mov	r3, r7
 8004e5c:	bfbb      	ittet	lt
 8004e5e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004e62:	461f      	movlt	r7, r3
 8004e64:	2300      	movge	r3, #0
 8004e66:	232d      	movlt	r3, #45	@ 0x2d
 8004e68:	700b      	strb	r3, [r1, #0]
 8004e6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004e6c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004e70:	4691      	mov	r9, r2
 8004e72:	f023 0820 	bic.w	r8, r3, #32
 8004e76:	bfbc      	itt	lt
 8004e78:	4632      	movlt	r2, r6
 8004e7a:	4616      	movlt	r6, r2
 8004e7c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004e80:	d005      	beq.n	8004e8e <__cvt+0x42>
 8004e82:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004e86:	d100      	bne.n	8004e8a <__cvt+0x3e>
 8004e88:	3401      	adds	r4, #1
 8004e8a:	2102      	movs	r1, #2
 8004e8c:	e000      	b.n	8004e90 <__cvt+0x44>
 8004e8e:	2103      	movs	r1, #3
 8004e90:	ab03      	add	r3, sp, #12
 8004e92:	9301      	str	r3, [sp, #4]
 8004e94:	ab02      	add	r3, sp, #8
 8004e96:	9300      	str	r3, [sp, #0]
 8004e98:	ec47 6b10 	vmov	d0, r6, r7
 8004e9c:	4653      	mov	r3, sl
 8004e9e:	4622      	mov	r2, r4
 8004ea0:	f000 ff5e 	bl	8005d60 <_dtoa_r>
 8004ea4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004ea8:	4605      	mov	r5, r0
 8004eaa:	d119      	bne.n	8004ee0 <__cvt+0x94>
 8004eac:	f019 0f01 	tst.w	r9, #1
 8004eb0:	d00e      	beq.n	8004ed0 <__cvt+0x84>
 8004eb2:	eb00 0904 	add.w	r9, r0, r4
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	2300      	movs	r3, #0
 8004eba:	4630      	mov	r0, r6
 8004ebc:	4639      	mov	r1, r7
 8004ebe:	f7fb fe2b 	bl	8000b18 <__aeabi_dcmpeq>
 8004ec2:	b108      	cbz	r0, 8004ec8 <__cvt+0x7c>
 8004ec4:	f8cd 900c 	str.w	r9, [sp, #12]
 8004ec8:	2230      	movs	r2, #48	@ 0x30
 8004eca:	9b03      	ldr	r3, [sp, #12]
 8004ecc:	454b      	cmp	r3, r9
 8004ece:	d31e      	bcc.n	8004f0e <__cvt+0xc2>
 8004ed0:	9b03      	ldr	r3, [sp, #12]
 8004ed2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004ed4:	1b5b      	subs	r3, r3, r5
 8004ed6:	4628      	mov	r0, r5
 8004ed8:	6013      	str	r3, [r2, #0]
 8004eda:	b004      	add	sp, #16
 8004edc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ee0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004ee4:	eb00 0904 	add.w	r9, r0, r4
 8004ee8:	d1e5      	bne.n	8004eb6 <__cvt+0x6a>
 8004eea:	7803      	ldrb	r3, [r0, #0]
 8004eec:	2b30      	cmp	r3, #48	@ 0x30
 8004eee:	d10a      	bne.n	8004f06 <__cvt+0xba>
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	4630      	mov	r0, r6
 8004ef6:	4639      	mov	r1, r7
 8004ef8:	f7fb fe0e 	bl	8000b18 <__aeabi_dcmpeq>
 8004efc:	b918      	cbnz	r0, 8004f06 <__cvt+0xba>
 8004efe:	f1c4 0401 	rsb	r4, r4, #1
 8004f02:	f8ca 4000 	str.w	r4, [sl]
 8004f06:	f8da 3000 	ldr.w	r3, [sl]
 8004f0a:	4499      	add	r9, r3
 8004f0c:	e7d3      	b.n	8004eb6 <__cvt+0x6a>
 8004f0e:	1c59      	adds	r1, r3, #1
 8004f10:	9103      	str	r1, [sp, #12]
 8004f12:	701a      	strb	r2, [r3, #0]
 8004f14:	e7d9      	b.n	8004eca <__cvt+0x7e>

08004f16 <__exponent>:
 8004f16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f18:	2900      	cmp	r1, #0
 8004f1a:	bfba      	itte	lt
 8004f1c:	4249      	neglt	r1, r1
 8004f1e:	232d      	movlt	r3, #45	@ 0x2d
 8004f20:	232b      	movge	r3, #43	@ 0x2b
 8004f22:	2909      	cmp	r1, #9
 8004f24:	7002      	strb	r2, [r0, #0]
 8004f26:	7043      	strb	r3, [r0, #1]
 8004f28:	dd29      	ble.n	8004f7e <__exponent+0x68>
 8004f2a:	f10d 0307 	add.w	r3, sp, #7
 8004f2e:	461d      	mov	r5, r3
 8004f30:	270a      	movs	r7, #10
 8004f32:	461a      	mov	r2, r3
 8004f34:	fbb1 f6f7 	udiv	r6, r1, r7
 8004f38:	fb07 1416 	mls	r4, r7, r6, r1
 8004f3c:	3430      	adds	r4, #48	@ 0x30
 8004f3e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004f42:	460c      	mov	r4, r1
 8004f44:	2c63      	cmp	r4, #99	@ 0x63
 8004f46:	f103 33ff 	add.w	r3, r3, #4294967295
 8004f4a:	4631      	mov	r1, r6
 8004f4c:	dcf1      	bgt.n	8004f32 <__exponent+0x1c>
 8004f4e:	3130      	adds	r1, #48	@ 0x30
 8004f50:	1e94      	subs	r4, r2, #2
 8004f52:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004f56:	1c41      	adds	r1, r0, #1
 8004f58:	4623      	mov	r3, r4
 8004f5a:	42ab      	cmp	r3, r5
 8004f5c:	d30a      	bcc.n	8004f74 <__exponent+0x5e>
 8004f5e:	f10d 0309 	add.w	r3, sp, #9
 8004f62:	1a9b      	subs	r3, r3, r2
 8004f64:	42ac      	cmp	r4, r5
 8004f66:	bf88      	it	hi
 8004f68:	2300      	movhi	r3, #0
 8004f6a:	3302      	adds	r3, #2
 8004f6c:	4403      	add	r3, r0
 8004f6e:	1a18      	subs	r0, r3, r0
 8004f70:	b003      	add	sp, #12
 8004f72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f74:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004f78:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004f7c:	e7ed      	b.n	8004f5a <__exponent+0x44>
 8004f7e:	2330      	movs	r3, #48	@ 0x30
 8004f80:	3130      	adds	r1, #48	@ 0x30
 8004f82:	7083      	strb	r3, [r0, #2]
 8004f84:	70c1      	strb	r1, [r0, #3]
 8004f86:	1d03      	adds	r3, r0, #4
 8004f88:	e7f1      	b.n	8004f6e <__exponent+0x58>
	...

08004f8c <_printf_float>:
 8004f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f90:	b08d      	sub	sp, #52	@ 0x34
 8004f92:	460c      	mov	r4, r1
 8004f94:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004f98:	4616      	mov	r6, r2
 8004f9a:	461f      	mov	r7, r3
 8004f9c:	4605      	mov	r5, r0
 8004f9e:	f000 fddf 	bl	8005b60 <_localeconv_r>
 8004fa2:	6803      	ldr	r3, [r0, #0]
 8004fa4:	9304      	str	r3, [sp, #16]
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f7fb f98a 	bl	80002c0 <strlen>
 8004fac:	2300      	movs	r3, #0
 8004fae:	930a      	str	r3, [sp, #40]	@ 0x28
 8004fb0:	f8d8 3000 	ldr.w	r3, [r8]
 8004fb4:	9005      	str	r0, [sp, #20]
 8004fb6:	3307      	adds	r3, #7
 8004fb8:	f023 0307 	bic.w	r3, r3, #7
 8004fbc:	f103 0208 	add.w	r2, r3, #8
 8004fc0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004fc4:	f8d4 b000 	ldr.w	fp, [r4]
 8004fc8:	f8c8 2000 	str.w	r2, [r8]
 8004fcc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004fd0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004fd4:	9307      	str	r3, [sp, #28]
 8004fd6:	f8cd 8018 	str.w	r8, [sp, #24]
 8004fda:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004fde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004fe2:	4b9c      	ldr	r3, [pc, #624]	@ (8005254 <_printf_float+0x2c8>)
 8004fe4:	f04f 32ff 	mov.w	r2, #4294967295
 8004fe8:	f7fb fdc8 	bl	8000b7c <__aeabi_dcmpun>
 8004fec:	bb70      	cbnz	r0, 800504c <_printf_float+0xc0>
 8004fee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ff2:	4b98      	ldr	r3, [pc, #608]	@ (8005254 <_printf_float+0x2c8>)
 8004ff4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ff8:	f7fb fda2 	bl	8000b40 <__aeabi_dcmple>
 8004ffc:	bb30      	cbnz	r0, 800504c <_printf_float+0xc0>
 8004ffe:	2200      	movs	r2, #0
 8005000:	2300      	movs	r3, #0
 8005002:	4640      	mov	r0, r8
 8005004:	4649      	mov	r1, r9
 8005006:	f7fb fd91 	bl	8000b2c <__aeabi_dcmplt>
 800500a:	b110      	cbz	r0, 8005012 <_printf_float+0x86>
 800500c:	232d      	movs	r3, #45	@ 0x2d
 800500e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005012:	4a91      	ldr	r2, [pc, #580]	@ (8005258 <_printf_float+0x2cc>)
 8005014:	4b91      	ldr	r3, [pc, #580]	@ (800525c <_printf_float+0x2d0>)
 8005016:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800501a:	bf94      	ite	ls
 800501c:	4690      	movls	r8, r2
 800501e:	4698      	movhi	r8, r3
 8005020:	2303      	movs	r3, #3
 8005022:	6123      	str	r3, [r4, #16]
 8005024:	f02b 0304 	bic.w	r3, fp, #4
 8005028:	6023      	str	r3, [r4, #0]
 800502a:	f04f 0900 	mov.w	r9, #0
 800502e:	9700      	str	r7, [sp, #0]
 8005030:	4633      	mov	r3, r6
 8005032:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005034:	4621      	mov	r1, r4
 8005036:	4628      	mov	r0, r5
 8005038:	f000 f9d2 	bl	80053e0 <_printf_common>
 800503c:	3001      	adds	r0, #1
 800503e:	f040 808d 	bne.w	800515c <_printf_float+0x1d0>
 8005042:	f04f 30ff 	mov.w	r0, #4294967295
 8005046:	b00d      	add	sp, #52	@ 0x34
 8005048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800504c:	4642      	mov	r2, r8
 800504e:	464b      	mov	r3, r9
 8005050:	4640      	mov	r0, r8
 8005052:	4649      	mov	r1, r9
 8005054:	f7fb fd92 	bl	8000b7c <__aeabi_dcmpun>
 8005058:	b140      	cbz	r0, 800506c <_printf_float+0xe0>
 800505a:	464b      	mov	r3, r9
 800505c:	2b00      	cmp	r3, #0
 800505e:	bfbc      	itt	lt
 8005060:	232d      	movlt	r3, #45	@ 0x2d
 8005062:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005066:	4a7e      	ldr	r2, [pc, #504]	@ (8005260 <_printf_float+0x2d4>)
 8005068:	4b7e      	ldr	r3, [pc, #504]	@ (8005264 <_printf_float+0x2d8>)
 800506a:	e7d4      	b.n	8005016 <_printf_float+0x8a>
 800506c:	6863      	ldr	r3, [r4, #4]
 800506e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005072:	9206      	str	r2, [sp, #24]
 8005074:	1c5a      	adds	r2, r3, #1
 8005076:	d13b      	bne.n	80050f0 <_printf_float+0x164>
 8005078:	2306      	movs	r3, #6
 800507a:	6063      	str	r3, [r4, #4]
 800507c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005080:	2300      	movs	r3, #0
 8005082:	6022      	str	r2, [r4, #0]
 8005084:	9303      	str	r3, [sp, #12]
 8005086:	ab0a      	add	r3, sp, #40	@ 0x28
 8005088:	e9cd a301 	strd	sl, r3, [sp, #4]
 800508c:	ab09      	add	r3, sp, #36	@ 0x24
 800508e:	9300      	str	r3, [sp, #0]
 8005090:	6861      	ldr	r1, [r4, #4]
 8005092:	ec49 8b10 	vmov	d0, r8, r9
 8005096:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800509a:	4628      	mov	r0, r5
 800509c:	f7ff fed6 	bl	8004e4c <__cvt>
 80050a0:	9b06      	ldr	r3, [sp, #24]
 80050a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80050a4:	2b47      	cmp	r3, #71	@ 0x47
 80050a6:	4680      	mov	r8, r0
 80050a8:	d129      	bne.n	80050fe <_printf_float+0x172>
 80050aa:	1cc8      	adds	r0, r1, #3
 80050ac:	db02      	blt.n	80050b4 <_printf_float+0x128>
 80050ae:	6863      	ldr	r3, [r4, #4]
 80050b0:	4299      	cmp	r1, r3
 80050b2:	dd41      	ble.n	8005138 <_printf_float+0x1ac>
 80050b4:	f1aa 0a02 	sub.w	sl, sl, #2
 80050b8:	fa5f fa8a 	uxtb.w	sl, sl
 80050bc:	3901      	subs	r1, #1
 80050be:	4652      	mov	r2, sl
 80050c0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80050c4:	9109      	str	r1, [sp, #36]	@ 0x24
 80050c6:	f7ff ff26 	bl	8004f16 <__exponent>
 80050ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80050cc:	1813      	adds	r3, r2, r0
 80050ce:	2a01      	cmp	r2, #1
 80050d0:	4681      	mov	r9, r0
 80050d2:	6123      	str	r3, [r4, #16]
 80050d4:	dc02      	bgt.n	80050dc <_printf_float+0x150>
 80050d6:	6822      	ldr	r2, [r4, #0]
 80050d8:	07d2      	lsls	r2, r2, #31
 80050da:	d501      	bpl.n	80050e0 <_printf_float+0x154>
 80050dc:	3301      	adds	r3, #1
 80050de:	6123      	str	r3, [r4, #16]
 80050e0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d0a2      	beq.n	800502e <_printf_float+0xa2>
 80050e8:	232d      	movs	r3, #45	@ 0x2d
 80050ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050ee:	e79e      	b.n	800502e <_printf_float+0xa2>
 80050f0:	9a06      	ldr	r2, [sp, #24]
 80050f2:	2a47      	cmp	r2, #71	@ 0x47
 80050f4:	d1c2      	bne.n	800507c <_printf_float+0xf0>
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d1c0      	bne.n	800507c <_printf_float+0xf0>
 80050fa:	2301      	movs	r3, #1
 80050fc:	e7bd      	b.n	800507a <_printf_float+0xee>
 80050fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005102:	d9db      	bls.n	80050bc <_printf_float+0x130>
 8005104:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005108:	d118      	bne.n	800513c <_printf_float+0x1b0>
 800510a:	2900      	cmp	r1, #0
 800510c:	6863      	ldr	r3, [r4, #4]
 800510e:	dd0b      	ble.n	8005128 <_printf_float+0x19c>
 8005110:	6121      	str	r1, [r4, #16]
 8005112:	b913      	cbnz	r3, 800511a <_printf_float+0x18e>
 8005114:	6822      	ldr	r2, [r4, #0]
 8005116:	07d0      	lsls	r0, r2, #31
 8005118:	d502      	bpl.n	8005120 <_printf_float+0x194>
 800511a:	3301      	adds	r3, #1
 800511c:	440b      	add	r3, r1
 800511e:	6123      	str	r3, [r4, #16]
 8005120:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005122:	f04f 0900 	mov.w	r9, #0
 8005126:	e7db      	b.n	80050e0 <_printf_float+0x154>
 8005128:	b913      	cbnz	r3, 8005130 <_printf_float+0x1a4>
 800512a:	6822      	ldr	r2, [r4, #0]
 800512c:	07d2      	lsls	r2, r2, #31
 800512e:	d501      	bpl.n	8005134 <_printf_float+0x1a8>
 8005130:	3302      	adds	r3, #2
 8005132:	e7f4      	b.n	800511e <_printf_float+0x192>
 8005134:	2301      	movs	r3, #1
 8005136:	e7f2      	b.n	800511e <_printf_float+0x192>
 8005138:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800513c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800513e:	4299      	cmp	r1, r3
 8005140:	db05      	blt.n	800514e <_printf_float+0x1c2>
 8005142:	6823      	ldr	r3, [r4, #0]
 8005144:	6121      	str	r1, [r4, #16]
 8005146:	07d8      	lsls	r0, r3, #31
 8005148:	d5ea      	bpl.n	8005120 <_printf_float+0x194>
 800514a:	1c4b      	adds	r3, r1, #1
 800514c:	e7e7      	b.n	800511e <_printf_float+0x192>
 800514e:	2900      	cmp	r1, #0
 8005150:	bfd4      	ite	le
 8005152:	f1c1 0202 	rsble	r2, r1, #2
 8005156:	2201      	movgt	r2, #1
 8005158:	4413      	add	r3, r2
 800515a:	e7e0      	b.n	800511e <_printf_float+0x192>
 800515c:	6823      	ldr	r3, [r4, #0]
 800515e:	055a      	lsls	r2, r3, #21
 8005160:	d407      	bmi.n	8005172 <_printf_float+0x1e6>
 8005162:	6923      	ldr	r3, [r4, #16]
 8005164:	4642      	mov	r2, r8
 8005166:	4631      	mov	r1, r6
 8005168:	4628      	mov	r0, r5
 800516a:	47b8      	blx	r7
 800516c:	3001      	adds	r0, #1
 800516e:	d12b      	bne.n	80051c8 <_printf_float+0x23c>
 8005170:	e767      	b.n	8005042 <_printf_float+0xb6>
 8005172:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005176:	f240 80dd 	bls.w	8005334 <_printf_float+0x3a8>
 800517a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800517e:	2200      	movs	r2, #0
 8005180:	2300      	movs	r3, #0
 8005182:	f7fb fcc9 	bl	8000b18 <__aeabi_dcmpeq>
 8005186:	2800      	cmp	r0, #0
 8005188:	d033      	beq.n	80051f2 <_printf_float+0x266>
 800518a:	4a37      	ldr	r2, [pc, #220]	@ (8005268 <_printf_float+0x2dc>)
 800518c:	2301      	movs	r3, #1
 800518e:	4631      	mov	r1, r6
 8005190:	4628      	mov	r0, r5
 8005192:	47b8      	blx	r7
 8005194:	3001      	adds	r0, #1
 8005196:	f43f af54 	beq.w	8005042 <_printf_float+0xb6>
 800519a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800519e:	4543      	cmp	r3, r8
 80051a0:	db02      	blt.n	80051a8 <_printf_float+0x21c>
 80051a2:	6823      	ldr	r3, [r4, #0]
 80051a4:	07d8      	lsls	r0, r3, #31
 80051a6:	d50f      	bpl.n	80051c8 <_printf_float+0x23c>
 80051a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80051ac:	4631      	mov	r1, r6
 80051ae:	4628      	mov	r0, r5
 80051b0:	47b8      	blx	r7
 80051b2:	3001      	adds	r0, #1
 80051b4:	f43f af45 	beq.w	8005042 <_printf_float+0xb6>
 80051b8:	f04f 0900 	mov.w	r9, #0
 80051bc:	f108 38ff 	add.w	r8, r8, #4294967295
 80051c0:	f104 0a1a 	add.w	sl, r4, #26
 80051c4:	45c8      	cmp	r8, r9
 80051c6:	dc09      	bgt.n	80051dc <_printf_float+0x250>
 80051c8:	6823      	ldr	r3, [r4, #0]
 80051ca:	079b      	lsls	r3, r3, #30
 80051cc:	f100 8103 	bmi.w	80053d6 <_printf_float+0x44a>
 80051d0:	68e0      	ldr	r0, [r4, #12]
 80051d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80051d4:	4298      	cmp	r0, r3
 80051d6:	bfb8      	it	lt
 80051d8:	4618      	movlt	r0, r3
 80051da:	e734      	b.n	8005046 <_printf_float+0xba>
 80051dc:	2301      	movs	r3, #1
 80051de:	4652      	mov	r2, sl
 80051e0:	4631      	mov	r1, r6
 80051e2:	4628      	mov	r0, r5
 80051e4:	47b8      	blx	r7
 80051e6:	3001      	adds	r0, #1
 80051e8:	f43f af2b 	beq.w	8005042 <_printf_float+0xb6>
 80051ec:	f109 0901 	add.w	r9, r9, #1
 80051f0:	e7e8      	b.n	80051c4 <_printf_float+0x238>
 80051f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	dc39      	bgt.n	800526c <_printf_float+0x2e0>
 80051f8:	4a1b      	ldr	r2, [pc, #108]	@ (8005268 <_printf_float+0x2dc>)
 80051fa:	2301      	movs	r3, #1
 80051fc:	4631      	mov	r1, r6
 80051fe:	4628      	mov	r0, r5
 8005200:	47b8      	blx	r7
 8005202:	3001      	adds	r0, #1
 8005204:	f43f af1d 	beq.w	8005042 <_printf_float+0xb6>
 8005208:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800520c:	ea59 0303 	orrs.w	r3, r9, r3
 8005210:	d102      	bne.n	8005218 <_printf_float+0x28c>
 8005212:	6823      	ldr	r3, [r4, #0]
 8005214:	07d9      	lsls	r1, r3, #31
 8005216:	d5d7      	bpl.n	80051c8 <_printf_float+0x23c>
 8005218:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800521c:	4631      	mov	r1, r6
 800521e:	4628      	mov	r0, r5
 8005220:	47b8      	blx	r7
 8005222:	3001      	adds	r0, #1
 8005224:	f43f af0d 	beq.w	8005042 <_printf_float+0xb6>
 8005228:	f04f 0a00 	mov.w	sl, #0
 800522c:	f104 0b1a 	add.w	fp, r4, #26
 8005230:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005232:	425b      	negs	r3, r3
 8005234:	4553      	cmp	r3, sl
 8005236:	dc01      	bgt.n	800523c <_printf_float+0x2b0>
 8005238:	464b      	mov	r3, r9
 800523a:	e793      	b.n	8005164 <_printf_float+0x1d8>
 800523c:	2301      	movs	r3, #1
 800523e:	465a      	mov	r2, fp
 8005240:	4631      	mov	r1, r6
 8005242:	4628      	mov	r0, r5
 8005244:	47b8      	blx	r7
 8005246:	3001      	adds	r0, #1
 8005248:	f43f aefb 	beq.w	8005042 <_printf_float+0xb6>
 800524c:	f10a 0a01 	add.w	sl, sl, #1
 8005250:	e7ee      	b.n	8005230 <_printf_float+0x2a4>
 8005252:	bf00      	nop
 8005254:	7fefffff 	.word	0x7fefffff
 8005258:	08007cd0 	.word	0x08007cd0
 800525c:	08007cd4 	.word	0x08007cd4
 8005260:	08007cd8 	.word	0x08007cd8
 8005264:	08007cdc 	.word	0x08007cdc
 8005268:	08007ce0 	.word	0x08007ce0
 800526c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800526e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005272:	4553      	cmp	r3, sl
 8005274:	bfa8      	it	ge
 8005276:	4653      	movge	r3, sl
 8005278:	2b00      	cmp	r3, #0
 800527a:	4699      	mov	r9, r3
 800527c:	dc36      	bgt.n	80052ec <_printf_float+0x360>
 800527e:	f04f 0b00 	mov.w	fp, #0
 8005282:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005286:	f104 021a 	add.w	r2, r4, #26
 800528a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800528c:	9306      	str	r3, [sp, #24]
 800528e:	eba3 0309 	sub.w	r3, r3, r9
 8005292:	455b      	cmp	r3, fp
 8005294:	dc31      	bgt.n	80052fa <_printf_float+0x36e>
 8005296:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005298:	459a      	cmp	sl, r3
 800529a:	dc3a      	bgt.n	8005312 <_printf_float+0x386>
 800529c:	6823      	ldr	r3, [r4, #0]
 800529e:	07da      	lsls	r2, r3, #31
 80052a0:	d437      	bmi.n	8005312 <_printf_float+0x386>
 80052a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052a4:	ebaa 0903 	sub.w	r9, sl, r3
 80052a8:	9b06      	ldr	r3, [sp, #24]
 80052aa:	ebaa 0303 	sub.w	r3, sl, r3
 80052ae:	4599      	cmp	r9, r3
 80052b0:	bfa8      	it	ge
 80052b2:	4699      	movge	r9, r3
 80052b4:	f1b9 0f00 	cmp.w	r9, #0
 80052b8:	dc33      	bgt.n	8005322 <_printf_float+0x396>
 80052ba:	f04f 0800 	mov.w	r8, #0
 80052be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80052c2:	f104 0b1a 	add.w	fp, r4, #26
 80052c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052c8:	ebaa 0303 	sub.w	r3, sl, r3
 80052cc:	eba3 0309 	sub.w	r3, r3, r9
 80052d0:	4543      	cmp	r3, r8
 80052d2:	f77f af79 	ble.w	80051c8 <_printf_float+0x23c>
 80052d6:	2301      	movs	r3, #1
 80052d8:	465a      	mov	r2, fp
 80052da:	4631      	mov	r1, r6
 80052dc:	4628      	mov	r0, r5
 80052de:	47b8      	blx	r7
 80052e0:	3001      	adds	r0, #1
 80052e2:	f43f aeae 	beq.w	8005042 <_printf_float+0xb6>
 80052e6:	f108 0801 	add.w	r8, r8, #1
 80052ea:	e7ec      	b.n	80052c6 <_printf_float+0x33a>
 80052ec:	4642      	mov	r2, r8
 80052ee:	4631      	mov	r1, r6
 80052f0:	4628      	mov	r0, r5
 80052f2:	47b8      	blx	r7
 80052f4:	3001      	adds	r0, #1
 80052f6:	d1c2      	bne.n	800527e <_printf_float+0x2f2>
 80052f8:	e6a3      	b.n	8005042 <_printf_float+0xb6>
 80052fa:	2301      	movs	r3, #1
 80052fc:	4631      	mov	r1, r6
 80052fe:	4628      	mov	r0, r5
 8005300:	9206      	str	r2, [sp, #24]
 8005302:	47b8      	blx	r7
 8005304:	3001      	adds	r0, #1
 8005306:	f43f ae9c 	beq.w	8005042 <_printf_float+0xb6>
 800530a:	9a06      	ldr	r2, [sp, #24]
 800530c:	f10b 0b01 	add.w	fp, fp, #1
 8005310:	e7bb      	b.n	800528a <_printf_float+0x2fe>
 8005312:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005316:	4631      	mov	r1, r6
 8005318:	4628      	mov	r0, r5
 800531a:	47b8      	blx	r7
 800531c:	3001      	adds	r0, #1
 800531e:	d1c0      	bne.n	80052a2 <_printf_float+0x316>
 8005320:	e68f      	b.n	8005042 <_printf_float+0xb6>
 8005322:	9a06      	ldr	r2, [sp, #24]
 8005324:	464b      	mov	r3, r9
 8005326:	4442      	add	r2, r8
 8005328:	4631      	mov	r1, r6
 800532a:	4628      	mov	r0, r5
 800532c:	47b8      	blx	r7
 800532e:	3001      	adds	r0, #1
 8005330:	d1c3      	bne.n	80052ba <_printf_float+0x32e>
 8005332:	e686      	b.n	8005042 <_printf_float+0xb6>
 8005334:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005338:	f1ba 0f01 	cmp.w	sl, #1
 800533c:	dc01      	bgt.n	8005342 <_printf_float+0x3b6>
 800533e:	07db      	lsls	r3, r3, #31
 8005340:	d536      	bpl.n	80053b0 <_printf_float+0x424>
 8005342:	2301      	movs	r3, #1
 8005344:	4642      	mov	r2, r8
 8005346:	4631      	mov	r1, r6
 8005348:	4628      	mov	r0, r5
 800534a:	47b8      	blx	r7
 800534c:	3001      	adds	r0, #1
 800534e:	f43f ae78 	beq.w	8005042 <_printf_float+0xb6>
 8005352:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005356:	4631      	mov	r1, r6
 8005358:	4628      	mov	r0, r5
 800535a:	47b8      	blx	r7
 800535c:	3001      	adds	r0, #1
 800535e:	f43f ae70 	beq.w	8005042 <_printf_float+0xb6>
 8005362:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005366:	2200      	movs	r2, #0
 8005368:	2300      	movs	r3, #0
 800536a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800536e:	f7fb fbd3 	bl	8000b18 <__aeabi_dcmpeq>
 8005372:	b9c0      	cbnz	r0, 80053a6 <_printf_float+0x41a>
 8005374:	4653      	mov	r3, sl
 8005376:	f108 0201 	add.w	r2, r8, #1
 800537a:	4631      	mov	r1, r6
 800537c:	4628      	mov	r0, r5
 800537e:	47b8      	blx	r7
 8005380:	3001      	adds	r0, #1
 8005382:	d10c      	bne.n	800539e <_printf_float+0x412>
 8005384:	e65d      	b.n	8005042 <_printf_float+0xb6>
 8005386:	2301      	movs	r3, #1
 8005388:	465a      	mov	r2, fp
 800538a:	4631      	mov	r1, r6
 800538c:	4628      	mov	r0, r5
 800538e:	47b8      	blx	r7
 8005390:	3001      	adds	r0, #1
 8005392:	f43f ae56 	beq.w	8005042 <_printf_float+0xb6>
 8005396:	f108 0801 	add.w	r8, r8, #1
 800539a:	45d0      	cmp	r8, sl
 800539c:	dbf3      	blt.n	8005386 <_printf_float+0x3fa>
 800539e:	464b      	mov	r3, r9
 80053a0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80053a4:	e6df      	b.n	8005166 <_printf_float+0x1da>
 80053a6:	f04f 0800 	mov.w	r8, #0
 80053aa:	f104 0b1a 	add.w	fp, r4, #26
 80053ae:	e7f4      	b.n	800539a <_printf_float+0x40e>
 80053b0:	2301      	movs	r3, #1
 80053b2:	4642      	mov	r2, r8
 80053b4:	e7e1      	b.n	800537a <_printf_float+0x3ee>
 80053b6:	2301      	movs	r3, #1
 80053b8:	464a      	mov	r2, r9
 80053ba:	4631      	mov	r1, r6
 80053bc:	4628      	mov	r0, r5
 80053be:	47b8      	blx	r7
 80053c0:	3001      	adds	r0, #1
 80053c2:	f43f ae3e 	beq.w	8005042 <_printf_float+0xb6>
 80053c6:	f108 0801 	add.w	r8, r8, #1
 80053ca:	68e3      	ldr	r3, [r4, #12]
 80053cc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80053ce:	1a5b      	subs	r3, r3, r1
 80053d0:	4543      	cmp	r3, r8
 80053d2:	dcf0      	bgt.n	80053b6 <_printf_float+0x42a>
 80053d4:	e6fc      	b.n	80051d0 <_printf_float+0x244>
 80053d6:	f04f 0800 	mov.w	r8, #0
 80053da:	f104 0919 	add.w	r9, r4, #25
 80053de:	e7f4      	b.n	80053ca <_printf_float+0x43e>

080053e0 <_printf_common>:
 80053e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053e4:	4616      	mov	r6, r2
 80053e6:	4698      	mov	r8, r3
 80053e8:	688a      	ldr	r2, [r1, #8]
 80053ea:	690b      	ldr	r3, [r1, #16]
 80053ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80053f0:	4293      	cmp	r3, r2
 80053f2:	bfb8      	it	lt
 80053f4:	4613      	movlt	r3, r2
 80053f6:	6033      	str	r3, [r6, #0]
 80053f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80053fc:	4607      	mov	r7, r0
 80053fe:	460c      	mov	r4, r1
 8005400:	b10a      	cbz	r2, 8005406 <_printf_common+0x26>
 8005402:	3301      	adds	r3, #1
 8005404:	6033      	str	r3, [r6, #0]
 8005406:	6823      	ldr	r3, [r4, #0]
 8005408:	0699      	lsls	r1, r3, #26
 800540a:	bf42      	ittt	mi
 800540c:	6833      	ldrmi	r3, [r6, #0]
 800540e:	3302      	addmi	r3, #2
 8005410:	6033      	strmi	r3, [r6, #0]
 8005412:	6825      	ldr	r5, [r4, #0]
 8005414:	f015 0506 	ands.w	r5, r5, #6
 8005418:	d106      	bne.n	8005428 <_printf_common+0x48>
 800541a:	f104 0a19 	add.w	sl, r4, #25
 800541e:	68e3      	ldr	r3, [r4, #12]
 8005420:	6832      	ldr	r2, [r6, #0]
 8005422:	1a9b      	subs	r3, r3, r2
 8005424:	42ab      	cmp	r3, r5
 8005426:	dc26      	bgt.n	8005476 <_printf_common+0x96>
 8005428:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800542c:	6822      	ldr	r2, [r4, #0]
 800542e:	3b00      	subs	r3, #0
 8005430:	bf18      	it	ne
 8005432:	2301      	movne	r3, #1
 8005434:	0692      	lsls	r2, r2, #26
 8005436:	d42b      	bmi.n	8005490 <_printf_common+0xb0>
 8005438:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800543c:	4641      	mov	r1, r8
 800543e:	4638      	mov	r0, r7
 8005440:	47c8      	blx	r9
 8005442:	3001      	adds	r0, #1
 8005444:	d01e      	beq.n	8005484 <_printf_common+0xa4>
 8005446:	6823      	ldr	r3, [r4, #0]
 8005448:	6922      	ldr	r2, [r4, #16]
 800544a:	f003 0306 	and.w	r3, r3, #6
 800544e:	2b04      	cmp	r3, #4
 8005450:	bf02      	ittt	eq
 8005452:	68e5      	ldreq	r5, [r4, #12]
 8005454:	6833      	ldreq	r3, [r6, #0]
 8005456:	1aed      	subeq	r5, r5, r3
 8005458:	68a3      	ldr	r3, [r4, #8]
 800545a:	bf0c      	ite	eq
 800545c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005460:	2500      	movne	r5, #0
 8005462:	4293      	cmp	r3, r2
 8005464:	bfc4      	itt	gt
 8005466:	1a9b      	subgt	r3, r3, r2
 8005468:	18ed      	addgt	r5, r5, r3
 800546a:	2600      	movs	r6, #0
 800546c:	341a      	adds	r4, #26
 800546e:	42b5      	cmp	r5, r6
 8005470:	d11a      	bne.n	80054a8 <_printf_common+0xc8>
 8005472:	2000      	movs	r0, #0
 8005474:	e008      	b.n	8005488 <_printf_common+0xa8>
 8005476:	2301      	movs	r3, #1
 8005478:	4652      	mov	r2, sl
 800547a:	4641      	mov	r1, r8
 800547c:	4638      	mov	r0, r7
 800547e:	47c8      	blx	r9
 8005480:	3001      	adds	r0, #1
 8005482:	d103      	bne.n	800548c <_printf_common+0xac>
 8005484:	f04f 30ff 	mov.w	r0, #4294967295
 8005488:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800548c:	3501      	adds	r5, #1
 800548e:	e7c6      	b.n	800541e <_printf_common+0x3e>
 8005490:	18e1      	adds	r1, r4, r3
 8005492:	1c5a      	adds	r2, r3, #1
 8005494:	2030      	movs	r0, #48	@ 0x30
 8005496:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800549a:	4422      	add	r2, r4
 800549c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80054a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80054a4:	3302      	adds	r3, #2
 80054a6:	e7c7      	b.n	8005438 <_printf_common+0x58>
 80054a8:	2301      	movs	r3, #1
 80054aa:	4622      	mov	r2, r4
 80054ac:	4641      	mov	r1, r8
 80054ae:	4638      	mov	r0, r7
 80054b0:	47c8      	blx	r9
 80054b2:	3001      	adds	r0, #1
 80054b4:	d0e6      	beq.n	8005484 <_printf_common+0xa4>
 80054b6:	3601      	adds	r6, #1
 80054b8:	e7d9      	b.n	800546e <_printf_common+0x8e>
	...

080054bc <_printf_i>:
 80054bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054c0:	7e0f      	ldrb	r7, [r1, #24]
 80054c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80054c4:	2f78      	cmp	r7, #120	@ 0x78
 80054c6:	4691      	mov	r9, r2
 80054c8:	4680      	mov	r8, r0
 80054ca:	460c      	mov	r4, r1
 80054cc:	469a      	mov	sl, r3
 80054ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80054d2:	d807      	bhi.n	80054e4 <_printf_i+0x28>
 80054d4:	2f62      	cmp	r7, #98	@ 0x62
 80054d6:	d80a      	bhi.n	80054ee <_printf_i+0x32>
 80054d8:	2f00      	cmp	r7, #0
 80054da:	f000 80d2 	beq.w	8005682 <_printf_i+0x1c6>
 80054de:	2f58      	cmp	r7, #88	@ 0x58
 80054e0:	f000 80b9 	beq.w	8005656 <_printf_i+0x19a>
 80054e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80054e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80054ec:	e03a      	b.n	8005564 <_printf_i+0xa8>
 80054ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80054f2:	2b15      	cmp	r3, #21
 80054f4:	d8f6      	bhi.n	80054e4 <_printf_i+0x28>
 80054f6:	a101      	add	r1, pc, #4	@ (adr r1, 80054fc <_printf_i+0x40>)
 80054f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80054fc:	08005555 	.word	0x08005555
 8005500:	08005569 	.word	0x08005569
 8005504:	080054e5 	.word	0x080054e5
 8005508:	080054e5 	.word	0x080054e5
 800550c:	080054e5 	.word	0x080054e5
 8005510:	080054e5 	.word	0x080054e5
 8005514:	08005569 	.word	0x08005569
 8005518:	080054e5 	.word	0x080054e5
 800551c:	080054e5 	.word	0x080054e5
 8005520:	080054e5 	.word	0x080054e5
 8005524:	080054e5 	.word	0x080054e5
 8005528:	08005669 	.word	0x08005669
 800552c:	08005593 	.word	0x08005593
 8005530:	08005623 	.word	0x08005623
 8005534:	080054e5 	.word	0x080054e5
 8005538:	080054e5 	.word	0x080054e5
 800553c:	0800568b 	.word	0x0800568b
 8005540:	080054e5 	.word	0x080054e5
 8005544:	08005593 	.word	0x08005593
 8005548:	080054e5 	.word	0x080054e5
 800554c:	080054e5 	.word	0x080054e5
 8005550:	0800562b 	.word	0x0800562b
 8005554:	6833      	ldr	r3, [r6, #0]
 8005556:	1d1a      	adds	r2, r3, #4
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	6032      	str	r2, [r6, #0]
 800555c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005560:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005564:	2301      	movs	r3, #1
 8005566:	e09d      	b.n	80056a4 <_printf_i+0x1e8>
 8005568:	6833      	ldr	r3, [r6, #0]
 800556a:	6820      	ldr	r0, [r4, #0]
 800556c:	1d19      	adds	r1, r3, #4
 800556e:	6031      	str	r1, [r6, #0]
 8005570:	0606      	lsls	r6, r0, #24
 8005572:	d501      	bpl.n	8005578 <_printf_i+0xbc>
 8005574:	681d      	ldr	r5, [r3, #0]
 8005576:	e003      	b.n	8005580 <_printf_i+0xc4>
 8005578:	0645      	lsls	r5, r0, #25
 800557a:	d5fb      	bpl.n	8005574 <_printf_i+0xb8>
 800557c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005580:	2d00      	cmp	r5, #0
 8005582:	da03      	bge.n	800558c <_printf_i+0xd0>
 8005584:	232d      	movs	r3, #45	@ 0x2d
 8005586:	426d      	negs	r5, r5
 8005588:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800558c:	4859      	ldr	r0, [pc, #356]	@ (80056f4 <_printf_i+0x238>)
 800558e:	230a      	movs	r3, #10
 8005590:	e011      	b.n	80055b6 <_printf_i+0xfa>
 8005592:	6821      	ldr	r1, [r4, #0]
 8005594:	6833      	ldr	r3, [r6, #0]
 8005596:	0608      	lsls	r0, r1, #24
 8005598:	f853 5b04 	ldr.w	r5, [r3], #4
 800559c:	d402      	bmi.n	80055a4 <_printf_i+0xe8>
 800559e:	0649      	lsls	r1, r1, #25
 80055a0:	bf48      	it	mi
 80055a2:	b2ad      	uxthmi	r5, r5
 80055a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80055a6:	4853      	ldr	r0, [pc, #332]	@ (80056f4 <_printf_i+0x238>)
 80055a8:	6033      	str	r3, [r6, #0]
 80055aa:	bf14      	ite	ne
 80055ac:	230a      	movne	r3, #10
 80055ae:	2308      	moveq	r3, #8
 80055b0:	2100      	movs	r1, #0
 80055b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80055b6:	6866      	ldr	r6, [r4, #4]
 80055b8:	60a6      	str	r6, [r4, #8]
 80055ba:	2e00      	cmp	r6, #0
 80055bc:	bfa2      	ittt	ge
 80055be:	6821      	ldrge	r1, [r4, #0]
 80055c0:	f021 0104 	bicge.w	r1, r1, #4
 80055c4:	6021      	strge	r1, [r4, #0]
 80055c6:	b90d      	cbnz	r5, 80055cc <_printf_i+0x110>
 80055c8:	2e00      	cmp	r6, #0
 80055ca:	d04b      	beq.n	8005664 <_printf_i+0x1a8>
 80055cc:	4616      	mov	r6, r2
 80055ce:	fbb5 f1f3 	udiv	r1, r5, r3
 80055d2:	fb03 5711 	mls	r7, r3, r1, r5
 80055d6:	5dc7      	ldrb	r7, [r0, r7]
 80055d8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80055dc:	462f      	mov	r7, r5
 80055de:	42bb      	cmp	r3, r7
 80055e0:	460d      	mov	r5, r1
 80055e2:	d9f4      	bls.n	80055ce <_printf_i+0x112>
 80055e4:	2b08      	cmp	r3, #8
 80055e6:	d10b      	bne.n	8005600 <_printf_i+0x144>
 80055e8:	6823      	ldr	r3, [r4, #0]
 80055ea:	07df      	lsls	r7, r3, #31
 80055ec:	d508      	bpl.n	8005600 <_printf_i+0x144>
 80055ee:	6923      	ldr	r3, [r4, #16]
 80055f0:	6861      	ldr	r1, [r4, #4]
 80055f2:	4299      	cmp	r1, r3
 80055f4:	bfde      	ittt	le
 80055f6:	2330      	movle	r3, #48	@ 0x30
 80055f8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80055fc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005600:	1b92      	subs	r2, r2, r6
 8005602:	6122      	str	r2, [r4, #16]
 8005604:	f8cd a000 	str.w	sl, [sp]
 8005608:	464b      	mov	r3, r9
 800560a:	aa03      	add	r2, sp, #12
 800560c:	4621      	mov	r1, r4
 800560e:	4640      	mov	r0, r8
 8005610:	f7ff fee6 	bl	80053e0 <_printf_common>
 8005614:	3001      	adds	r0, #1
 8005616:	d14a      	bne.n	80056ae <_printf_i+0x1f2>
 8005618:	f04f 30ff 	mov.w	r0, #4294967295
 800561c:	b004      	add	sp, #16
 800561e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005622:	6823      	ldr	r3, [r4, #0]
 8005624:	f043 0320 	orr.w	r3, r3, #32
 8005628:	6023      	str	r3, [r4, #0]
 800562a:	4833      	ldr	r0, [pc, #204]	@ (80056f8 <_printf_i+0x23c>)
 800562c:	2778      	movs	r7, #120	@ 0x78
 800562e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005632:	6823      	ldr	r3, [r4, #0]
 8005634:	6831      	ldr	r1, [r6, #0]
 8005636:	061f      	lsls	r7, r3, #24
 8005638:	f851 5b04 	ldr.w	r5, [r1], #4
 800563c:	d402      	bmi.n	8005644 <_printf_i+0x188>
 800563e:	065f      	lsls	r7, r3, #25
 8005640:	bf48      	it	mi
 8005642:	b2ad      	uxthmi	r5, r5
 8005644:	6031      	str	r1, [r6, #0]
 8005646:	07d9      	lsls	r1, r3, #31
 8005648:	bf44      	itt	mi
 800564a:	f043 0320 	orrmi.w	r3, r3, #32
 800564e:	6023      	strmi	r3, [r4, #0]
 8005650:	b11d      	cbz	r5, 800565a <_printf_i+0x19e>
 8005652:	2310      	movs	r3, #16
 8005654:	e7ac      	b.n	80055b0 <_printf_i+0xf4>
 8005656:	4827      	ldr	r0, [pc, #156]	@ (80056f4 <_printf_i+0x238>)
 8005658:	e7e9      	b.n	800562e <_printf_i+0x172>
 800565a:	6823      	ldr	r3, [r4, #0]
 800565c:	f023 0320 	bic.w	r3, r3, #32
 8005660:	6023      	str	r3, [r4, #0]
 8005662:	e7f6      	b.n	8005652 <_printf_i+0x196>
 8005664:	4616      	mov	r6, r2
 8005666:	e7bd      	b.n	80055e4 <_printf_i+0x128>
 8005668:	6833      	ldr	r3, [r6, #0]
 800566a:	6825      	ldr	r5, [r4, #0]
 800566c:	6961      	ldr	r1, [r4, #20]
 800566e:	1d18      	adds	r0, r3, #4
 8005670:	6030      	str	r0, [r6, #0]
 8005672:	062e      	lsls	r6, r5, #24
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	d501      	bpl.n	800567c <_printf_i+0x1c0>
 8005678:	6019      	str	r1, [r3, #0]
 800567a:	e002      	b.n	8005682 <_printf_i+0x1c6>
 800567c:	0668      	lsls	r0, r5, #25
 800567e:	d5fb      	bpl.n	8005678 <_printf_i+0x1bc>
 8005680:	8019      	strh	r1, [r3, #0]
 8005682:	2300      	movs	r3, #0
 8005684:	6123      	str	r3, [r4, #16]
 8005686:	4616      	mov	r6, r2
 8005688:	e7bc      	b.n	8005604 <_printf_i+0x148>
 800568a:	6833      	ldr	r3, [r6, #0]
 800568c:	1d1a      	adds	r2, r3, #4
 800568e:	6032      	str	r2, [r6, #0]
 8005690:	681e      	ldr	r6, [r3, #0]
 8005692:	6862      	ldr	r2, [r4, #4]
 8005694:	2100      	movs	r1, #0
 8005696:	4630      	mov	r0, r6
 8005698:	f7fa fdc2 	bl	8000220 <memchr>
 800569c:	b108      	cbz	r0, 80056a2 <_printf_i+0x1e6>
 800569e:	1b80      	subs	r0, r0, r6
 80056a0:	6060      	str	r0, [r4, #4]
 80056a2:	6863      	ldr	r3, [r4, #4]
 80056a4:	6123      	str	r3, [r4, #16]
 80056a6:	2300      	movs	r3, #0
 80056a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056ac:	e7aa      	b.n	8005604 <_printf_i+0x148>
 80056ae:	6923      	ldr	r3, [r4, #16]
 80056b0:	4632      	mov	r2, r6
 80056b2:	4649      	mov	r1, r9
 80056b4:	4640      	mov	r0, r8
 80056b6:	47d0      	blx	sl
 80056b8:	3001      	adds	r0, #1
 80056ba:	d0ad      	beq.n	8005618 <_printf_i+0x15c>
 80056bc:	6823      	ldr	r3, [r4, #0]
 80056be:	079b      	lsls	r3, r3, #30
 80056c0:	d413      	bmi.n	80056ea <_printf_i+0x22e>
 80056c2:	68e0      	ldr	r0, [r4, #12]
 80056c4:	9b03      	ldr	r3, [sp, #12]
 80056c6:	4298      	cmp	r0, r3
 80056c8:	bfb8      	it	lt
 80056ca:	4618      	movlt	r0, r3
 80056cc:	e7a6      	b.n	800561c <_printf_i+0x160>
 80056ce:	2301      	movs	r3, #1
 80056d0:	4632      	mov	r2, r6
 80056d2:	4649      	mov	r1, r9
 80056d4:	4640      	mov	r0, r8
 80056d6:	47d0      	blx	sl
 80056d8:	3001      	adds	r0, #1
 80056da:	d09d      	beq.n	8005618 <_printf_i+0x15c>
 80056dc:	3501      	adds	r5, #1
 80056de:	68e3      	ldr	r3, [r4, #12]
 80056e0:	9903      	ldr	r1, [sp, #12]
 80056e2:	1a5b      	subs	r3, r3, r1
 80056e4:	42ab      	cmp	r3, r5
 80056e6:	dcf2      	bgt.n	80056ce <_printf_i+0x212>
 80056e8:	e7eb      	b.n	80056c2 <_printf_i+0x206>
 80056ea:	2500      	movs	r5, #0
 80056ec:	f104 0619 	add.w	r6, r4, #25
 80056f0:	e7f5      	b.n	80056de <_printf_i+0x222>
 80056f2:	bf00      	nop
 80056f4:	08007ce2 	.word	0x08007ce2
 80056f8:	08007cf3 	.word	0x08007cf3

080056fc <std>:
 80056fc:	2300      	movs	r3, #0
 80056fe:	b510      	push	{r4, lr}
 8005700:	4604      	mov	r4, r0
 8005702:	e9c0 3300 	strd	r3, r3, [r0]
 8005706:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800570a:	6083      	str	r3, [r0, #8]
 800570c:	8181      	strh	r1, [r0, #12]
 800570e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005710:	81c2      	strh	r2, [r0, #14]
 8005712:	6183      	str	r3, [r0, #24]
 8005714:	4619      	mov	r1, r3
 8005716:	2208      	movs	r2, #8
 8005718:	305c      	adds	r0, #92	@ 0x5c
 800571a:	f000 fa19 	bl	8005b50 <memset>
 800571e:	4b0d      	ldr	r3, [pc, #52]	@ (8005754 <std+0x58>)
 8005720:	6263      	str	r3, [r4, #36]	@ 0x24
 8005722:	4b0d      	ldr	r3, [pc, #52]	@ (8005758 <std+0x5c>)
 8005724:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005726:	4b0d      	ldr	r3, [pc, #52]	@ (800575c <std+0x60>)
 8005728:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800572a:	4b0d      	ldr	r3, [pc, #52]	@ (8005760 <std+0x64>)
 800572c:	6323      	str	r3, [r4, #48]	@ 0x30
 800572e:	4b0d      	ldr	r3, [pc, #52]	@ (8005764 <std+0x68>)
 8005730:	6224      	str	r4, [r4, #32]
 8005732:	429c      	cmp	r4, r3
 8005734:	d006      	beq.n	8005744 <std+0x48>
 8005736:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800573a:	4294      	cmp	r4, r2
 800573c:	d002      	beq.n	8005744 <std+0x48>
 800573e:	33d0      	adds	r3, #208	@ 0xd0
 8005740:	429c      	cmp	r4, r3
 8005742:	d105      	bne.n	8005750 <std+0x54>
 8005744:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800574c:	f000 ba7c 	b.w	8005c48 <__retarget_lock_init_recursive>
 8005750:	bd10      	pop	{r4, pc}
 8005752:	bf00      	nop
 8005754:	08005961 	.word	0x08005961
 8005758:	08005983 	.word	0x08005983
 800575c:	080059bb 	.word	0x080059bb
 8005760:	080059df 	.word	0x080059df
 8005764:	2000095c 	.word	0x2000095c

08005768 <stdio_exit_handler>:
 8005768:	4a02      	ldr	r2, [pc, #8]	@ (8005774 <stdio_exit_handler+0xc>)
 800576a:	4903      	ldr	r1, [pc, #12]	@ (8005778 <stdio_exit_handler+0x10>)
 800576c:	4803      	ldr	r0, [pc, #12]	@ (800577c <stdio_exit_handler+0x14>)
 800576e:	f000 b869 	b.w	8005844 <_fwalk_sglue>
 8005772:	bf00      	nop
 8005774:	20000014 	.word	0x20000014
 8005778:	08007829 	.word	0x08007829
 800577c:	20000024 	.word	0x20000024

08005780 <cleanup_stdio>:
 8005780:	6841      	ldr	r1, [r0, #4]
 8005782:	4b0c      	ldr	r3, [pc, #48]	@ (80057b4 <cleanup_stdio+0x34>)
 8005784:	4299      	cmp	r1, r3
 8005786:	b510      	push	{r4, lr}
 8005788:	4604      	mov	r4, r0
 800578a:	d001      	beq.n	8005790 <cleanup_stdio+0x10>
 800578c:	f002 f84c 	bl	8007828 <_fflush_r>
 8005790:	68a1      	ldr	r1, [r4, #8]
 8005792:	4b09      	ldr	r3, [pc, #36]	@ (80057b8 <cleanup_stdio+0x38>)
 8005794:	4299      	cmp	r1, r3
 8005796:	d002      	beq.n	800579e <cleanup_stdio+0x1e>
 8005798:	4620      	mov	r0, r4
 800579a:	f002 f845 	bl	8007828 <_fflush_r>
 800579e:	68e1      	ldr	r1, [r4, #12]
 80057a0:	4b06      	ldr	r3, [pc, #24]	@ (80057bc <cleanup_stdio+0x3c>)
 80057a2:	4299      	cmp	r1, r3
 80057a4:	d004      	beq.n	80057b0 <cleanup_stdio+0x30>
 80057a6:	4620      	mov	r0, r4
 80057a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057ac:	f002 b83c 	b.w	8007828 <_fflush_r>
 80057b0:	bd10      	pop	{r4, pc}
 80057b2:	bf00      	nop
 80057b4:	2000095c 	.word	0x2000095c
 80057b8:	200009c4 	.word	0x200009c4
 80057bc:	20000a2c 	.word	0x20000a2c

080057c0 <global_stdio_init.part.0>:
 80057c0:	b510      	push	{r4, lr}
 80057c2:	4b0b      	ldr	r3, [pc, #44]	@ (80057f0 <global_stdio_init.part.0+0x30>)
 80057c4:	4c0b      	ldr	r4, [pc, #44]	@ (80057f4 <global_stdio_init.part.0+0x34>)
 80057c6:	4a0c      	ldr	r2, [pc, #48]	@ (80057f8 <global_stdio_init.part.0+0x38>)
 80057c8:	601a      	str	r2, [r3, #0]
 80057ca:	4620      	mov	r0, r4
 80057cc:	2200      	movs	r2, #0
 80057ce:	2104      	movs	r1, #4
 80057d0:	f7ff ff94 	bl	80056fc <std>
 80057d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80057d8:	2201      	movs	r2, #1
 80057da:	2109      	movs	r1, #9
 80057dc:	f7ff ff8e 	bl	80056fc <std>
 80057e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80057e4:	2202      	movs	r2, #2
 80057e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057ea:	2112      	movs	r1, #18
 80057ec:	f7ff bf86 	b.w	80056fc <std>
 80057f0:	20000a94 	.word	0x20000a94
 80057f4:	2000095c 	.word	0x2000095c
 80057f8:	08005769 	.word	0x08005769

080057fc <__sfp_lock_acquire>:
 80057fc:	4801      	ldr	r0, [pc, #4]	@ (8005804 <__sfp_lock_acquire+0x8>)
 80057fe:	f000 ba24 	b.w	8005c4a <__retarget_lock_acquire_recursive>
 8005802:	bf00      	nop
 8005804:	20000a9d 	.word	0x20000a9d

08005808 <__sfp_lock_release>:
 8005808:	4801      	ldr	r0, [pc, #4]	@ (8005810 <__sfp_lock_release+0x8>)
 800580a:	f000 ba1f 	b.w	8005c4c <__retarget_lock_release_recursive>
 800580e:	bf00      	nop
 8005810:	20000a9d 	.word	0x20000a9d

08005814 <__sinit>:
 8005814:	b510      	push	{r4, lr}
 8005816:	4604      	mov	r4, r0
 8005818:	f7ff fff0 	bl	80057fc <__sfp_lock_acquire>
 800581c:	6a23      	ldr	r3, [r4, #32]
 800581e:	b11b      	cbz	r3, 8005828 <__sinit+0x14>
 8005820:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005824:	f7ff bff0 	b.w	8005808 <__sfp_lock_release>
 8005828:	4b04      	ldr	r3, [pc, #16]	@ (800583c <__sinit+0x28>)
 800582a:	6223      	str	r3, [r4, #32]
 800582c:	4b04      	ldr	r3, [pc, #16]	@ (8005840 <__sinit+0x2c>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d1f5      	bne.n	8005820 <__sinit+0xc>
 8005834:	f7ff ffc4 	bl	80057c0 <global_stdio_init.part.0>
 8005838:	e7f2      	b.n	8005820 <__sinit+0xc>
 800583a:	bf00      	nop
 800583c:	08005781 	.word	0x08005781
 8005840:	20000a94 	.word	0x20000a94

08005844 <_fwalk_sglue>:
 8005844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005848:	4607      	mov	r7, r0
 800584a:	4688      	mov	r8, r1
 800584c:	4614      	mov	r4, r2
 800584e:	2600      	movs	r6, #0
 8005850:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005854:	f1b9 0901 	subs.w	r9, r9, #1
 8005858:	d505      	bpl.n	8005866 <_fwalk_sglue+0x22>
 800585a:	6824      	ldr	r4, [r4, #0]
 800585c:	2c00      	cmp	r4, #0
 800585e:	d1f7      	bne.n	8005850 <_fwalk_sglue+0xc>
 8005860:	4630      	mov	r0, r6
 8005862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005866:	89ab      	ldrh	r3, [r5, #12]
 8005868:	2b01      	cmp	r3, #1
 800586a:	d907      	bls.n	800587c <_fwalk_sglue+0x38>
 800586c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005870:	3301      	adds	r3, #1
 8005872:	d003      	beq.n	800587c <_fwalk_sglue+0x38>
 8005874:	4629      	mov	r1, r5
 8005876:	4638      	mov	r0, r7
 8005878:	47c0      	blx	r8
 800587a:	4306      	orrs	r6, r0
 800587c:	3568      	adds	r5, #104	@ 0x68
 800587e:	e7e9      	b.n	8005854 <_fwalk_sglue+0x10>

08005880 <iprintf>:
 8005880:	b40f      	push	{r0, r1, r2, r3}
 8005882:	b507      	push	{r0, r1, r2, lr}
 8005884:	4906      	ldr	r1, [pc, #24]	@ (80058a0 <iprintf+0x20>)
 8005886:	ab04      	add	r3, sp, #16
 8005888:	6808      	ldr	r0, [r1, #0]
 800588a:	f853 2b04 	ldr.w	r2, [r3], #4
 800588e:	6881      	ldr	r1, [r0, #8]
 8005890:	9301      	str	r3, [sp, #4]
 8005892:	f001 fe2d 	bl	80074f0 <_vfiprintf_r>
 8005896:	b003      	add	sp, #12
 8005898:	f85d eb04 	ldr.w	lr, [sp], #4
 800589c:	b004      	add	sp, #16
 800589e:	4770      	bx	lr
 80058a0:	20000020 	.word	0x20000020

080058a4 <_puts_r>:
 80058a4:	6a03      	ldr	r3, [r0, #32]
 80058a6:	b570      	push	{r4, r5, r6, lr}
 80058a8:	6884      	ldr	r4, [r0, #8]
 80058aa:	4605      	mov	r5, r0
 80058ac:	460e      	mov	r6, r1
 80058ae:	b90b      	cbnz	r3, 80058b4 <_puts_r+0x10>
 80058b0:	f7ff ffb0 	bl	8005814 <__sinit>
 80058b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80058b6:	07db      	lsls	r3, r3, #31
 80058b8:	d405      	bmi.n	80058c6 <_puts_r+0x22>
 80058ba:	89a3      	ldrh	r3, [r4, #12]
 80058bc:	0598      	lsls	r0, r3, #22
 80058be:	d402      	bmi.n	80058c6 <_puts_r+0x22>
 80058c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80058c2:	f000 f9c2 	bl	8005c4a <__retarget_lock_acquire_recursive>
 80058c6:	89a3      	ldrh	r3, [r4, #12]
 80058c8:	0719      	lsls	r1, r3, #28
 80058ca:	d502      	bpl.n	80058d2 <_puts_r+0x2e>
 80058cc:	6923      	ldr	r3, [r4, #16]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d135      	bne.n	800593e <_puts_r+0x9a>
 80058d2:	4621      	mov	r1, r4
 80058d4:	4628      	mov	r0, r5
 80058d6:	f000 f8e5 	bl	8005aa4 <__swsetup_r>
 80058da:	b380      	cbz	r0, 800593e <_puts_r+0x9a>
 80058dc:	f04f 35ff 	mov.w	r5, #4294967295
 80058e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80058e2:	07da      	lsls	r2, r3, #31
 80058e4:	d405      	bmi.n	80058f2 <_puts_r+0x4e>
 80058e6:	89a3      	ldrh	r3, [r4, #12]
 80058e8:	059b      	lsls	r3, r3, #22
 80058ea:	d402      	bmi.n	80058f2 <_puts_r+0x4e>
 80058ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80058ee:	f000 f9ad 	bl	8005c4c <__retarget_lock_release_recursive>
 80058f2:	4628      	mov	r0, r5
 80058f4:	bd70      	pop	{r4, r5, r6, pc}
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	da04      	bge.n	8005904 <_puts_r+0x60>
 80058fa:	69a2      	ldr	r2, [r4, #24]
 80058fc:	429a      	cmp	r2, r3
 80058fe:	dc17      	bgt.n	8005930 <_puts_r+0x8c>
 8005900:	290a      	cmp	r1, #10
 8005902:	d015      	beq.n	8005930 <_puts_r+0x8c>
 8005904:	6823      	ldr	r3, [r4, #0]
 8005906:	1c5a      	adds	r2, r3, #1
 8005908:	6022      	str	r2, [r4, #0]
 800590a:	7019      	strb	r1, [r3, #0]
 800590c:	68a3      	ldr	r3, [r4, #8]
 800590e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005912:	3b01      	subs	r3, #1
 8005914:	60a3      	str	r3, [r4, #8]
 8005916:	2900      	cmp	r1, #0
 8005918:	d1ed      	bne.n	80058f6 <_puts_r+0x52>
 800591a:	2b00      	cmp	r3, #0
 800591c:	da11      	bge.n	8005942 <_puts_r+0x9e>
 800591e:	4622      	mov	r2, r4
 8005920:	210a      	movs	r1, #10
 8005922:	4628      	mov	r0, r5
 8005924:	f000 f880 	bl	8005a28 <__swbuf_r>
 8005928:	3001      	adds	r0, #1
 800592a:	d0d7      	beq.n	80058dc <_puts_r+0x38>
 800592c:	250a      	movs	r5, #10
 800592e:	e7d7      	b.n	80058e0 <_puts_r+0x3c>
 8005930:	4622      	mov	r2, r4
 8005932:	4628      	mov	r0, r5
 8005934:	f000 f878 	bl	8005a28 <__swbuf_r>
 8005938:	3001      	adds	r0, #1
 800593a:	d1e7      	bne.n	800590c <_puts_r+0x68>
 800593c:	e7ce      	b.n	80058dc <_puts_r+0x38>
 800593e:	3e01      	subs	r6, #1
 8005940:	e7e4      	b.n	800590c <_puts_r+0x68>
 8005942:	6823      	ldr	r3, [r4, #0]
 8005944:	1c5a      	adds	r2, r3, #1
 8005946:	6022      	str	r2, [r4, #0]
 8005948:	220a      	movs	r2, #10
 800594a:	701a      	strb	r2, [r3, #0]
 800594c:	e7ee      	b.n	800592c <_puts_r+0x88>
	...

08005950 <puts>:
 8005950:	4b02      	ldr	r3, [pc, #8]	@ (800595c <puts+0xc>)
 8005952:	4601      	mov	r1, r0
 8005954:	6818      	ldr	r0, [r3, #0]
 8005956:	f7ff bfa5 	b.w	80058a4 <_puts_r>
 800595a:	bf00      	nop
 800595c:	20000020 	.word	0x20000020

08005960 <__sread>:
 8005960:	b510      	push	{r4, lr}
 8005962:	460c      	mov	r4, r1
 8005964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005968:	f000 f920 	bl	8005bac <_read_r>
 800596c:	2800      	cmp	r0, #0
 800596e:	bfab      	itete	ge
 8005970:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005972:	89a3      	ldrhlt	r3, [r4, #12]
 8005974:	181b      	addge	r3, r3, r0
 8005976:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800597a:	bfac      	ite	ge
 800597c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800597e:	81a3      	strhlt	r3, [r4, #12]
 8005980:	bd10      	pop	{r4, pc}

08005982 <__swrite>:
 8005982:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005986:	461f      	mov	r7, r3
 8005988:	898b      	ldrh	r3, [r1, #12]
 800598a:	05db      	lsls	r3, r3, #23
 800598c:	4605      	mov	r5, r0
 800598e:	460c      	mov	r4, r1
 8005990:	4616      	mov	r6, r2
 8005992:	d505      	bpl.n	80059a0 <__swrite+0x1e>
 8005994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005998:	2302      	movs	r3, #2
 800599a:	2200      	movs	r2, #0
 800599c:	f000 f8f4 	bl	8005b88 <_lseek_r>
 80059a0:	89a3      	ldrh	r3, [r4, #12]
 80059a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80059a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80059aa:	81a3      	strh	r3, [r4, #12]
 80059ac:	4632      	mov	r2, r6
 80059ae:	463b      	mov	r3, r7
 80059b0:	4628      	mov	r0, r5
 80059b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80059b6:	f000 b90b 	b.w	8005bd0 <_write_r>

080059ba <__sseek>:
 80059ba:	b510      	push	{r4, lr}
 80059bc:	460c      	mov	r4, r1
 80059be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059c2:	f000 f8e1 	bl	8005b88 <_lseek_r>
 80059c6:	1c43      	adds	r3, r0, #1
 80059c8:	89a3      	ldrh	r3, [r4, #12]
 80059ca:	bf15      	itete	ne
 80059cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80059ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80059d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80059d6:	81a3      	strheq	r3, [r4, #12]
 80059d8:	bf18      	it	ne
 80059da:	81a3      	strhne	r3, [r4, #12]
 80059dc:	bd10      	pop	{r4, pc}

080059de <__sclose>:
 80059de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059e2:	f000 b8c1 	b.w	8005b68 <_close_r>
	...

080059e8 <_vsiprintf_r>:
 80059e8:	b500      	push	{lr}
 80059ea:	b09b      	sub	sp, #108	@ 0x6c
 80059ec:	9100      	str	r1, [sp, #0]
 80059ee:	9104      	str	r1, [sp, #16]
 80059f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80059f4:	9105      	str	r1, [sp, #20]
 80059f6:	9102      	str	r1, [sp, #8]
 80059f8:	4905      	ldr	r1, [pc, #20]	@ (8005a10 <_vsiprintf_r+0x28>)
 80059fa:	9103      	str	r1, [sp, #12]
 80059fc:	4669      	mov	r1, sp
 80059fe:	f001 fc51 	bl	80072a4 <_svfiprintf_r>
 8005a02:	9b00      	ldr	r3, [sp, #0]
 8005a04:	2200      	movs	r2, #0
 8005a06:	701a      	strb	r2, [r3, #0]
 8005a08:	b01b      	add	sp, #108	@ 0x6c
 8005a0a:	f85d fb04 	ldr.w	pc, [sp], #4
 8005a0e:	bf00      	nop
 8005a10:	ffff0208 	.word	0xffff0208

08005a14 <vsiprintf>:
 8005a14:	4613      	mov	r3, r2
 8005a16:	460a      	mov	r2, r1
 8005a18:	4601      	mov	r1, r0
 8005a1a:	4802      	ldr	r0, [pc, #8]	@ (8005a24 <vsiprintf+0x10>)
 8005a1c:	6800      	ldr	r0, [r0, #0]
 8005a1e:	f7ff bfe3 	b.w	80059e8 <_vsiprintf_r>
 8005a22:	bf00      	nop
 8005a24:	20000020 	.word	0x20000020

08005a28 <__swbuf_r>:
 8005a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a2a:	460e      	mov	r6, r1
 8005a2c:	4614      	mov	r4, r2
 8005a2e:	4605      	mov	r5, r0
 8005a30:	b118      	cbz	r0, 8005a3a <__swbuf_r+0x12>
 8005a32:	6a03      	ldr	r3, [r0, #32]
 8005a34:	b90b      	cbnz	r3, 8005a3a <__swbuf_r+0x12>
 8005a36:	f7ff feed 	bl	8005814 <__sinit>
 8005a3a:	69a3      	ldr	r3, [r4, #24]
 8005a3c:	60a3      	str	r3, [r4, #8]
 8005a3e:	89a3      	ldrh	r3, [r4, #12]
 8005a40:	071a      	lsls	r2, r3, #28
 8005a42:	d501      	bpl.n	8005a48 <__swbuf_r+0x20>
 8005a44:	6923      	ldr	r3, [r4, #16]
 8005a46:	b943      	cbnz	r3, 8005a5a <__swbuf_r+0x32>
 8005a48:	4621      	mov	r1, r4
 8005a4a:	4628      	mov	r0, r5
 8005a4c:	f000 f82a 	bl	8005aa4 <__swsetup_r>
 8005a50:	b118      	cbz	r0, 8005a5a <__swbuf_r+0x32>
 8005a52:	f04f 37ff 	mov.w	r7, #4294967295
 8005a56:	4638      	mov	r0, r7
 8005a58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a5a:	6823      	ldr	r3, [r4, #0]
 8005a5c:	6922      	ldr	r2, [r4, #16]
 8005a5e:	1a98      	subs	r0, r3, r2
 8005a60:	6963      	ldr	r3, [r4, #20]
 8005a62:	b2f6      	uxtb	r6, r6
 8005a64:	4283      	cmp	r3, r0
 8005a66:	4637      	mov	r7, r6
 8005a68:	dc05      	bgt.n	8005a76 <__swbuf_r+0x4e>
 8005a6a:	4621      	mov	r1, r4
 8005a6c:	4628      	mov	r0, r5
 8005a6e:	f001 fedb 	bl	8007828 <_fflush_r>
 8005a72:	2800      	cmp	r0, #0
 8005a74:	d1ed      	bne.n	8005a52 <__swbuf_r+0x2a>
 8005a76:	68a3      	ldr	r3, [r4, #8]
 8005a78:	3b01      	subs	r3, #1
 8005a7a:	60a3      	str	r3, [r4, #8]
 8005a7c:	6823      	ldr	r3, [r4, #0]
 8005a7e:	1c5a      	adds	r2, r3, #1
 8005a80:	6022      	str	r2, [r4, #0]
 8005a82:	701e      	strb	r6, [r3, #0]
 8005a84:	6962      	ldr	r2, [r4, #20]
 8005a86:	1c43      	adds	r3, r0, #1
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d004      	beq.n	8005a96 <__swbuf_r+0x6e>
 8005a8c:	89a3      	ldrh	r3, [r4, #12]
 8005a8e:	07db      	lsls	r3, r3, #31
 8005a90:	d5e1      	bpl.n	8005a56 <__swbuf_r+0x2e>
 8005a92:	2e0a      	cmp	r6, #10
 8005a94:	d1df      	bne.n	8005a56 <__swbuf_r+0x2e>
 8005a96:	4621      	mov	r1, r4
 8005a98:	4628      	mov	r0, r5
 8005a9a:	f001 fec5 	bl	8007828 <_fflush_r>
 8005a9e:	2800      	cmp	r0, #0
 8005aa0:	d0d9      	beq.n	8005a56 <__swbuf_r+0x2e>
 8005aa2:	e7d6      	b.n	8005a52 <__swbuf_r+0x2a>

08005aa4 <__swsetup_r>:
 8005aa4:	b538      	push	{r3, r4, r5, lr}
 8005aa6:	4b29      	ldr	r3, [pc, #164]	@ (8005b4c <__swsetup_r+0xa8>)
 8005aa8:	4605      	mov	r5, r0
 8005aaa:	6818      	ldr	r0, [r3, #0]
 8005aac:	460c      	mov	r4, r1
 8005aae:	b118      	cbz	r0, 8005ab8 <__swsetup_r+0x14>
 8005ab0:	6a03      	ldr	r3, [r0, #32]
 8005ab2:	b90b      	cbnz	r3, 8005ab8 <__swsetup_r+0x14>
 8005ab4:	f7ff feae 	bl	8005814 <__sinit>
 8005ab8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005abc:	0719      	lsls	r1, r3, #28
 8005abe:	d422      	bmi.n	8005b06 <__swsetup_r+0x62>
 8005ac0:	06da      	lsls	r2, r3, #27
 8005ac2:	d407      	bmi.n	8005ad4 <__swsetup_r+0x30>
 8005ac4:	2209      	movs	r2, #9
 8005ac6:	602a      	str	r2, [r5, #0]
 8005ac8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005acc:	81a3      	strh	r3, [r4, #12]
 8005ace:	f04f 30ff 	mov.w	r0, #4294967295
 8005ad2:	e033      	b.n	8005b3c <__swsetup_r+0x98>
 8005ad4:	0758      	lsls	r0, r3, #29
 8005ad6:	d512      	bpl.n	8005afe <__swsetup_r+0x5a>
 8005ad8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005ada:	b141      	cbz	r1, 8005aee <__swsetup_r+0x4a>
 8005adc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005ae0:	4299      	cmp	r1, r3
 8005ae2:	d002      	beq.n	8005aea <__swsetup_r+0x46>
 8005ae4:	4628      	mov	r0, r5
 8005ae6:	f000 feff 	bl	80068e8 <_free_r>
 8005aea:	2300      	movs	r3, #0
 8005aec:	6363      	str	r3, [r4, #52]	@ 0x34
 8005aee:	89a3      	ldrh	r3, [r4, #12]
 8005af0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005af4:	81a3      	strh	r3, [r4, #12]
 8005af6:	2300      	movs	r3, #0
 8005af8:	6063      	str	r3, [r4, #4]
 8005afa:	6923      	ldr	r3, [r4, #16]
 8005afc:	6023      	str	r3, [r4, #0]
 8005afe:	89a3      	ldrh	r3, [r4, #12]
 8005b00:	f043 0308 	orr.w	r3, r3, #8
 8005b04:	81a3      	strh	r3, [r4, #12]
 8005b06:	6923      	ldr	r3, [r4, #16]
 8005b08:	b94b      	cbnz	r3, 8005b1e <__swsetup_r+0x7a>
 8005b0a:	89a3      	ldrh	r3, [r4, #12]
 8005b0c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005b10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b14:	d003      	beq.n	8005b1e <__swsetup_r+0x7a>
 8005b16:	4621      	mov	r1, r4
 8005b18:	4628      	mov	r0, r5
 8005b1a:	f001 fed3 	bl	80078c4 <__smakebuf_r>
 8005b1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b22:	f013 0201 	ands.w	r2, r3, #1
 8005b26:	d00a      	beq.n	8005b3e <__swsetup_r+0x9a>
 8005b28:	2200      	movs	r2, #0
 8005b2a:	60a2      	str	r2, [r4, #8]
 8005b2c:	6962      	ldr	r2, [r4, #20]
 8005b2e:	4252      	negs	r2, r2
 8005b30:	61a2      	str	r2, [r4, #24]
 8005b32:	6922      	ldr	r2, [r4, #16]
 8005b34:	b942      	cbnz	r2, 8005b48 <__swsetup_r+0xa4>
 8005b36:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005b3a:	d1c5      	bne.n	8005ac8 <__swsetup_r+0x24>
 8005b3c:	bd38      	pop	{r3, r4, r5, pc}
 8005b3e:	0799      	lsls	r1, r3, #30
 8005b40:	bf58      	it	pl
 8005b42:	6962      	ldrpl	r2, [r4, #20]
 8005b44:	60a2      	str	r2, [r4, #8]
 8005b46:	e7f4      	b.n	8005b32 <__swsetup_r+0x8e>
 8005b48:	2000      	movs	r0, #0
 8005b4a:	e7f7      	b.n	8005b3c <__swsetup_r+0x98>
 8005b4c:	20000020 	.word	0x20000020

08005b50 <memset>:
 8005b50:	4402      	add	r2, r0
 8005b52:	4603      	mov	r3, r0
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d100      	bne.n	8005b5a <memset+0xa>
 8005b58:	4770      	bx	lr
 8005b5a:	f803 1b01 	strb.w	r1, [r3], #1
 8005b5e:	e7f9      	b.n	8005b54 <memset+0x4>

08005b60 <_localeconv_r>:
 8005b60:	4800      	ldr	r0, [pc, #0]	@ (8005b64 <_localeconv_r+0x4>)
 8005b62:	4770      	bx	lr
 8005b64:	20000160 	.word	0x20000160

08005b68 <_close_r>:
 8005b68:	b538      	push	{r3, r4, r5, lr}
 8005b6a:	4d06      	ldr	r5, [pc, #24]	@ (8005b84 <_close_r+0x1c>)
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	4604      	mov	r4, r0
 8005b70:	4608      	mov	r0, r1
 8005b72:	602b      	str	r3, [r5, #0]
 8005b74:	f7fc f832 	bl	8001bdc <_close>
 8005b78:	1c43      	adds	r3, r0, #1
 8005b7a:	d102      	bne.n	8005b82 <_close_r+0x1a>
 8005b7c:	682b      	ldr	r3, [r5, #0]
 8005b7e:	b103      	cbz	r3, 8005b82 <_close_r+0x1a>
 8005b80:	6023      	str	r3, [r4, #0]
 8005b82:	bd38      	pop	{r3, r4, r5, pc}
 8005b84:	20000a98 	.word	0x20000a98

08005b88 <_lseek_r>:
 8005b88:	b538      	push	{r3, r4, r5, lr}
 8005b8a:	4d07      	ldr	r5, [pc, #28]	@ (8005ba8 <_lseek_r+0x20>)
 8005b8c:	4604      	mov	r4, r0
 8005b8e:	4608      	mov	r0, r1
 8005b90:	4611      	mov	r1, r2
 8005b92:	2200      	movs	r2, #0
 8005b94:	602a      	str	r2, [r5, #0]
 8005b96:	461a      	mov	r2, r3
 8005b98:	f7fc f847 	bl	8001c2a <_lseek>
 8005b9c:	1c43      	adds	r3, r0, #1
 8005b9e:	d102      	bne.n	8005ba6 <_lseek_r+0x1e>
 8005ba0:	682b      	ldr	r3, [r5, #0]
 8005ba2:	b103      	cbz	r3, 8005ba6 <_lseek_r+0x1e>
 8005ba4:	6023      	str	r3, [r4, #0]
 8005ba6:	bd38      	pop	{r3, r4, r5, pc}
 8005ba8:	20000a98 	.word	0x20000a98

08005bac <_read_r>:
 8005bac:	b538      	push	{r3, r4, r5, lr}
 8005bae:	4d07      	ldr	r5, [pc, #28]	@ (8005bcc <_read_r+0x20>)
 8005bb0:	4604      	mov	r4, r0
 8005bb2:	4608      	mov	r0, r1
 8005bb4:	4611      	mov	r1, r2
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	602a      	str	r2, [r5, #0]
 8005bba:	461a      	mov	r2, r3
 8005bbc:	f7fb ffd5 	bl	8001b6a <_read>
 8005bc0:	1c43      	adds	r3, r0, #1
 8005bc2:	d102      	bne.n	8005bca <_read_r+0x1e>
 8005bc4:	682b      	ldr	r3, [r5, #0]
 8005bc6:	b103      	cbz	r3, 8005bca <_read_r+0x1e>
 8005bc8:	6023      	str	r3, [r4, #0]
 8005bca:	bd38      	pop	{r3, r4, r5, pc}
 8005bcc:	20000a98 	.word	0x20000a98

08005bd0 <_write_r>:
 8005bd0:	b538      	push	{r3, r4, r5, lr}
 8005bd2:	4d07      	ldr	r5, [pc, #28]	@ (8005bf0 <_write_r+0x20>)
 8005bd4:	4604      	mov	r4, r0
 8005bd6:	4608      	mov	r0, r1
 8005bd8:	4611      	mov	r1, r2
 8005bda:	2200      	movs	r2, #0
 8005bdc:	602a      	str	r2, [r5, #0]
 8005bde:	461a      	mov	r2, r3
 8005be0:	f7fb ffe0 	bl	8001ba4 <_write>
 8005be4:	1c43      	adds	r3, r0, #1
 8005be6:	d102      	bne.n	8005bee <_write_r+0x1e>
 8005be8:	682b      	ldr	r3, [r5, #0]
 8005bea:	b103      	cbz	r3, 8005bee <_write_r+0x1e>
 8005bec:	6023      	str	r3, [r4, #0]
 8005bee:	bd38      	pop	{r3, r4, r5, pc}
 8005bf0:	20000a98 	.word	0x20000a98

08005bf4 <__errno>:
 8005bf4:	4b01      	ldr	r3, [pc, #4]	@ (8005bfc <__errno+0x8>)
 8005bf6:	6818      	ldr	r0, [r3, #0]
 8005bf8:	4770      	bx	lr
 8005bfa:	bf00      	nop
 8005bfc:	20000020 	.word	0x20000020

08005c00 <__libc_init_array>:
 8005c00:	b570      	push	{r4, r5, r6, lr}
 8005c02:	4d0d      	ldr	r5, [pc, #52]	@ (8005c38 <__libc_init_array+0x38>)
 8005c04:	4c0d      	ldr	r4, [pc, #52]	@ (8005c3c <__libc_init_array+0x3c>)
 8005c06:	1b64      	subs	r4, r4, r5
 8005c08:	10a4      	asrs	r4, r4, #2
 8005c0a:	2600      	movs	r6, #0
 8005c0c:	42a6      	cmp	r6, r4
 8005c0e:	d109      	bne.n	8005c24 <__libc_init_array+0x24>
 8005c10:	4d0b      	ldr	r5, [pc, #44]	@ (8005c40 <__libc_init_array+0x40>)
 8005c12:	4c0c      	ldr	r4, [pc, #48]	@ (8005c44 <__libc_init_array+0x44>)
 8005c14:	f001 ffd2 	bl	8007bbc <_init>
 8005c18:	1b64      	subs	r4, r4, r5
 8005c1a:	10a4      	asrs	r4, r4, #2
 8005c1c:	2600      	movs	r6, #0
 8005c1e:	42a6      	cmp	r6, r4
 8005c20:	d105      	bne.n	8005c2e <__libc_init_array+0x2e>
 8005c22:	bd70      	pop	{r4, r5, r6, pc}
 8005c24:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c28:	4798      	blx	r3
 8005c2a:	3601      	adds	r6, #1
 8005c2c:	e7ee      	b.n	8005c0c <__libc_init_array+0xc>
 8005c2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c32:	4798      	blx	r3
 8005c34:	3601      	adds	r6, #1
 8005c36:	e7f2      	b.n	8005c1e <__libc_init_array+0x1e>
 8005c38:	08008048 	.word	0x08008048
 8005c3c:	08008048 	.word	0x08008048
 8005c40:	08008048 	.word	0x08008048
 8005c44:	0800804c 	.word	0x0800804c

08005c48 <__retarget_lock_init_recursive>:
 8005c48:	4770      	bx	lr

08005c4a <__retarget_lock_acquire_recursive>:
 8005c4a:	4770      	bx	lr

08005c4c <__retarget_lock_release_recursive>:
 8005c4c:	4770      	bx	lr

08005c4e <quorem>:
 8005c4e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c52:	6903      	ldr	r3, [r0, #16]
 8005c54:	690c      	ldr	r4, [r1, #16]
 8005c56:	42a3      	cmp	r3, r4
 8005c58:	4607      	mov	r7, r0
 8005c5a:	db7e      	blt.n	8005d5a <quorem+0x10c>
 8005c5c:	3c01      	subs	r4, #1
 8005c5e:	f101 0814 	add.w	r8, r1, #20
 8005c62:	00a3      	lsls	r3, r4, #2
 8005c64:	f100 0514 	add.w	r5, r0, #20
 8005c68:	9300      	str	r3, [sp, #0]
 8005c6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c6e:	9301      	str	r3, [sp, #4]
 8005c70:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005c74:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c78:	3301      	adds	r3, #1
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005c80:	fbb2 f6f3 	udiv	r6, r2, r3
 8005c84:	d32e      	bcc.n	8005ce4 <quorem+0x96>
 8005c86:	f04f 0a00 	mov.w	sl, #0
 8005c8a:	46c4      	mov	ip, r8
 8005c8c:	46ae      	mov	lr, r5
 8005c8e:	46d3      	mov	fp, sl
 8005c90:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005c94:	b298      	uxth	r0, r3
 8005c96:	fb06 a000 	mla	r0, r6, r0, sl
 8005c9a:	0c02      	lsrs	r2, r0, #16
 8005c9c:	0c1b      	lsrs	r3, r3, #16
 8005c9e:	fb06 2303 	mla	r3, r6, r3, r2
 8005ca2:	f8de 2000 	ldr.w	r2, [lr]
 8005ca6:	b280      	uxth	r0, r0
 8005ca8:	b292      	uxth	r2, r2
 8005caa:	1a12      	subs	r2, r2, r0
 8005cac:	445a      	add	r2, fp
 8005cae:	f8de 0000 	ldr.w	r0, [lr]
 8005cb2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005cb6:	b29b      	uxth	r3, r3
 8005cb8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005cbc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005cc0:	b292      	uxth	r2, r2
 8005cc2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005cc6:	45e1      	cmp	r9, ip
 8005cc8:	f84e 2b04 	str.w	r2, [lr], #4
 8005ccc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005cd0:	d2de      	bcs.n	8005c90 <quorem+0x42>
 8005cd2:	9b00      	ldr	r3, [sp, #0]
 8005cd4:	58eb      	ldr	r3, [r5, r3]
 8005cd6:	b92b      	cbnz	r3, 8005ce4 <quorem+0x96>
 8005cd8:	9b01      	ldr	r3, [sp, #4]
 8005cda:	3b04      	subs	r3, #4
 8005cdc:	429d      	cmp	r5, r3
 8005cde:	461a      	mov	r2, r3
 8005ce0:	d32f      	bcc.n	8005d42 <quorem+0xf4>
 8005ce2:	613c      	str	r4, [r7, #16]
 8005ce4:	4638      	mov	r0, r7
 8005ce6:	f001 f979 	bl	8006fdc <__mcmp>
 8005cea:	2800      	cmp	r0, #0
 8005cec:	db25      	blt.n	8005d3a <quorem+0xec>
 8005cee:	4629      	mov	r1, r5
 8005cf0:	2000      	movs	r0, #0
 8005cf2:	f858 2b04 	ldr.w	r2, [r8], #4
 8005cf6:	f8d1 c000 	ldr.w	ip, [r1]
 8005cfa:	fa1f fe82 	uxth.w	lr, r2
 8005cfe:	fa1f f38c 	uxth.w	r3, ip
 8005d02:	eba3 030e 	sub.w	r3, r3, lr
 8005d06:	4403      	add	r3, r0
 8005d08:	0c12      	lsrs	r2, r2, #16
 8005d0a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005d0e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d18:	45c1      	cmp	r9, r8
 8005d1a:	f841 3b04 	str.w	r3, [r1], #4
 8005d1e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005d22:	d2e6      	bcs.n	8005cf2 <quorem+0xa4>
 8005d24:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d28:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d2c:	b922      	cbnz	r2, 8005d38 <quorem+0xea>
 8005d2e:	3b04      	subs	r3, #4
 8005d30:	429d      	cmp	r5, r3
 8005d32:	461a      	mov	r2, r3
 8005d34:	d30b      	bcc.n	8005d4e <quorem+0x100>
 8005d36:	613c      	str	r4, [r7, #16]
 8005d38:	3601      	adds	r6, #1
 8005d3a:	4630      	mov	r0, r6
 8005d3c:	b003      	add	sp, #12
 8005d3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d42:	6812      	ldr	r2, [r2, #0]
 8005d44:	3b04      	subs	r3, #4
 8005d46:	2a00      	cmp	r2, #0
 8005d48:	d1cb      	bne.n	8005ce2 <quorem+0x94>
 8005d4a:	3c01      	subs	r4, #1
 8005d4c:	e7c6      	b.n	8005cdc <quorem+0x8e>
 8005d4e:	6812      	ldr	r2, [r2, #0]
 8005d50:	3b04      	subs	r3, #4
 8005d52:	2a00      	cmp	r2, #0
 8005d54:	d1ef      	bne.n	8005d36 <quorem+0xe8>
 8005d56:	3c01      	subs	r4, #1
 8005d58:	e7ea      	b.n	8005d30 <quorem+0xe2>
 8005d5a:	2000      	movs	r0, #0
 8005d5c:	e7ee      	b.n	8005d3c <quorem+0xee>
	...

08005d60 <_dtoa_r>:
 8005d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d64:	69c7      	ldr	r7, [r0, #28]
 8005d66:	b099      	sub	sp, #100	@ 0x64
 8005d68:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005d6c:	ec55 4b10 	vmov	r4, r5, d0
 8005d70:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005d72:	9109      	str	r1, [sp, #36]	@ 0x24
 8005d74:	4683      	mov	fp, r0
 8005d76:	920e      	str	r2, [sp, #56]	@ 0x38
 8005d78:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005d7a:	b97f      	cbnz	r7, 8005d9c <_dtoa_r+0x3c>
 8005d7c:	2010      	movs	r0, #16
 8005d7e:	f000 fdfd 	bl	800697c <malloc>
 8005d82:	4602      	mov	r2, r0
 8005d84:	f8cb 001c 	str.w	r0, [fp, #28]
 8005d88:	b920      	cbnz	r0, 8005d94 <_dtoa_r+0x34>
 8005d8a:	4ba7      	ldr	r3, [pc, #668]	@ (8006028 <_dtoa_r+0x2c8>)
 8005d8c:	21ef      	movs	r1, #239	@ 0xef
 8005d8e:	48a7      	ldr	r0, [pc, #668]	@ (800602c <_dtoa_r+0x2cc>)
 8005d90:	f001 fe2e 	bl	80079f0 <__assert_func>
 8005d94:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005d98:	6007      	str	r7, [r0, #0]
 8005d9a:	60c7      	str	r7, [r0, #12]
 8005d9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005da0:	6819      	ldr	r1, [r3, #0]
 8005da2:	b159      	cbz	r1, 8005dbc <_dtoa_r+0x5c>
 8005da4:	685a      	ldr	r2, [r3, #4]
 8005da6:	604a      	str	r2, [r1, #4]
 8005da8:	2301      	movs	r3, #1
 8005daa:	4093      	lsls	r3, r2
 8005dac:	608b      	str	r3, [r1, #8]
 8005dae:	4658      	mov	r0, fp
 8005db0:	f000 feda 	bl	8006b68 <_Bfree>
 8005db4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005db8:	2200      	movs	r2, #0
 8005dba:	601a      	str	r2, [r3, #0]
 8005dbc:	1e2b      	subs	r3, r5, #0
 8005dbe:	bfb9      	ittee	lt
 8005dc0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005dc4:	9303      	strlt	r3, [sp, #12]
 8005dc6:	2300      	movge	r3, #0
 8005dc8:	6033      	strge	r3, [r6, #0]
 8005dca:	9f03      	ldr	r7, [sp, #12]
 8005dcc:	4b98      	ldr	r3, [pc, #608]	@ (8006030 <_dtoa_r+0x2d0>)
 8005dce:	bfbc      	itt	lt
 8005dd0:	2201      	movlt	r2, #1
 8005dd2:	6032      	strlt	r2, [r6, #0]
 8005dd4:	43bb      	bics	r3, r7
 8005dd6:	d112      	bne.n	8005dfe <_dtoa_r+0x9e>
 8005dd8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005dda:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005dde:	6013      	str	r3, [r2, #0]
 8005de0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005de4:	4323      	orrs	r3, r4
 8005de6:	f000 854d 	beq.w	8006884 <_dtoa_r+0xb24>
 8005dea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005dec:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006044 <_dtoa_r+0x2e4>
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	f000 854f 	beq.w	8006894 <_dtoa_r+0xb34>
 8005df6:	f10a 0303 	add.w	r3, sl, #3
 8005dfa:	f000 bd49 	b.w	8006890 <_dtoa_r+0xb30>
 8005dfe:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005e02:	2200      	movs	r2, #0
 8005e04:	ec51 0b17 	vmov	r0, r1, d7
 8005e08:	2300      	movs	r3, #0
 8005e0a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005e0e:	f7fa fe83 	bl	8000b18 <__aeabi_dcmpeq>
 8005e12:	4680      	mov	r8, r0
 8005e14:	b158      	cbz	r0, 8005e2e <_dtoa_r+0xce>
 8005e16:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005e18:	2301      	movs	r3, #1
 8005e1a:	6013      	str	r3, [r2, #0]
 8005e1c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005e1e:	b113      	cbz	r3, 8005e26 <_dtoa_r+0xc6>
 8005e20:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005e22:	4b84      	ldr	r3, [pc, #528]	@ (8006034 <_dtoa_r+0x2d4>)
 8005e24:	6013      	str	r3, [r2, #0]
 8005e26:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006048 <_dtoa_r+0x2e8>
 8005e2a:	f000 bd33 	b.w	8006894 <_dtoa_r+0xb34>
 8005e2e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005e32:	aa16      	add	r2, sp, #88	@ 0x58
 8005e34:	a917      	add	r1, sp, #92	@ 0x5c
 8005e36:	4658      	mov	r0, fp
 8005e38:	f001 f980 	bl	800713c <__d2b>
 8005e3c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005e40:	4681      	mov	r9, r0
 8005e42:	2e00      	cmp	r6, #0
 8005e44:	d077      	beq.n	8005f36 <_dtoa_r+0x1d6>
 8005e46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e48:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8005e4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e54:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005e58:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005e5c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005e60:	4619      	mov	r1, r3
 8005e62:	2200      	movs	r2, #0
 8005e64:	4b74      	ldr	r3, [pc, #464]	@ (8006038 <_dtoa_r+0x2d8>)
 8005e66:	f7fa fa37 	bl	80002d8 <__aeabi_dsub>
 8005e6a:	a369      	add	r3, pc, #420	@ (adr r3, 8006010 <_dtoa_r+0x2b0>)
 8005e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e70:	f7fa fbea 	bl	8000648 <__aeabi_dmul>
 8005e74:	a368      	add	r3, pc, #416	@ (adr r3, 8006018 <_dtoa_r+0x2b8>)
 8005e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e7a:	f7fa fa2f 	bl	80002dc <__adddf3>
 8005e7e:	4604      	mov	r4, r0
 8005e80:	4630      	mov	r0, r6
 8005e82:	460d      	mov	r5, r1
 8005e84:	f7fa fb76 	bl	8000574 <__aeabi_i2d>
 8005e88:	a365      	add	r3, pc, #404	@ (adr r3, 8006020 <_dtoa_r+0x2c0>)
 8005e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e8e:	f7fa fbdb 	bl	8000648 <__aeabi_dmul>
 8005e92:	4602      	mov	r2, r0
 8005e94:	460b      	mov	r3, r1
 8005e96:	4620      	mov	r0, r4
 8005e98:	4629      	mov	r1, r5
 8005e9a:	f7fa fa1f 	bl	80002dc <__adddf3>
 8005e9e:	4604      	mov	r4, r0
 8005ea0:	460d      	mov	r5, r1
 8005ea2:	f7fa fe81 	bl	8000ba8 <__aeabi_d2iz>
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	4607      	mov	r7, r0
 8005eaa:	2300      	movs	r3, #0
 8005eac:	4620      	mov	r0, r4
 8005eae:	4629      	mov	r1, r5
 8005eb0:	f7fa fe3c 	bl	8000b2c <__aeabi_dcmplt>
 8005eb4:	b140      	cbz	r0, 8005ec8 <_dtoa_r+0x168>
 8005eb6:	4638      	mov	r0, r7
 8005eb8:	f7fa fb5c 	bl	8000574 <__aeabi_i2d>
 8005ebc:	4622      	mov	r2, r4
 8005ebe:	462b      	mov	r3, r5
 8005ec0:	f7fa fe2a 	bl	8000b18 <__aeabi_dcmpeq>
 8005ec4:	b900      	cbnz	r0, 8005ec8 <_dtoa_r+0x168>
 8005ec6:	3f01      	subs	r7, #1
 8005ec8:	2f16      	cmp	r7, #22
 8005eca:	d851      	bhi.n	8005f70 <_dtoa_r+0x210>
 8005ecc:	4b5b      	ldr	r3, [pc, #364]	@ (800603c <_dtoa_r+0x2dc>)
 8005ece:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ed6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005eda:	f7fa fe27 	bl	8000b2c <__aeabi_dcmplt>
 8005ede:	2800      	cmp	r0, #0
 8005ee0:	d048      	beq.n	8005f74 <_dtoa_r+0x214>
 8005ee2:	3f01      	subs	r7, #1
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	9312      	str	r3, [sp, #72]	@ 0x48
 8005ee8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005eea:	1b9b      	subs	r3, r3, r6
 8005eec:	1e5a      	subs	r2, r3, #1
 8005eee:	bf44      	itt	mi
 8005ef0:	f1c3 0801 	rsbmi	r8, r3, #1
 8005ef4:	2300      	movmi	r3, #0
 8005ef6:	9208      	str	r2, [sp, #32]
 8005ef8:	bf54      	ite	pl
 8005efa:	f04f 0800 	movpl.w	r8, #0
 8005efe:	9308      	strmi	r3, [sp, #32]
 8005f00:	2f00      	cmp	r7, #0
 8005f02:	db39      	blt.n	8005f78 <_dtoa_r+0x218>
 8005f04:	9b08      	ldr	r3, [sp, #32]
 8005f06:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005f08:	443b      	add	r3, r7
 8005f0a:	9308      	str	r3, [sp, #32]
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f12:	2b09      	cmp	r3, #9
 8005f14:	d864      	bhi.n	8005fe0 <_dtoa_r+0x280>
 8005f16:	2b05      	cmp	r3, #5
 8005f18:	bfc4      	itt	gt
 8005f1a:	3b04      	subgt	r3, #4
 8005f1c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8005f1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f20:	f1a3 0302 	sub.w	r3, r3, #2
 8005f24:	bfcc      	ite	gt
 8005f26:	2400      	movgt	r4, #0
 8005f28:	2401      	movle	r4, #1
 8005f2a:	2b03      	cmp	r3, #3
 8005f2c:	d863      	bhi.n	8005ff6 <_dtoa_r+0x296>
 8005f2e:	e8df f003 	tbb	[pc, r3]
 8005f32:	372a      	.short	0x372a
 8005f34:	5535      	.short	0x5535
 8005f36:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8005f3a:	441e      	add	r6, r3
 8005f3c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005f40:	2b20      	cmp	r3, #32
 8005f42:	bfc1      	itttt	gt
 8005f44:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005f48:	409f      	lslgt	r7, r3
 8005f4a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005f4e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005f52:	bfd6      	itet	le
 8005f54:	f1c3 0320 	rsble	r3, r3, #32
 8005f58:	ea47 0003 	orrgt.w	r0, r7, r3
 8005f5c:	fa04 f003 	lslle.w	r0, r4, r3
 8005f60:	f7fa faf8 	bl	8000554 <__aeabi_ui2d>
 8005f64:	2201      	movs	r2, #1
 8005f66:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005f6a:	3e01      	subs	r6, #1
 8005f6c:	9214      	str	r2, [sp, #80]	@ 0x50
 8005f6e:	e777      	b.n	8005e60 <_dtoa_r+0x100>
 8005f70:	2301      	movs	r3, #1
 8005f72:	e7b8      	b.n	8005ee6 <_dtoa_r+0x186>
 8005f74:	9012      	str	r0, [sp, #72]	@ 0x48
 8005f76:	e7b7      	b.n	8005ee8 <_dtoa_r+0x188>
 8005f78:	427b      	negs	r3, r7
 8005f7a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	eba8 0807 	sub.w	r8, r8, r7
 8005f82:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005f84:	e7c4      	b.n	8005f10 <_dtoa_r+0x1b0>
 8005f86:	2300      	movs	r3, #0
 8005f88:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	dc35      	bgt.n	8005ffc <_dtoa_r+0x29c>
 8005f90:	2301      	movs	r3, #1
 8005f92:	9300      	str	r3, [sp, #0]
 8005f94:	9307      	str	r3, [sp, #28]
 8005f96:	461a      	mov	r2, r3
 8005f98:	920e      	str	r2, [sp, #56]	@ 0x38
 8005f9a:	e00b      	b.n	8005fb4 <_dtoa_r+0x254>
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	e7f3      	b.n	8005f88 <_dtoa_r+0x228>
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005fa4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005fa6:	18fb      	adds	r3, r7, r3
 8005fa8:	9300      	str	r3, [sp, #0]
 8005faa:	3301      	adds	r3, #1
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	9307      	str	r3, [sp, #28]
 8005fb0:	bfb8      	it	lt
 8005fb2:	2301      	movlt	r3, #1
 8005fb4:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005fb8:	2100      	movs	r1, #0
 8005fba:	2204      	movs	r2, #4
 8005fbc:	f102 0514 	add.w	r5, r2, #20
 8005fc0:	429d      	cmp	r5, r3
 8005fc2:	d91f      	bls.n	8006004 <_dtoa_r+0x2a4>
 8005fc4:	6041      	str	r1, [r0, #4]
 8005fc6:	4658      	mov	r0, fp
 8005fc8:	f000 fd8e 	bl	8006ae8 <_Balloc>
 8005fcc:	4682      	mov	sl, r0
 8005fce:	2800      	cmp	r0, #0
 8005fd0:	d13c      	bne.n	800604c <_dtoa_r+0x2ec>
 8005fd2:	4b1b      	ldr	r3, [pc, #108]	@ (8006040 <_dtoa_r+0x2e0>)
 8005fd4:	4602      	mov	r2, r0
 8005fd6:	f240 11af 	movw	r1, #431	@ 0x1af
 8005fda:	e6d8      	b.n	8005d8e <_dtoa_r+0x2e>
 8005fdc:	2301      	movs	r3, #1
 8005fde:	e7e0      	b.n	8005fa2 <_dtoa_r+0x242>
 8005fe0:	2401      	movs	r4, #1
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fe6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005fe8:	f04f 33ff 	mov.w	r3, #4294967295
 8005fec:	9300      	str	r3, [sp, #0]
 8005fee:	9307      	str	r3, [sp, #28]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	2312      	movs	r3, #18
 8005ff4:	e7d0      	b.n	8005f98 <_dtoa_r+0x238>
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ffa:	e7f5      	b.n	8005fe8 <_dtoa_r+0x288>
 8005ffc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ffe:	9300      	str	r3, [sp, #0]
 8006000:	9307      	str	r3, [sp, #28]
 8006002:	e7d7      	b.n	8005fb4 <_dtoa_r+0x254>
 8006004:	3101      	adds	r1, #1
 8006006:	0052      	lsls	r2, r2, #1
 8006008:	e7d8      	b.n	8005fbc <_dtoa_r+0x25c>
 800600a:	bf00      	nop
 800600c:	f3af 8000 	nop.w
 8006010:	636f4361 	.word	0x636f4361
 8006014:	3fd287a7 	.word	0x3fd287a7
 8006018:	8b60c8b3 	.word	0x8b60c8b3
 800601c:	3fc68a28 	.word	0x3fc68a28
 8006020:	509f79fb 	.word	0x509f79fb
 8006024:	3fd34413 	.word	0x3fd34413
 8006028:	08007d11 	.word	0x08007d11
 800602c:	08007d28 	.word	0x08007d28
 8006030:	7ff00000 	.word	0x7ff00000
 8006034:	08007ce1 	.word	0x08007ce1
 8006038:	3ff80000 	.word	0x3ff80000
 800603c:	08007e20 	.word	0x08007e20
 8006040:	08007d80 	.word	0x08007d80
 8006044:	08007d0d 	.word	0x08007d0d
 8006048:	08007ce0 	.word	0x08007ce0
 800604c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006050:	6018      	str	r0, [r3, #0]
 8006052:	9b07      	ldr	r3, [sp, #28]
 8006054:	2b0e      	cmp	r3, #14
 8006056:	f200 80a4 	bhi.w	80061a2 <_dtoa_r+0x442>
 800605a:	2c00      	cmp	r4, #0
 800605c:	f000 80a1 	beq.w	80061a2 <_dtoa_r+0x442>
 8006060:	2f00      	cmp	r7, #0
 8006062:	dd33      	ble.n	80060cc <_dtoa_r+0x36c>
 8006064:	4bad      	ldr	r3, [pc, #692]	@ (800631c <_dtoa_r+0x5bc>)
 8006066:	f007 020f 	and.w	r2, r7, #15
 800606a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800606e:	ed93 7b00 	vldr	d7, [r3]
 8006072:	05f8      	lsls	r0, r7, #23
 8006074:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006078:	ea4f 1427 	mov.w	r4, r7, asr #4
 800607c:	d516      	bpl.n	80060ac <_dtoa_r+0x34c>
 800607e:	4ba8      	ldr	r3, [pc, #672]	@ (8006320 <_dtoa_r+0x5c0>)
 8006080:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006084:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006088:	f7fa fc08 	bl	800089c <__aeabi_ddiv>
 800608c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006090:	f004 040f 	and.w	r4, r4, #15
 8006094:	2603      	movs	r6, #3
 8006096:	4da2      	ldr	r5, [pc, #648]	@ (8006320 <_dtoa_r+0x5c0>)
 8006098:	b954      	cbnz	r4, 80060b0 <_dtoa_r+0x350>
 800609a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800609e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060a2:	f7fa fbfb 	bl	800089c <__aeabi_ddiv>
 80060a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060aa:	e028      	b.n	80060fe <_dtoa_r+0x39e>
 80060ac:	2602      	movs	r6, #2
 80060ae:	e7f2      	b.n	8006096 <_dtoa_r+0x336>
 80060b0:	07e1      	lsls	r1, r4, #31
 80060b2:	d508      	bpl.n	80060c6 <_dtoa_r+0x366>
 80060b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80060b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80060bc:	f7fa fac4 	bl	8000648 <__aeabi_dmul>
 80060c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80060c4:	3601      	adds	r6, #1
 80060c6:	1064      	asrs	r4, r4, #1
 80060c8:	3508      	adds	r5, #8
 80060ca:	e7e5      	b.n	8006098 <_dtoa_r+0x338>
 80060cc:	f000 80d2 	beq.w	8006274 <_dtoa_r+0x514>
 80060d0:	427c      	negs	r4, r7
 80060d2:	4b92      	ldr	r3, [pc, #584]	@ (800631c <_dtoa_r+0x5bc>)
 80060d4:	4d92      	ldr	r5, [pc, #584]	@ (8006320 <_dtoa_r+0x5c0>)
 80060d6:	f004 020f 	and.w	r2, r4, #15
 80060da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80060de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80060e6:	f7fa faaf 	bl	8000648 <__aeabi_dmul>
 80060ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060ee:	1124      	asrs	r4, r4, #4
 80060f0:	2300      	movs	r3, #0
 80060f2:	2602      	movs	r6, #2
 80060f4:	2c00      	cmp	r4, #0
 80060f6:	f040 80b2 	bne.w	800625e <_dtoa_r+0x4fe>
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d1d3      	bne.n	80060a6 <_dtoa_r+0x346>
 80060fe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006100:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006104:	2b00      	cmp	r3, #0
 8006106:	f000 80b7 	beq.w	8006278 <_dtoa_r+0x518>
 800610a:	4b86      	ldr	r3, [pc, #536]	@ (8006324 <_dtoa_r+0x5c4>)
 800610c:	2200      	movs	r2, #0
 800610e:	4620      	mov	r0, r4
 8006110:	4629      	mov	r1, r5
 8006112:	f7fa fd0b 	bl	8000b2c <__aeabi_dcmplt>
 8006116:	2800      	cmp	r0, #0
 8006118:	f000 80ae 	beq.w	8006278 <_dtoa_r+0x518>
 800611c:	9b07      	ldr	r3, [sp, #28]
 800611e:	2b00      	cmp	r3, #0
 8006120:	f000 80aa 	beq.w	8006278 <_dtoa_r+0x518>
 8006124:	9b00      	ldr	r3, [sp, #0]
 8006126:	2b00      	cmp	r3, #0
 8006128:	dd37      	ble.n	800619a <_dtoa_r+0x43a>
 800612a:	1e7b      	subs	r3, r7, #1
 800612c:	9304      	str	r3, [sp, #16]
 800612e:	4620      	mov	r0, r4
 8006130:	4b7d      	ldr	r3, [pc, #500]	@ (8006328 <_dtoa_r+0x5c8>)
 8006132:	2200      	movs	r2, #0
 8006134:	4629      	mov	r1, r5
 8006136:	f7fa fa87 	bl	8000648 <__aeabi_dmul>
 800613a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800613e:	9c00      	ldr	r4, [sp, #0]
 8006140:	3601      	adds	r6, #1
 8006142:	4630      	mov	r0, r6
 8006144:	f7fa fa16 	bl	8000574 <__aeabi_i2d>
 8006148:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800614c:	f7fa fa7c 	bl	8000648 <__aeabi_dmul>
 8006150:	4b76      	ldr	r3, [pc, #472]	@ (800632c <_dtoa_r+0x5cc>)
 8006152:	2200      	movs	r2, #0
 8006154:	f7fa f8c2 	bl	80002dc <__adddf3>
 8006158:	4605      	mov	r5, r0
 800615a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800615e:	2c00      	cmp	r4, #0
 8006160:	f040 808d 	bne.w	800627e <_dtoa_r+0x51e>
 8006164:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006168:	4b71      	ldr	r3, [pc, #452]	@ (8006330 <_dtoa_r+0x5d0>)
 800616a:	2200      	movs	r2, #0
 800616c:	f7fa f8b4 	bl	80002d8 <__aeabi_dsub>
 8006170:	4602      	mov	r2, r0
 8006172:	460b      	mov	r3, r1
 8006174:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006178:	462a      	mov	r2, r5
 800617a:	4633      	mov	r3, r6
 800617c:	f7fa fcf4 	bl	8000b68 <__aeabi_dcmpgt>
 8006180:	2800      	cmp	r0, #0
 8006182:	f040 828b 	bne.w	800669c <_dtoa_r+0x93c>
 8006186:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800618a:	462a      	mov	r2, r5
 800618c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006190:	f7fa fccc 	bl	8000b2c <__aeabi_dcmplt>
 8006194:	2800      	cmp	r0, #0
 8006196:	f040 8128 	bne.w	80063ea <_dtoa_r+0x68a>
 800619a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800619e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80061a2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	f2c0 815a 	blt.w	800645e <_dtoa_r+0x6fe>
 80061aa:	2f0e      	cmp	r7, #14
 80061ac:	f300 8157 	bgt.w	800645e <_dtoa_r+0x6fe>
 80061b0:	4b5a      	ldr	r3, [pc, #360]	@ (800631c <_dtoa_r+0x5bc>)
 80061b2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80061b6:	ed93 7b00 	vldr	d7, [r3]
 80061ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80061bc:	2b00      	cmp	r3, #0
 80061be:	ed8d 7b00 	vstr	d7, [sp]
 80061c2:	da03      	bge.n	80061cc <_dtoa_r+0x46c>
 80061c4:	9b07      	ldr	r3, [sp, #28]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	f340 8101 	ble.w	80063ce <_dtoa_r+0x66e>
 80061cc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80061d0:	4656      	mov	r6, sl
 80061d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061d6:	4620      	mov	r0, r4
 80061d8:	4629      	mov	r1, r5
 80061da:	f7fa fb5f 	bl	800089c <__aeabi_ddiv>
 80061de:	f7fa fce3 	bl	8000ba8 <__aeabi_d2iz>
 80061e2:	4680      	mov	r8, r0
 80061e4:	f7fa f9c6 	bl	8000574 <__aeabi_i2d>
 80061e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061ec:	f7fa fa2c 	bl	8000648 <__aeabi_dmul>
 80061f0:	4602      	mov	r2, r0
 80061f2:	460b      	mov	r3, r1
 80061f4:	4620      	mov	r0, r4
 80061f6:	4629      	mov	r1, r5
 80061f8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80061fc:	f7fa f86c 	bl	80002d8 <__aeabi_dsub>
 8006200:	f806 4b01 	strb.w	r4, [r6], #1
 8006204:	9d07      	ldr	r5, [sp, #28]
 8006206:	eba6 040a 	sub.w	r4, r6, sl
 800620a:	42a5      	cmp	r5, r4
 800620c:	4602      	mov	r2, r0
 800620e:	460b      	mov	r3, r1
 8006210:	f040 8117 	bne.w	8006442 <_dtoa_r+0x6e2>
 8006214:	f7fa f862 	bl	80002dc <__adddf3>
 8006218:	e9dd 2300 	ldrd	r2, r3, [sp]
 800621c:	4604      	mov	r4, r0
 800621e:	460d      	mov	r5, r1
 8006220:	f7fa fca2 	bl	8000b68 <__aeabi_dcmpgt>
 8006224:	2800      	cmp	r0, #0
 8006226:	f040 80f9 	bne.w	800641c <_dtoa_r+0x6bc>
 800622a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800622e:	4620      	mov	r0, r4
 8006230:	4629      	mov	r1, r5
 8006232:	f7fa fc71 	bl	8000b18 <__aeabi_dcmpeq>
 8006236:	b118      	cbz	r0, 8006240 <_dtoa_r+0x4e0>
 8006238:	f018 0f01 	tst.w	r8, #1
 800623c:	f040 80ee 	bne.w	800641c <_dtoa_r+0x6bc>
 8006240:	4649      	mov	r1, r9
 8006242:	4658      	mov	r0, fp
 8006244:	f000 fc90 	bl	8006b68 <_Bfree>
 8006248:	2300      	movs	r3, #0
 800624a:	7033      	strb	r3, [r6, #0]
 800624c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800624e:	3701      	adds	r7, #1
 8006250:	601f      	str	r7, [r3, #0]
 8006252:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006254:	2b00      	cmp	r3, #0
 8006256:	f000 831d 	beq.w	8006894 <_dtoa_r+0xb34>
 800625a:	601e      	str	r6, [r3, #0]
 800625c:	e31a      	b.n	8006894 <_dtoa_r+0xb34>
 800625e:	07e2      	lsls	r2, r4, #31
 8006260:	d505      	bpl.n	800626e <_dtoa_r+0x50e>
 8006262:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006266:	f7fa f9ef 	bl	8000648 <__aeabi_dmul>
 800626a:	3601      	adds	r6, #1
 800626c:	2301      	movs	r3, #1
 800626e:	1064      	asrs	r4, r4, #1
 8006270:	3508      	adds	r5, #8
 8006272:	e73f      	b.n	80060f4 <_dtoa_r+0x394>
 8006274:	2602      	movs	r6, #2
 8006276:	e742      	b.n	80060fe <_dtoa_r+0x39e>
 8006278:	9c07      	ldr	r4, [sp, #28]
 800627a:	9704      	str	r7, [sp, #16]
 800627c:	e761      	b.n	8006142 <_dtoa_r+0x3e2>
 800627e:	4b27      	ldr	r3, [pc, #156]	@ (800631c <_dtoa_r+0x5bc>)
 8006280:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006282:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006286:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800628a:	4454      	add	r4, sl
 800628c:	2900      	cmp	r1, #0
 800628e:	d053      	beq.n	8006338 <_dtoa_r+0x5d8>
 8006290:	4928      	ldr	r1, [pc, #160]	@ (8006334 <_dtoa_r+0x5d4>)
 8006292:	2000      	movs	r0, #0
 8006294:	f7fa fb02 	bl	800089c <__aeabi_ddiv>
 8006298:	4633      	mov	r3, r6
 800629a:	462a      	mov	r2, r5
 800629c:	f7fa f81c 	bl	80002d8 <__aeabi_dsub>
 80062a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80062a4:	4656      	mov	r6, sl
 80062a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062aa:	f7fa fc7d 	bl	8000ba8 <__aeabi_d2iz>
 80062ae:	4605      	mov	r5, r0
 80062b0:	f7fa f960 	bl	8000574 <__aeabi_i2d>
 80062b4:	4602      	mov	r2, r0
 80062b6:	460b      	mov	r3, r1
 80062b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062bc:	f7fa f80c 	bl	80002d8 <__aeabi_dsub>
 80062c0:	3530      	adds	r5, #48	@ 0x30
 80062c2:	4602      	mov	r2, r0
 80062c4:	460b      	mov	r3, r1
 80062c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80062ca:	f806 5b01 	strb.w	r5, [r6], #1
 80062ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80062d2:	f7fa fc2b 	bl	8000b2c <__aeabi_dcmplt>
 80062d6:	2800      	cmp	r0, #0
 80062d8:	d171      	bne.n	80063be <_dtoa_r+0x65e>
 80062da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80062de:	4911      	ldr	r1, [pc, #68]	@ (8006324 <_dtoa_r+0x5c4>)
 80062e0:	2000      	movs	r0, #0
 80062e2:	f7f9 fff9 	bl	80002d8 <__aeabi_dsub>
 80062e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80062ea:	f7fa fc1f 	bl	8000b2c <__aeabi_dcmplt>
 80062ee:	2800      	cmp	r0, #0
 80062f0:	f040 8095 	bne.w	800641e <_dtoa_r+0x6be>
 80062f4:	42a6      	cmp	r6, r4
 80062f6:	f43f af50 	beq.w	800619a <_dtoa_r+0x43a>
 80062fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80062fe:	4b0a      	ldr	r3, [pc, #40]	@ (8006328 <_dtoa_r+0x5c8>)
 8006300:	2200      	movs	r2, #0
 8006302:	f7fa f9a1 	bl	8000648 <__aeabi_dmul>
 8006306:	4b08      	ldr	r3, [pc, #32]	@ (8006328 <_dtoa_r+0x5c8>)
 8006308:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800630c:	2200      	movs	r2, #0
 800630e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006312:	f7fa f999 	bl	8000648 <__aeabi_dmul>
 8006316:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800631a:	e7c4      	b.n	80062a6 <_dtoa_r+0x546>
 800631c:	08007e20 	.word	0x08007e20
 8006320:	08007df8 	.word	0x08007df8
 8006324:	3ff00000 	.word	0x3ff00000
 8006328:	40240000 	.word	0x40240000
 800632c:	401c0000 	.word	0x401c0000
 8006330:	40140000 	.word	0x40140000
 8006334:	3fe00000 	.word	0x3fe00000
 8006338:	4631      	mov	r1, r6
 800633a:	4628      	mov	r0, r5
 800633c:	f7fa f984 	bl	8000648 <__aeabi_dmul>
 8006340:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006344:	9415      	str	r4, [sp, #84]	@ 0x54
 8006346:	4656      	mov	r6, sl
 8006348:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800634c:	f7fa fc2c 	bl	8000ba8 <__aeabi_d2iz>
 8006350:	4605      	mov	r5, r0
 8006352:	f7fa f90f 	bl	8000574 <__aeabi_i2d>
 8006356:	4602      	mov	r2, r0
 8006358:	460b      	mov	r3, r1
 800635a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800635e:	f7f9 ffbb 	bl	80002d8 <__aeabi_dsub>
 8006362:	3530      	adds	r5, #48	@ 0x30
 8006364:	f806 5b01 	strb.w	r5, [r6], #1
 8006368:	4602      	mov	r2, r0
 800636a:	460b      	mov	r3, r1
 800636c:	42a6      	cmp	r6, r4
 800636e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006372:	f04f 0200 	mov.w	r2, #0
 8006376:	d124      	bne.n	80063c2 <_dtoa_r+0x662>
 8006378:	4bac      	ldr	r3, [pc, #688]	@ (800662c <_dtoa_r+0x8cc>)
 800637a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800637e:	f7f9 ffad 	bl	80002dc <__adddf3>
 8006382:	4602      	mov	r2, r0
 8006384:	460b      	mov	r3, r1
 8006386:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800638a:	f7fa fbed 	bl	8000b68 <__aeabi_dcmpgt>
 800638e:	2800      	cmp	r0, #0
 8006390:	d145      	bne.n	800641e <_dtoa_r+0x6be>
 8006392:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006396:	49a5      	ldr	r1, [pc, #660]	@ (800662c <_dtoa_r+0x8cc>)
 8006398:	2000      	movs	r0, #0
 800639a:	f7f9 ff9d 	bl	80002d8 <__aeabi_dsub>
 800639e:	4602      	mov	r2, r0
 80063a0:	460b      	mov	r3, r1
 80063a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063a6:	f7fa fbc1 	bl	8000b2c <__aeabi_dcmplt>
 80063aa:	2800      	cmp	r0, #0
 80063ac:	f43f aef5 	beq.w	800619a <_dtoa_r+0x43a>
 80063b0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80063b2:	1e73      	subs	r3, r6, #1
 80063b4:	9315      	str	r3, [sp, #84]	@ 0x54
 80063b6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80063ba:	2b30      	cmp	r3, #48	@ 0x30
 80063bc:	d0f8      	beq.n	80063b0 <_dtoa_r+0x650>
 80063be:	9f04      	ldr	r7, [sp, #16]
 80063c0:	e73e      	b.n	8006240 <_dtoa_r+0x4e0>
 80063c2:	4b9b      	ldr	r3, [pc, #620]	@ (8006630 <_dtoa_r+0x8d0>)
 80063c4:	f7fa f940 	bl	8000648 <__aeabi_dmul>
 80063c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063cc:	e7bc      	b.n	8006348 <_dtoa_r+0x5e8>
 80063ce:	d10c      	bne.n	80063ea <_dtoa_r+0x68a>
 80063d0:	4b98      	ldr	r3, [pc, #608]	@ (8006634 <_dtoa_r+0x8d4>)
 80063d2:	2200      	movs	r2, #0
 80063d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80063d8:	f7fa f936 	bl	8000648 <__aeabi_dmul>
 80063dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80063e0:	f7fa fbb8 	bl	8000b54 <__aeabi_dcmpge>
 80063e4:	2800      	cmp	r0, #0
 80063e6:	f000 8157 	beq.w	8006698 <_dtoa_r+0x938>
 80063ea:	2400      	movs	r4, #0
 80063ec:	4625      	mov	r5, r4
 80063ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80063f0:	43db      	mvns	r3, r3
 80063f2:	9304      	str	r3, [sp, #16]
 80063f4:	4656      	mov	r6, sl
 80063f6:	2700      	movs	r7, #0
 80063f8:	4621      	mov	r1, r4
 80063fa:	4658      	mov	r0, fp
 80063fc:	f000 fbb4 	bl	8006b68 <_Bfree>
 8006400:	2d00      	cmp	r5, #0
 8006402:	d0dc      	beq.n	80063be <_dtoa_r+0x65e>
 8006404:	b12f      	cbz	r7, 8006412 <_dtoa_r+0x6b2>
 8006406:	42af      	cmp	r7, r5
 8006408:	d003      	beq.n	8006412 <_dtoa_r+0x6b2>
 800640a:	4639      	mov	r1, r7
 800640c:	4658      	mov	r0, fp
 800640e:	f000 fbab 	bl	8006b68 <_Bfree>
 8006412:	4629      	mov	r1, r5
 8006414:	4658      	mov	r0, fp
 8006416:	f000 fba7 	bl	8006b68 <_Bfree>
 800641a:	e7d0      	b.n	80063be <_dtoa_r+0x65e>
 800641c:	9704      	str	r7, [sp, #16]
 800641e:	4633      	mov	r3, r6
 8006420:	461e      	mov	r6, r3
 8006422:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006426:	2a39      	cmp	r2, #57	@ 0x39
 8006428:	d107      	bne.n	800643a <_dtoa_r+0x6da>
 800642a:	459a      	cmp	sl, r3
 800642c:	d1f8      	bne.n	8006420 <_dtoa_r+0x6c0>
 800642e:	9a04      	ldr	r2, [sp, #16]
 8006430:	3201      	adds	r2, #1
 8006432:	9204      	str	r2, [sp, #16]
 8006434:	2230      	movs	r2, #48	@ 0x30
 8006436:	f88a 2000 	strb.w	r2, [sl]
 800643a:	781a      	ldrb	r2, [r3, #0]
 800643c:	3201      	adds	r2, #1
 800643e:	701a      	strb	r2, [r3, #0]
 8006440:	e7bd      	b.n	80063be <_dtoa_r+0x65e>
 8006442:	4b7b      	ldr	r3, [pc, #492]	@ (8006630 <_dtoa_r+0x8d0>)
 8006444:	2200      	movs	r2, #0
 8006446:	f7fa f8ff 	bl	8000648 <__aeabi_dmul>
 800644a:	2200      	movs	r2, #0
 800644c:	2300      	movs	r3, #0
 800644e:	4604      	mov	r4, r0
 8006450:	460d      	mov	r5, r1
 8006452:	f7fa fb61 	bl	8000b18 <__aeabi_dcmpeq>
 8006456:	2800      	cmp	r0, #0
 8006458:	f43f aebb 	beq.w	80061d2 <_dtoa_r+0x472>
 800645c:	e6f0      	b.n	8006240 <_dtoa_r+0x4e0>
 800645e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006460:	2a00      	cmp	r2, #0
 8006462:	f000 80db 	beq.w	800661c <_dtoa_r+0x8bc>
 8006466:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006468:	2a01      	cmp	r2, #1
 800646a:	f300 80bf 	bgt.w	80065ec <_dtoa_r+0x88c>
 800646e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006470:	2a00      	cmp	r2, #0
 8006472:	f000 80b7 	beq.w	80065e4 <_dtoa_r+0x884>
 8006476:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800647a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800647c:	4646      	mov	r6, r8
 800647e:	9a08      	ldr	r2, [sp, #32]
 8006480:	2101      	movs	r1, #1
 8006482:	441a      	add	r2, r3
 8006484:	4658      	mov	r0, fp
 8006486:	4498      	add	r8, r3
 8006488:	9208      	str	r2, [sp, #32]
 800648a:	f000 fc21 	bl	8006cd0 <__i2b>
 800648e:	4605      	mov	r5, r0
 8006490:	b15e      	cbz	r6, 80064aa <_dtoa_r+0x74a>
 8006492:	9b08      	ldr	r3, [sp, #32]
 8006494:	2b00      	cmp	r3, #0
 8006496:	dd08      	ble.n	80064aa <_dtoa_r+0x74a>
 8006498:	42b3      	cmp	r3, r6
 800649a:	9a08      	ldr	r2, [sp, #32]
 800649c:	bfa8      	it	ge
 800649e:	4633      	movge	r3, r6
 80064a0:	eba8 0803 	sub.w	r8, r8, r3
 80064a4:	1af6      	subs	r6, r6, r3
 80064a6:	1ad3      	subs	r3, r2, r3
 80064a8:	9308      	str	r3, [sp, #32]
 80064aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064ac:	b1f3      	cbz	r3, 80064ec <_dtoa_r+0x78c>
 80064ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	f000 80b7 	beq.w	8006624 <_dtoa_r+0x8c4>
 80064b6:	b18c      	cbz	r4, 80064dc <_dtoa_r+0x77c>
 80064b8:	4629      	mov	r1, r5
 80064ba:	4622      	mov	r2, r4
 80064bc:	4658      	mov	r0, fp
 80064be:	f000 fcc7 	bl	8006e50 <__pow5mult>
 80064c2:	464a      	mov	r2, r9
 80064c4:	4601      	mov	r1, r0
 80064c6:	4605      	mov	r5, r0
 80064c8:	4658      	mov	r0, fp
 80064ca:	f000 fc17 	bl	8006cfc <__multiply>
 80064ce:	4649      	mov	r1, r9
 80064d0:	9004      	str	r0, [sp, #16]
 80064d2:	4658      	mov	r0, fp
 80064d4:	f000 fb48 	bl	8006b68 <_Bfree>
 80064d8:	9b04      	ldr	r3, [sp, #16]
 80064da:	4699      	mov	r9, r3
 80064dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064de:	1b1a      	subs	r2, r3, r4
 80064e0:	d004      	beq.n	80064ec <_dtoa_r+0x78c>
 80064e2:	4649      	mov	r1, r9
 80064e4:	4658      	mov	r0, fp
 80064e6:	f000 fcb3 	bl	8006e50 <__pow5mult>
 80064ea:	4681      	mov	r9, r0
 80064ec:	2101      	movs	r1, #1
 80064ee:	4658      	mov	r0, fp
 80064f0:	f000 fbee 	bl	8006cd0 <__i2b>
 80064f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80064f6:	4604      	mov	r4, r0
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	f000 81cf 	beq.w	800689c <_dtoa_r+0xb3c>
 80064fe:	461a      	mov	r2, r3
 8006500:	4601      	mov	r1, r0
 8006502:	4658      	mov	r0, fp
 8006504:	f000 fca4 	bl	8006e50 <__pow5mult>
 8006508:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800650a:	2b01      	cmp	r3, #1
 800650c:	4604      	mov	r4, r0
 800650e:	f300 8095 	bgt.w	800663c <_dtoa_r+0x8dc>
 8006512:	9b02      	ldr	r3, [sp, #8]
 8006514:	2b00      	cmp	r3, #0
 8006516:	f040 8087 	bne.w	8006628 <_dtoa_r+0x8c8>
 800651a:	9b03      	ldr	r3, [sp, #12]
 800651c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006520:	2b00      	cmp	r3, #0
 8006522:	f040 8089 	bne.w	8006638 <_dtoa_r+0x8d8>
 8006526:	9b03      	ldr	r3, [sp, #12]
 8006528:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800652c:	0d1b      	lsrs	r3, r3, #20
 800652e:	051b      	lsls	r3, r3, #20
 8006530:	b12b      	cbz	r3, 800653e <_dtoa_r+0x7de>
 8006532:	9b08      	ldr	r3, [sp, #32]
 8006534:	3301      	adds	r3, #1
 8006536:	9308      	str	r3, [sp, #32]
 8006538:	f108 0801 	add.w	r8, r8, #1
 800653c:	2301      	movs	r3, #1
 800653e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006540:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006542:	2b00      	cmp	r3, #0
 8006544:	f000 81b0 	beq.w	80068a8 <_dtoa_r+0xb48>
 8006548:	6923      	ldr	r3, [r4, #16]
 800654a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800654e:	6918      	ldr	r0, [r3, #16]
 8006550:	f000 fb72 	bl	8006c38 <__hi0bits>
 8006554:	f1c0 0020 	rsb	r0, r0, #32
 8006558:	9b08      	ldr	r3, [sp, #32]
 800655a:	4418      	add	r0, r3
 800655c:	f010 001f 	ands.w	r0, r0, #31
 8006560:	d077      	beq.n	8006652 <_dtoa_r+0x8f2>
 8006562:	f1c0 0320 	rsb	r3, r0, #32
 8006566:	2b04      	cmp	r3, #4
 8006568:	dd6b      	ble.n	8006642 <_dtoa_r+0x8e2>
 800656a:	9b08      	ldr	r3, [sp, #32]
 800656c:	f1c0 001c 	rsb	r0, r0, #28
 8006570:	4403      	add	r3, r0
 8006572:	4480      	add	r8, r0
 8006574:	4406      	add	r6, r0
 8006576:	9308      	str	r3, [sp, #32]
 8006578:	f1b8 0f00 	cmp.w	r8, #0
 800657c:	dd05      	ble.n	800658a <_dtoa_r+0x82a>
 800657e:	4649      	mov	r1, r9
 8006580:	4642      	mov	r2, r8
 8006582:	4658      	mov	r0, fp
 8006584:	f000 fcbe 	bl	8006f04 <__lshift>
 8006588:	4681      	mov	r9, r0
 800658a:	9b08      	ldr	r3, [sp, #32]
 800658c:	2b00      	cmp	r3, #0
 800658e:	dd05      	ble.n	800659c <_dtoa_r+0x83c>
 8006590:	4621      	mov	r1, r4
 8006592:	461a      	mov	r2, r3
 8006594:	4658      	mov	r0, fp
 8006596:	f000 fcb5 	bl	8006f04 <__lshift>
 800659a:	4604      	mov	r4, r0
 800659c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d059      	beq.n	8006656 <_dtoa_r+0x8f6>
 80065a2:	4621      	mov	r1, r4
 80065a4:	4648      	mov	r0, r9
 80065a6:	f000 fd19 	bl	8006fdc <__mcmp>
 80065aa:	2800      	cmp	r0, #0
 80065ac:	da53      	bge.n	8006656 <_dtoa_r+0x8f6>
 80065ae:	1e7b      	subs	r3, r7, #1
 80065b0:	9304      	str	r3, [sp, #16]
 80065b2:	4649      	mov	r1, r9
 80065b4:	2300      	movs	r3, #0
 80065b6:	220a      	movs	r2, #10
 80065b8:	4658      	mov	r0, fp
 80065ba:	f000 faf7 	bl	8006bac <__multadd>
 80065be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065c0:	4681      	mov	r9, r0
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	f000 8172 	beq.w	80068ac <_dtoa_r+0xb4c>
 80065c8:	2300      	movs	r3, #0
 80065ca:	4629      	mov	r1, r5
 80065cc:	220a      	movs	r2, #10
 80065ce:	4658      	mov	r0, fp
 80065d0:	f000 faec 	bl	8006bac <__multadd>
 80065d4:	9b00      	ldr	r3, [sp, #0]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	4605      	mov	r5, r0
 80065da:	dc67      	bgt.n	80066ac <_dtoa_r+0x94c>
 80065dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065de:	2b02      	cmp	r3, #2
 80065e0:	dc41      	bgt.n	8006666 <_dtoa_r+0x906>
 80065e2:	e063      	b.n	80066ac <_dtoa_r+0x94c>
 80065e4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80065e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80065ea:	e746      	b.n	800647a <_dtoa_r+0x71a>
 80065ec:	9b07      	ldr	r3, [sp, #28]
 80065ee:	1e5c      	subs	r4, r3, #1
 80065f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065f2:	42a3      	cmp	r3, r4
 80065f4:	bfbf      	itttt	lt
 80065f6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80065f8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80065fa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80065fc:	1ae3      	sublt	r3, r4, r3
 80065fe:	bfb4      	ite	lt
 8006600:	18d2      	addlt	r2, r2, r3
 8006602:	1b1c      	subge	r4, r3, r4
 8006604:	9b07      	ldr	r3, [sp, #28]
 8006606:	bfbc      	itt	lt
 8006608:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800660a:	2400      	movlt	r4, #0
 800660c:	2b00      	cmp	r3, #0
 800660e:	bfb5      	itete	lt
 8006610:	eba8 0603 	sublt.w	r6, r8, r3
 8006614:	9b07      	ldrge	r3, [sp, #28]
 8006616:	2300      	movlt	r3, #0
 8006618:	4646      	movge	r6, r8
 800661a:	e730      	b.n	800647e <_dtoa_r+0x71e>
 800661c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800661e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006620:	4646      	mov	r6, r8
 8006622:	e735      	b.n	8006490 <_dtoa_r+0x730>
 8006624:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006626:	e75c      	b.n	80064e2 <_dtoa_r+0x782>
 8006628:	2300      	movs	r3, #0
 800662a:	e788      	b.n	800653e <_dtoa_r+0x7de>
 800662c:	3fe00000 	.word	0x3fe00000
 8006630:	40240000 	.word	0x40240000
 8006634:	40140000 	.word	0x40140000
 8006638:	9b02      	ldr	r3, [sp, #8]
 800663a:	e780      	b.n	800653e <_dtoa_r+0x7de>
 800663c:	2300      	movs	r3, #0
 800663e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006640:	e782      	b.n	8006548 <_dtoa_r+0x7e8>
 8006642:	d099      	beq.n	8006578 <_dtoa_r+0x818>
 8006644:	9a08      	ldr	r2, [sp, #32]
 8006646:	331c      	adds	r3, #28
 8006648:	441a      	add	r2, r3
 800664a:	4498      	add	r8, r3
 800664c:	441e      	add	r6, r3
 800664e:	9208      	str	r2, [sp, #32]
 8006650:	e792      	b.n	8006578 <_dtoa_r+0x818>
 8006652:	4603      	mov	r3, r0
 8006654:	e7f6      	b.n	8006644 <_dtoa_r+0x8e4>
 8006656:	9b07      	ldr	r3, [sp, #28]
 8006658:	9704      	str	r7, [sp, #16]
 800665a:	2b00      	cmp	r3, #0
 800665c:	dc20      	bgt.n	80066a0 <_dtoa_r+0x940>
 800665e:	9300      	str	r3, [sp, #0]
 8006660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006662:	2b02      	cmp	r3, #2
 8006664:	dd1e      	ble.n	80066a4 <_dtoa_r+0x944>
 8006666:	9b00      	ldr	r3, [sp, #0]
 8006668:	2b00      	cmp	r3, #0
 800666a:	f47f aec0 	bne.w	80063ee <_dtoa_r+0x68e>
 800666e:	4621      	mov	r1, r4
 8006670:	2205      	movs	r2, #5
 8006672:	4658      	mov	r0, fp
 8006674:	f000 fa9a 	bl	8006bac <__multadd>
 8006678:	4601      	mov	r1, r0
 800667a:	4604      	mov	r4, r0
 800667c:	4648      	mov	r0, r9
 800667e:	f000 fcad 	bl	8006fdc <__mcmp>
 8006682:	2800      	cmp	r0, #0
 8006684:	f77f aeb3 	ble.w	80063ee <_dtoa_r+0x68e>
 8006688:	4656      	mov	r6, sl
 800668a:	2331      	movs	r3, #49	@ 0x31
 800668c:	f806 3b01 	strb.w	r3, [r6], #1
 8006690:	9b04      	ldr	r3, [sp, #16]
 8006692:	3301      	adds	r3, #1
 8006694:	9304      	str	r3, [sp, #16]
 8006696:	e6ae      	b.n	80063f6 <_dtoa_r+0x696>
 8006698:	9c07      	ldr	r4, [sp, #28]
 800669a:	9704      	str	r7, [sp, #16]
 800669c:	4625      	mov	r5, r4
 800669e:	e7f3      	b.n	8006688 <_dtoa_r+0x928>
 80066a0:	9b07      	ldr	r3, [sp, #28]
 80066a2:	9300      	str	r3, [sp, #0]
 80066a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	f000 8104 	beq.w	80068b4 <_dtoa_r+0xb54>
 80066ac:	2e00      	cmp	r6, #0
 80066ae:	dd05      	ble.n	80066bc <_dtoa_r+0x95c>
 80066b0:	4629      	mov	r1, r5
 80066b2:	4632      	mov	r2, r6
 80066b4:	4658      	mov	r0, fp
 80066b6:	f000 fc25 	bl	8006f04 <__lshift>
 80066ba:	4605      	mov	r5, r0
 80066bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d05a      	beq.n	8006778 <_dtoa_r+0xa18>
 80066c2:	6869      	ldr	r1, [r5, #4]
 80066c4:	4658      	mov	r0, fp
 80066c6:	f000 fa0f 	bl	8006ae8 <_Balloc>
 80066ca:	4606      	mov	r6, r0
 80066cc:	b928      	cbnz	r0, 80066da <_dtoa_r+0x97a>
 80066ce:	4b84      	ldr	r3, [pc, #528]	@ (80068e0 <_dtoa_r+0xb80>)
 80066d0:	4602      	mov	r2, r0
 80066d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80066d6:	f7ff bb5a 	b.w	8005d8e <_dtoa_r+0x2e>
 80066da:	692a      	ldr	r2, [r5, #16]
 80066dc:	3202      	adds	r2, #2
 80066de:	0092      	lsls	r2, r2, #2
 80066e0:	f105 010c 	add.w	r1, r5, #12
 80066e4:	300c      	adds	r0, #12
 80066e6:	f001 f975 	bl	80079d4 <memcpy>
 80066ea:	2201      	movs	r2, #1
 80066ec:	4631      	mov	r1, r6
 80066ee:	4658      	mov	r0, fp
 80066f0:	f000 fc08 	bl	8006f04 <__lshift>
 80066f4:	f10a 0301 	add.w	r3, sl, #1
 80066f8:	9307      	str	r3, [sp, #28]
 80066fa:	9b00      	ldr	r3, [sp, #0]
 80066fc:	4453      	add	r3, sl
 80066fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006700:	9b02      	ldr	r3, [sp, #8]
 8006702:	f003 0301 	and.w	r3, r3, #1
 8006706:	462f      	mov	r7, r5
 8006708:	930a      	str	r3, [sp, #40]	@ 0x28
 800670a:	4605      	mov	r5, r0
 800670c:	9b07      	ldr	r3, [sp, #28]
 800670e:	4621      	mov	r1, r4
 8006710:	3b01      	subs	r3, #1
 8006712:	4648      	mov	r0, r9
 8006714:	9300      	str	r3, [sp, #0]
 8006716:	f7ff fa9a 	bl	8005c4e <quorem>
 800671a:	4639      	mov	r1, r7
 800671c:	9002      	str	r0, [sp, #8]
 800671e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006722:	4648      	mov	r0, r9
 8006724:	f000 fc5a 	bl	8006fdc <__mcmp>
 8006728:	462a      	mov	r2, r5
 800672a:	9008      	str	r0, [sp, #32]
 800672c:	4621      	mov	r1, r4
 800672e:	4658      	mov	r0, fp
 8006730:	f000 fc70 	bl	8007014 <__mdiff>
 8006734:	68c2      	ldr	r2, [r0, #12]
 8006736:	4606      	mov	r6, r0
 8006738:	bb02      	cbnz	r2, 800677c <_dtoa_r+0xa1c>
 800673a:	4601      	mov	r1, r0
 800673c:	4648      	mov	r0, r9
 800673e:	f000 fc4d 	bl	8006fdc <__mcmp>
 8006742:	4602      	mov	r2, r0
 8006744:	4631      	mov	r1, r6
 8006746:	4658      	mov	r0, fp
 8006748:	920e      	str	r2, [sp, #56]	@ 0x38
 800674a:	f000 fa0d 	bl	8006b68 <_Bfree>
 800674e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006750:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006752:	9e07      	ldr	r6, [sp, #28]
 8006754:	ea43 0102 	orr.w	r1, r3, r2
 8006758:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800675a:	4319      	orrs	r1, r3
 800675c:	d110      	bne.n	8006780 <_dtoa_r+0xa20>
 800675e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006762:	d029      	beq.n	80067b8 <_dtoa_r+0xa58>
 8006764:	9b08      	ldr	r3, [sp, #32]
 8006766:	2b00      	cmp	r3, #0
 8006768:	dd02      	ble.n	8006770 <_dtoa_r+0xa10>
 800676a:	9b02      	ldr	r3, [sp, #8]
 800676c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006770:	9b00      	ldr	r3, [sp, #0]
 8006772:	f883 8000 	strb.w	r8, [r3]
 8006776:	e63f      	b.n	80063f8 <_dtoa_r+0x698>
 8006778:	4628      	mov	r0, r5
 800677a:	e7bb      	b.n	80066f4 <_dtoa_r+0x994>
 800677c:	2201      	movs	r2, #1
 800677e:	e7e1      	b.n	8006744 <_dtoa_r+0x9e4>
 8006780:	9b08      	ldr	r3, [sp, #32]
 8006782:	2b00      	cmp	r3, #0
 8006784:	db04      	blt.n	8006790 <_dtoa_r+0xa30>
 8006786:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006788:	430b      	orrs	r3, r1
 800678a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800678c:	430b      	orrs	r3, r1
 800678e:	d120      	bne.n	80067d2 <_dtoa_r+0xa72>
 8006790:	2a00      	cmp	r2, #0
 8006792:	dded      	ble.n	8006770 <_dtoa_r+0xa10>
 8006794:	4649      	mov	r1, r9
 8006796:	2201      	movs	r2, #1
 8006798:	4658      	mov	r0, fp
 800679a:	f000 fbb3 	bl	8006f04 <__lshift>
 800679e:	4621      	mov	r1, r4
 80067a0:	4681      	mov	r9, r0
 80067a2:	f000 fc1b 	bl	8006fdc <__mcmp>
 80067a6:	2800      	cmp	r0, #0
 80067a8:	dc03      	bgt.n	80067b2 <_dtoa_r+0xa52>
 80067aa:	d1e1      	bne.n	8006770 <_dtoa_r+0xa10>
 80067ac:	f018 0f01 	tst.w	r8, #1
 80067b0:	d0de      	beq.n	8006770 <_dtoa_r+0xa10>
 80067b2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80067b6:	d1d8      	bne.n	800676a <_dtoa_r+0xa0a>
 80067b8:	9a00      	ldr	r2, [sp, #0]
 80067ba:	2339      	movs	r3, #57	@ 0x39
 80067bc:	7013      	strb	r3, [r2, #0]
 80067be:	4633      	mov	r3, r6
 80067c0:	461e      	mov	r6, r3
 80067c2:	3b01      	subs	r3, #1
 80067c4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80067c8:	2a39      	cmp	r2, #57	@ 0x39
 80067ca:	d052      	beq.n	8006872 <_dtoa_r+0xb12>
 80067cc:	3201      	adds	r2, #1
 80067ce:	701a      	strb	r2, [r3, #0]
 80067d0:	e612      	b.n	80063f8 <_dtoa_r+0x698>
 80067d2:	2a00      	cmp	r2, #0
 80067d4:	dd07      	ble.n	80067e6 <_dtoa_r+0xa86>
 80067d6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80067da:	d0ed      	beq.n	80067b8 <_dtoa_r+0xa58>
 80067dc:	9a00      	ldr	r2, [sp, #0]
 80067de:	f108 0301 	add.w	r3, r8, #1
 80067e2:	7013      	strb	r3, [r2, #0]
 80067e4:	e608      	b.n	80063f8 <_dtoa_r+0x698>
 80067e6:	9b07      	ldr	r3, [sp, #28]
 80067e8:	9a07      	ldr	r2, [sp, #28]
 80067ea:	f803 8c01 	strb.w	r8, [r3, #-1]
 80067ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d028      	beq.n	8006846 <_dtoa_r+0xae6>
 80067f4:	4649      	mov	r1, r9
 80067f6:	2300      	movs	r3, #0
 80067f8:	220a      	movs	r2, #10
 80067fa:	4658      	mov	r0, fp
 80067fc:	f000 f9d6 	bl	8006bac <__multadd>
 8006800:	42af      	cmp	r7, r5
 8006802:	4681      	mov	r9, r0
 8006804:	f04f 0300 	mov.w	r3, #0
 8006808:	f04f 020a 	mov.w	r2, #10
 800680c:	4639      	mov	r1, r7
 800680e:	4658      	mov	r0, fp
 8006810:	d107      	bne.n	8006822 <_dtoa_r+0xac2>
 8006812:	f000 f9cb 	bl	8006bac <__multadd>
 8006816:	4607      	mov	r7, r0
 8006818:	4605      	mov	r5, r0
 800681a:	9b07      	ldr	r3, [sp, #28]
 800681c:	3301      	adds	r3, #1
 800681e:	9307      	str	r3, [sp, #28]
 8006820:	e774      	b.n	800670c <_dtoa_r+0x9ac>
 8006822:	f000 f9c3 	bl	8006bac <__multadd>
 8006826:	4629      	mov	r1, r5
 8006828:	4607      	mov	r7, r0
 800682a:	2300      	movs	r3, #0
 800682c:	220a      	movs	r2, #10
 800682e:	4658      	mov	r0, fp
 8006830:	f000 f9bc 	bl	8006bac <__multadd>
 8006834:	4605      	mov	r5, r0
 8006836:	e7f0      	b.n	800681a <_dtoa_r+0xaba>
 8006838:	9b00      	ldr	r3, [sp, #0]
 800683a:	2b00      	cmp	r3, #0
 800683c:	bfcc      	ite	gt
 800683e:	461e      	movgt	r6, r3
 8006840:	2601      	movle	r6, #1
 8006842:	4456      	add	r6, sl
 8006844:	2700      	movs	r7, #0
 8006846:	4649      	mov	r1, r9
 8006848:	2201      	movs	r2, #1
 800684a:	4658      	mov	r0, fp
 800684c:	f000 fb5a 	bl	8006f04 <__lshift>
 8006850:	4621      	mov	r1, r4
 8006852:	4681      	mov	r9, r0
 8006854:	f000 fbc2 	bl	8006fdc <__mcmp>
 8006858:	2800      	cmp	r0, #0
 800685a:	dcb0      	bgt.n	80067be <_dtoa_r+0xa5e>
 800685c:	d102      	bne.n	8006864 <_dtoa_r+0xb04>
 800685e:	f018 0f01 	tst.w	r8, #1
 8006862:	d1ac      	bne.n	80067be <_dtoa_r+0xa5e>
 8006864:	4633      	mov	r3, r6
 8006866:	461e      	mov	r6, r3
 8006868:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800686c:	2a30      	cmp	r2, #48	@ 0x30
 800686e:	d0fa      	beq.n	8006866 <_dtoa_r+0xb06>
 8006870:	e5c2      	b.n	80063f8 <_dtoa_r+0x698>
 8006872:	459a      	cmp	sl, r3
 8006874:	d1a4      	bne.n	80067c0 <_dtoa_r+0xa60>
 8006876:	9b04      	ldr	r3, [sp, #16]
 8006878:	3301      	adds	r3, #1
 800687a:	9304      	str	r3, [sp, #16]
 800687c:	2331      	movs	r3, #49	@ 0x31
 800687e:	f88a 3000 	strb.w	r3, [sl]
 8006882:	e5b9      	b.n	80063f8 <_dtoa_r+0x698>
 8006884:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006886:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80068e4 <_dtoa_r+0xb84>
 800688a:	b11b      	cbz	r3, 8006894 <_dtoa_r+0xb34>
 800688c:	f10a 0308 	add.w	r3, sl, #8
 8006890:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006892:	6013      	str	r3, [r2, #0]
 8006894:	4650      	mov	r0, sl
 8006896:	b019      	add	sp, #100	@ 0x64
 8006898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800689c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800689e:	2b01      	cmp	r3, #1
 80068a0:	f77f ae37 	ble.w	8006512 <_dtoa_r+0x7b2>
 80068a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80068a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80068a8:	2001      	movs	r0, #1
 80068aa:	e655      	b.n	8006558 <_dtoa_r+0x7f8>
 80068ac:	9b00      	ldr	r3, [sp, #0]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	f77f aed6 	ble.w	8006660 <_dtoa_r+0x900>
 80068b4:	4656      	mov	r6, sl
 80068b6:	4621      	mov	r1, r4
 80068b8:	4648      	mov	r0, r9
 80068ba:	f7ff f9c8 	bl	8005c4e <quorem>
 80068be:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80068c2:	f806 8b01 	strb.w	r8, [r6], #1
 80068c6:	9b00      	ldr	r3, [sp, #0]
 80068c8:	eba6 020a 	sub.w	r2, r6, sl
 80068cc:	4293      	cmp	r3, r2
 80068ce:	ddb3      	ble.n	8006838 <_dtoa_r+0xad8>
 80068d0:	4649      	mov	r1, r9
 80068d2:	2300      	movs	r3, #0
 80068d4:	220a      	movs	r2, #10
 80068d6:	4658      	mov	r0, fp
 80068d8:	f000 f968 	bl	8006bac <__multadd>
 80068dc:	4681      	mov	r9, r0
 80068de:	e7ea      	b.n	80068b6 <_dtoa_r+0xb56>
 80068e0:	08007d80 	.word	0x08007d80
 80068e4:	08007d04 	.word	0x08007d04

080068e8 <_free_r>:
 80068e8:	b538      	push	{r3, r4, r5, lr}
 80068ea:	4605      	mov	r5, r0
 80068ec:	2900      	cmp	r1, #0
 80068ee:	d041      	beq.n	8006974 <_free_r+0x8c>
 80068f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068f4:	1f0c      	subs	r4, r1, #4
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	bfb8      	it	lt
 80068fa:	18e4      	addlt	r4, r4, r3
 80068fc:	f000 f8e8 	bl	8006ad0 <__malloc_lock>
 8006900:	4a1d      	ldr	r2, [pc, #116]	@ (8006978 <_free_r+0x90>)
 8006902:	6813      	ldr	r3, [r2, #0]
 8006904:	b933      	cbnz	r3, 8006914 <_free_r+0x2c>
 8006906:	6063      	str	r3, [r4, #4]
 8006908:	6014      	str	r4, [r2, #0]
 800690a:	4628      	mov	r0, r5
 800690c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006910:	f000 b8e4 	b.w	8006adc <__malloc_unlock>
 8006914:	42a3      	cmp	r3, r4
 8006916:	d908      	bls.n	800692a <_free_r+0x42>
 8006918:	6820      	ldr	r0, [r4, #0]
 800691a:	1821      	adds	r1, r4, r0
 800691c:	428b      	cmp	r3, r1
 800691e:	bf01      	itttt	eq
 8006920:	6819      	ldreq	r1, [r3, #0]
 8006922:	685b      	ldreq	r3, [r3, #4]
 8006924:	1809      	addeq	r1, r1, r0
 8006926:	6021      	streq	r1, [r4, #0]
 8006928:	e7ed      	b.n	8006906 <_free_r+0x1e>
 800692a:	461a      	mov	r2, r3
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	b10b      	cbz	r3, 8006934 <_free_r+0x4c>
 8006930:	42a3      	cmp	r3, r4
 8006932:	d9fa      	bls.n	800692a <_free_r+0x42>
 8006934:	6811      	ldr	r1, [r2, #0]
 8006936:	1850      	adds	r0, r2, r1
 8006938:	42a0      	cmp	r0, r4
 800693a:	d10b      	bne.n	8006954 <_free_r+0x6c>
 800693c:	6820      	ldr	r0, [r4, #0]
 800693e:	4401      	add	r1, r0
 8006940:	1850      	adds	r0, r2, r1
 8006942:	4283      	cmp	r3, r0
 8006944:	6011      	str	r1, [r2, #0]
 8006946:	d1e0      	bne.n	800690a <_free_r+0x22>
 8006948:	6818      	ldr	r0, [r3, #0]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	6053      	str	r3, [r2, #4]
 800694e:	4408      	add	r0, r1
 8006950:	6010      	str	r0, [r2, #0]
 8006952:	e7da      	b.n	800690a <_free_r+0x22>
 8006954:	d902      	bls.n	800695c <_free_r+0x74>
 8006956:	230c      	movs	r3, #12
 8006958:	602b      	str	r3, [r5, #0]
 800695a:	e7d6      	b.n	800690a <_free_r+0x22>
 800695c:	6820      	ldr	r0, [r4, #0]
 800695e:	1821      	adds	r1, r4, r0
 8006960:	428b      	cmp	r3, r1
 8006962:	bf04      	itt	eq
 8006964:	6819      	ldreq	r1, [r3, #0]
 8006966:	685b      	ldreq	r3, [r3, #4]
 8006968:	6063      	str	r3, [r4, #4]
 800696a:	bf04      	itt	eq
 800696c:	1809      	addeq	r1, r1, r0
 800696e:	6021      	streq	r1, [r4, #0]
 8006970:	6054      	str	r4, [r2, #4]
 8006972:	e7ca      	b.n	800690a <_free_r+0x22>
 8006974:	bd38      	pop	{r3, r4, r5, pc}
 8006976:	bf00      	nop
 8006978:	20000aa4 	.word	0x20000aa4

0800697c <malloc>:
 800697c:	4b02      	ldr	r3, [pc, #8]	@ (8006988 <malloc+0xc>)
 800697e:	4601      	mov	r1, r0
 8006980:	6818      	ldr	r0, [r3, #0]
 8006982:	f000 b825 	b.w	80069d0 <_malloc_r>
 8006986:	bf00      	nop
 8006988:	20000020 	.word	0x20000020

0800698c <sbrk_aligned>:
 800698c:	b570      	push	{r4, r5, r6, lr}
 800698e:	4e0f      	ldr	r6, [pc, #60]	@ (80069cc <sbrk_aligned+0x40>)
 8006990:	460c      	mov	r4, r1
 8006992:	6831      	ldr	r1, [r6, #0]
 8006994:	4605      	mov	r5, r0
 8006996:	b911      	cbnz	r1, 800699e <sbrk_aligned+0x12>
 8006998:	f001 f80c 	bl	80079b4 <_sbrk_r>
 800699c:	6030      	str	r0, [r6, #0]
 800699e:	4621      	mov	r1, r4
 80069a0:	4628      	mov	r0, r5
 80069a2:	f001 f807 	bl	80079b4 <_sbrk_r>
 80069a6:	1c43      	adds	r3, r0, #1
 80069a8:	d103      	bne.n	80069b2 <sbrk_aligned+0x26>
 80069aa:	f04f 34ff 	mov.w	r4, #4294967295
 80069ae:	4620      	mov	r0, r4
 80069b0:	bd70      	pop	{r4, r5, r6, pc}
 80069b2:	1cc4      	adds	r4, r0, #3
 80069b4:	f024 0403 	bic.w	r4, r4, #3
 80069b8:	42a0      	cmp	r0, r4
 80069ba:	d0f8      	beq.n	80069ae <sbrk_aligned+0x22>
 80069bc:	1a21      	subs	r1, r4, r0
 80069be:	4628      	mov	r0, r5
 80069c0:	f000 fff8 	bl	80079b4 <_sbrk_r>
 80069c4:	3001      	adds	r0, #1
 80069c6:	d1f2      	bne.n	80069ae <sbrk_aligned+0x22>
 80069c8:	e7ef      	b.n	80069aa <sbrk_aligned+0x1e>
 80069ca:	bf00      	nop
 80069cc:	20000aa0 	.word	0x20000aa0

080069d0 <_malloc_r>:
 80069d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069d4:	1ccd      	adds	r5, r1, #3
 80069d6:	f025 0503 	bic.w	r5, r5, #3
 80069da:	3508      	adds	r5, #8
 80069dc:	2d0c      	cmp	r5, #12
 80069de:	bf38      	it	cc
 80069e0:	250c      	movcc	r5, #12
 80069e2:	2d00      	cmp	r5, #0
 80069e4:	4606      	mov	r6, r0
 80069e6:	db01      	blt.n	80069ec <_malloc_r+0x1c>
 80069e8:	42a9      	cmp	r1, r5
 80069ea:	d904      	bls.n	80069f6 <_malloc_r+0x26>
 80069ec:	230c      	movs	r3, #12
 80069ee:	6033      	str	r3, [r6, #0]
 80069f0:	2000      	movs	r0, #0
 80069f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006acc <_malloc_r+0xfc>
 80069fa:	f000 f869 	bl	8006ad0 <__malloc_lock>
 80069fe:	f8d8 3000 	ldr.w	r3, [r8]
 8006a02:	461c      	mov	r4, r3
 8006a04:	bb44      	cbnz	r4, 8006a58 <_malloc_r+0x88>
 8006a06:	4629      	mov	r1, r5
 8006a08:	4630      	mov	r0, r6
 8006a0a:	f7ff ffbf 	bl	800698c <sbrk_aligned>
 8006a0e:	1c43      	adds	r3, r0, #1
 8006a10:	4604      	mov	r4, r0
 8006a12:	d158      	bne.n	8006ac6 <_malloc_r+0xf6>
 8006a14:	f8d8 4000 	ldr.w	r4, [r8]
 8006a18:	4627      	mov	r7, r4
 8006a1a:	2f00      	cmp	r7, #0
 8006a1c:	d143      	bne.n	8006aa6 <_malloc_r+0xd6>
 8006a1e:	2c00      	cmp	r4, #0
 8006a20:	d04b      	beq.n	8006aba <_malloc_r+0xea>
 8006a22:	6823      	ldr	r3, [r4, #0]
 8006a24:	4639      	mov	r1, r7
 8006a26:	4630      	mov	r0, r6
 8006a28:	eb04 0903 	add.w	r9, r4, r3
 8006a2c:	f000 ffc2 	bl	80079b4 <_sbrk_r>
 8006a30:	4581      	cmp	r9, r0
 8006a32:	d142      	bne.n	8006aba <_malloc_r+0xea>
 8006a34:	6821      	ldr	r1, [r4, #0]
 8006a36:	1a6d      	subs	r5, r5, r1
 8006a38:	4629      	mov	r1, r5
 8006a3a:	4630      	mov	r0, r6
 8006a3c:	f7ff ffa6 	bl	800698c <sbrk_aligned>
 8006a40:	3001      	adds	r0, #1
 8006a42:	d03a      	beq.n	8006aba <_malloc_r+0xea>
 8006a44:	6823      	ldr	r3, [r4, #0]
 8006a46:	442b      	add	r3, r5
 8006a48:	6023      	str	r3, [r4, #0]
 8006a4a:	f8d8 3000 	ldr.w	r3, [r8]
 8006a4e:	685a      	ldr	r2, [r3, #4]
 8006a50:	bb62      	cbnz	r2, 8006aac <_malloc_r+0xdc>
 8006a52:	f8c8 7000 	str.w	r7, [r8]
 8006a56:	e00f      	b.n	8006a78 <_malloc_r+0xa8>
 8006a58:	6822      	ldr	r2, [r4, #0]
 8006a5a:	1b52      	subs	r2, r2, r5
 8006a5c:	d420      	bmi.n	8006aa0 <_malloc_r+0xd0>
 8006a5e:	2a0b      	cmp	r2, #11
 8006a60:	d917      	bls.n	8006a92 <_malloc_r+0xc2>
 8006a62:	1961      	adds	r1, r4, r5
 8006a64:	42a3      	cmp	r3, r4
 8006a66:	6025      	str	r5, [r4, #0]
 8006a68:	bf18      	it	ne
 8006a6a:	6059      	strne	r1, [r3, #4]
 8006a6c:	6863      	ldr	r3, [r4, #4]
 8006a6e:	bf08      	it	eq
 8006a70:	f8c8 1000 	streq.w	r1, [r8]
 8006a74:	5162      	str	r2, [r4, r5]
 8006a76:	604b      	str	r3, [r1, #4]
 8006a78:	4630      	mov	r0, r6
 8006a7a:	f000 f82f 	bl	8006adc <__malloc_unlock>
 8006a7e:	f104 000b 	add.w	r0, r4, #11
 8006a82:	1d23      	adds	r3, r4, #4
 8006a84:	f020 0007 	bic.w	r0, r0, #7
 8006a88:	1ac2      	subs	r2, r0, r3
 8006a8a:	bf1c      	itt	ne
 8006a8c:	1a1b      	subne	r3, r3, r0
 8006a8e:	50a3      	strne	r3, [r4, r2]
 8006a90:	e7af      	b.n	80069f2 <_malloc_r+0x22>
 8006a92:	6862      	ldr	r2, [r4, #4]
 8006a94:	42a3      	cmp	r3, r4
 8006a96:	bf0c      	ite	eq
 8006a98:	f8c8 2000 	streq.w	r2, [r8]
 8006a9c:	605a      	strne	r2, [r3, #4]
 8006a9e:	e7eb      	b.n	8006a78 <_malloc_r+0xa8>
 8006aa0:	4623      	mov	r3, r4
 8006aa2:	6864      	ldr	r4, [r4, #4]
 8006aa4:	e7ae      	b.n	8006a04 <_malloc_r+0x34>
 8006aa6:	463c      	mov	r4, r7
 8006aa8:	687f      	ldr	r7, [r7, #4]
 8006aaa:	e7b6      	b.n	8006a1a <_malloc_r+0x4a>
 8006aac:	461a      	mov	r2, r3
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	42a3      	cmp	r3, r4
 8006ab2:	d1fb      	bne.n	8006aac <_malloc_r+0xdc>
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	6053      	str	r3, [r2, #4]
 8006ab8:	e7de      	b.n	8006a78 <_malloc_r+0xa8>
 8006aba:	230c      	movs	r3, #12
 8006abc:	6033      	str	r3, [r6, #0]
 8006abe:	4630      	mov	r0, r6
 8006ac0:	f000 f80c 	bl	8006adc <__malloc_unlock>
 8006ac4:	e794      	b.n	80069f0 <_malloc_r+0x20>
 8006ac6:	6005      	str	r5, [r0, #0]
 8006ac8:	e7d6      	b.n	8006a78 <_malloc_r+0xa8>
 8006aca:	bf00      	nop
 8006acc:	20000aa4 	.word	0x20000aa4

08006ad0 <__malloc_lock>:
 8006ad0:	4801      	ldr	r0, [pc, #4]	@ (8006ad8 <__malloc_lock+0x8>)
 8006ad2:	f7ff b8ba 	b.w	8005c4a <__retarget_lock_acquire_recursive>
 8006ad6:	bf00      	nop
 8006ad8:	20000a9c 	.word	0x20000a9c

08006adc <__malloc_unlock>:
 8006adc:	4801      	ldr	r0, [pc, #4]	@ (8006ae4 <__malloc_unlock+0x8>)
 8006ade:	f7ff b8b5 	b.w	8005c4c <__retarget_lock_release_recursive>
 8006ae2:	bf00      	nop
 8006ae4:	20000a9c 	.word	0x20000a9c

08006ae8 <_Balloc>:
 8006ae8:	b570      	push	{r4, r5, r6, lr}
 8006aea:	69c6      	ldr	r6, [r0, #28]
 8006aec:	4604      	mov	r4, r0
 8006aee:	460d      	mov	r5, r1
 8006af0:	b976      	cbnz	r6, 8006b10 <_Balloc+0x28>
 8006af2:	2010      	movs	r0, #16
 8006af4:	f7ff ff42 	bl	800697c <malloc>
 8006af8:	4602      	mov	r2, r0
 8006afa:	61e0      	str	r0, [r4, #28]
 8006afc:	b920      	cbnz	r0, 8006b08 <_Balloc+0x20>
 8006afe:	4b18      	ldr	r3, [pc, #96]	@ (8006b60 <_Balloc+0x78>)
 8006b00:	4818      	ldr	r0, [pc, #96]	@ (8006b64 <_Balloc+0x7c>)
 8006b02:	216b      	movs	r1, #107	@ 0x6b
 8006b04:	f000 ff74 	bl	80079f0 <__assert_func>
 8006b08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b0c:	6006      	str	r6, [r0, #0]
 8006b0e:	60c6      	str	r6, [r0, #12]
 8006b10:	69e6      	ldr	r6, [r4, #28]
 8006b12:	68f3      	ldr	r3, [r6, #12]
 8006b14:	b183      	cbz	r3, 8006b38 <_Balloc+0x50>
 8006b16:	69e3      	ldr	r3, [r4, #28]
 8006b18:	68db      	ldr	r3, [r3, #12]
 8006b1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006b1e:	b9b8      	cbnz	r0, 8006b50 <_Balloc+0x68>
 8006b20:	2101      	movs	r1, #1
 8006b22:	fa01 f605 	lsl.w	r6, r1, r5
 8006b26:	1d72      	adds	r2, r6, #5
 8006b28:	0092      	lsls	r2, r2, #2
 8006b2a:	4620      	mov	r0, r4
 8006b2c:	f000 ff7e 	bl	8007a2c <_calloc_r>
 8006b30:	b160      	cbz	r0, 8006b4c <_Balloc+0x64>
 8006b32:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006b36:	e00e      	b.n	8006b56 <_Balloc+0x6e>
 8006b38:	2221      	movs	r2, #33	@ 0x21
 8006b3a:	2104      	movs	r1, #4
 8006b3c:	4620      	mov	r0, r4
 8006b3e:	f000 ff75 	bl	8007a2c <_calloc_r>
 8006b42:	69e3      	ldr	r3, [r4, #28]
 8006b44:	60f0      	str	r0, [r6, #12]
 8006b46:	68db      	ldr	r3, [r3, #12]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d1e4      	bne.n	8006b16 <_Balloc+0x2e>
 8006b4c:	2000      	movs	r0, #0
 8006b4e:	bd70      	pop	{r4, r5, r6, pc}
 8006b50:	6802      	ldr	r2, [r0, #0]
 8006b52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006b56:	2300      	movs	r3, #0
 8006b58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006b5c:	e7f7      	b.n	8006b4e <_Balloc+0x66>
 8006b5e:	bf00      	nop
 8006b60:	08007d11 	.word	0x08007d11
 8006b64:	08007d91 	.word	0x08007d91

08006b68 <_Bfree>:
 8006b68:	b570      	push	{r4, r5, r6, lr}
 8006b6a:	69c6      	ldr	r6, [r0, #28]
 8006b6c:	4605      	mov	r5, r0
 8006b6e:	460c      	mov	r4, r1
 8006b70:	b976      	cbnz	r6, 8006b90 <_Bfree+0x28>
 8006b72:	2010      	movs	r0, #16
 8006b74:	f7ff ff02 	bl	800697c <malloc>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	61e8      	str	r0, [r5, #28]
 8006b7c:	b920      	cbnz	r0, 8006b88 <_Bfree+0x20>
 8006b7e:	4b09      	ldr	r3, [pc, #36]	@ (8006ba4 <_Bfree+0x3c>)
 8006b80:	4809      	ldr	r0, [pc, #36]	@ (8006ba8 <_Bfree+0x40>)
 8006b82:	218f      	movs	r1, #143	@ 0x8f
 8006b84:	f000 ff34 	bl	80079f0 <__assert_func>
 8006b88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b8c:	6006      	str	r6, [r0, #0]
 8006b8e:	60c6      	str	r6, [r0, #12]
 8006b90:	b13c      	cbz	r4, 8006ba2 <_Bfree+0x3a>
 8006b92:	69eb      	ldr	r3, [r5, #28]
 8006b94:	6862      	ldr	r2, [r4, #4]
 8006b96:	68db      	ldr	r3, [r3, #12]
 8006b98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006b9c:	6021      	str	r1, [r4, #0]
 8006b9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006ba2:	bd70      	pop	{r4, r5, r6, pc}
 8006ba4:	08007d11 	.word	0x08007d11
 8006ba8:	08007d91 	.word	0x08007d91

08006bac <__multadd>:
 8006bac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bb0:	690d      	ldr	r5, [r1, #16]
 8006bb2:	4607      	mov	r7, r0
 8006bb4:	460c      	mov	r4, r1
 8006bb6:	461e      	mov	r6, r3
 8006bb8:	f101 0c14 	add.w	ip, r1, #20
 8006bbc:	2000      	movs	r0, #0
 8006bbe:	f8dc 3000 	ldr.w	r3, [ip]
 8006bc2:	b299      	uxth	r1, r3
 8006bc4:	fb02 6101 	mla	r1, r2, r1, r6
 8006bc8:	0c1e      	lsrs	r6, r3, #16
 8006bca:	0c0b      	lsrs	r3, r1, #16
 8006bcc:	fb02 3306 	mla	r3, r2, r6, r3
 8006bd0:	b289      	uxth	r1, r1
 8006bd2:	3001      	adds	r0, #1
 8006bd4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006bd8:	4285      	cmp	r5, r0
 8006bda:	f84c 1b04 	str.w	r1, [ip], #4
 8006bde:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006be2:	dcec      	bgt.n	8006bbe <__multadd+0x12>
 8006be4:	b30e      	cbz	r6, 8006c2a <__multadd+0x7e>
 8006be6:	68a3      	ldr	r3, [r4, #8]
 8006be8:	42ab      	cmp	r3, r5
 8006bea:	dc19      	bgt.n	8006c20 <__multadd+0x74>
 8006bec:	6861      	ldr	r1, [r4, #4]
 8006bee:	4638      	mov	r0, r7
 8006bf0:	3101      	adds	r1, #1
 8006bf2:	f7ff ff79 	bl	8006ae8 <_Balloc>
 8006bf6:	4680      	mov	r8, r0
 8006bf8:	b928      	cbnz	r0, 8006c06 <__multadd+0x5a>
 8006bfa:	4602      	mov	r2, r0
 8006bfc:	4b0c      	ldr	r3, [pc, #48]	@ (8006c30 <__multadd+0x84>)
 8006bfe:	480d      	ldr	r0, [pc, #52]	@ (8006c34 <__multadd+0x88>)
 8006c00:	21ba      	movs	r1, #186	@ 0xba
 8006c02:	f000 fef5 	bl	80079f0 <__assert_func>
 8006c06:	6922      	ldr	r2, [r4, #16]
 8006c08:	3202      	adds	r2, #2
 8006c0a:	f104 010c 	add.w	r1, r4, #12
 8006c0e:	0092      	lsls	r2, r2, #2
 8006c10:	300c      	adds	r0, #12
 8006c12:	f000 fedf 	bl	80079d4 <memcpy>
 8006c16:	4621      	mov	r1, r4
 8006c18:	4638      	mov	r0, r7
 8006c1a:	f7ff ffa5 	bl	8006b68 <_Bfree>
 8006c1e:	4644      	mov	r4, r8
 8006c20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006c24:	3501      	adds	r5, #1
 8006c26:	615e      	str	r6, [r3, #20]
 8006c28:	6125      	str	r5, [r4, #16]
 8006c2a:	4620      	mov	r0, r4
 8006c2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c30:	08007d80 	.word	0x08007d80
 8006c34:	08007d91 	.word	0x08007d91

08006c38 <__hi0bits>:
 8006c38:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	bf36      	itet	cc
 8006c40:	0403      	lslcc	r3, r0, #16
 8006c42:	2000      	movcs	r0, #0
 8006c44:	2010      	movcc	r0, #16
 8006c46:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c4a:	bf3c      	itt	cc
 8006c4c:	021b      	lslcc	r3, r3, #8
 8006c4e:	3008      	addcc	r0, #8
 8006c50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c54:	bf3c      	itt	cc
 8006c56:	011b      	lslcc	r3, r3, #4
 8006c58:	3004      	addcc	r0, #4
 8006c5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c5e:	bf3c      	itt	cc
 8006c60:	009b      	lslcc	r3, r3, #2
 8006c62:	3002      	addcc	r0, #2
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	db05      	blt.n	8006c74 <__hi0bits+0x3c>
 8006c68:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006c6c:	f100 0001 	add.w	r0, r0, #1
 8006c70:	bf08      	it	eq
 8006c72:	2020      	moveq	r0, #32
 8006c74:	4770      	bx	lr

08006c76 <__lo0bits>:
 8006c76:	6803      	ldr	r3, [r0, #0]
 8006c78:	4602      	mov	r2, r0
 8006c7a:	f013 0007 	ands.w	r0, r3, #7
 8006c7e:	d00b      	beq.n	8006c98 <__lo0bits+0x22>
 8006c80:	07d9      	lsls	r1, r3, #31
 8006c82:	d421      	bmi.n	8006cc8 <__lo0bits+0x52>
 8006c84:	0798      	lsls	r0, r3, #30
 8006c86:	bf49      	itett	mi
 8006c88:	085b      	lsrmi	r3, r3, #1
 8006c8a:	089b      	lsrpl	r3, r3, #2
 8006c8c:	2001      	movmi	r0, #1
 8006c8e:	6013      	strmi	r3, [r2, #0]
 8006c90:	bf5c      	itt	pl
 8006c92:	6013      	strpl	r3, [r2, #0]
 8006c94:	2002      	movpl	r0, #2
 8006c96:	4770      	bx	lr
 8006c98:	b299      	uxth	r1, r3
 8006c9a:	b909      	cbnz	r1, 8006ca0 <__lo0bits+0x2a>
 8006c9c:	0c1b      	lsrs	r3, r3, #16
 8006c9e:	2010      	movs	r0, #16
 8006ca0:	b2d9      	uxtb	r1, r3
 8006ca2:	b909      	cbnz	r1, 8006ca8 <__lo0bits+0x32>
 8006ca4:	3008      	adds	r0, #8
 8006ca6:	0a1b      	lsrs	r3, r3, #8
 8006ca8:	0719      	lsls	r1, r3, #28
 8006caa:	bf04      	itt	eq
 8006cac:	091b      	lsreq	r3, r3, #4
 8006cae:	3004      	addeq	r0, #4
 8006cb0:	0799      	lsls	r1, r3, #30
 8006cb2:	bf04      	itt	eq
 8006cb4:	089b      	lsreq	r3, r3, #2
 8006cb6:	3002      	addeq	r0, #2
 8006cb8:	07d9      	lsls	r1, r3, #31
 8006cba:	d403      	bmi.n	8006cc4 <__lo0bits+0x4e>
 8006cbc:	085b      	lsrs	r3, r3, #1
 8006cbe:	f100 0001 	add.w	r0, r0, #1
 8006cc2:	d003      	beq.n	8006ccc <__lo0bits+0x56>
 8006cc4:	6013      	str	r3, [r2, #0]
 8006cc6:	4770      	bx	lr
 8006cc8:	2000      	movs	r0, #0
 8006cca:	4770      	bx	lr
 8006ccc:	2020      	movs	r0, #32
 8006cce:	4770      	bx	lr

08006cd0 <__i2b>:
 8006cd0:	b510      	push	{r4, lr}
 8006cd2:	460c      	mov	r4, r1
 8006cd4:	2101      	movs	r1, #1
 8006cd6:	f7ff ff07 	bl	8006ae8 <_Balloc>
 8006cda:	4602      	mov	r2, r0
 8006cdc:	b928      	cbnz	r0, 8006cea <__i2b+0x1a>
 8006cde:	4b05      	ldr	r3, [pc, #20]	@ (8006cf4 <__i2b+0x24>)
 8006ce0:	4805      	ldr	r0, [pc, #20]	@ (8006cf8 <__i2b+0x28>)
 8006ce2:	f240 1145 	movw	r1, #325	@ 0x145
 8006ce6:	f000 fe83 	bl	80079f0 <__assert_func>
 8006cea:	2301      	movs	r3, #1
 8006cec:	6144      	str	r4, [r0, #20]
 8006cee:	6103      	str	r3, [r0, #16]
 8006cf0:	bd10      	pop	{r4, pc}
 8006cf2:	bf00      	nop
 8006cf4:	08007d80 	.word	0x08007d80
 8006cf8:	08007d91 	.word	0x08007d91

08006cfc <__multiply>:
 8006cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d00:	4614      	mov	r4, r2
 8006d02:	690a      	ldr	r2, [r1, #16]
 8006d04:	6923      	ldr	r3, [r4, #16]
 8006d06:	429a      	cmp	r2, r3
 8006d08:	bfa8      	it	ge
 8006d0a:	4623      	movge	r3, r4
 8006d0c:	460f      	mov	r7, r1
 8006d0e:	bfa4      	itt	ge
 8006d10:	460c      	movge	r4, r1
 8006d12:	461f      	movge	r7, r3
 8006d14:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006d18:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006d1c:	68a3      	ldr	r3, [r4, #8]
 8006d1e:	6861      	ldr	r1, [r4, #4]
 8006d20:	eb0a 0609 	add.w	r6, sl, r9
 8006d24:	42b3      	cmp	r3, r6
 8006d26:	b085      	sub	sp, #20
 8006d28:	bfb8      	it	lt
 8006d2a:	3101      	addlt	r1, #1
 8006d2c:	f7ff fedc 	bl	8006ae8 <_Balloc>
 8006d30:	b930      	cbnz	r0, 8006d40 <__multiply+0x44>
 8006d32:	4602      	mov	r2, r0
 8006d34:	4b44      	ldr	r3, [pc, #272]	@ (8006e48 <__multiply+0x14c>)
 8006d36:	4845      	ldr	r0, [pc, #276]	@ (8006e4c <__multiply+0x150>)
 8006d38:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006d3c:	f000 fe58 	bl	80079f0 <__assert_func>
 8006d40:	f100 0514 	add.w	r5, r0, #20
 8006d44:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006d48:	462b      	mov	r3, r5
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	4543      	cmp	r3, r8
 8006d4e:	d321      	bcc.n	8006d94 <__multiply+0x98>
 8006d50:	f107 0114 	add.w	r1, r7, #20
 8006d54:	f104 0214 	add.w	r2, r4, #20
 8006d58:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006d5c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006d60:	9302      	str	r3, [sp, #8]
 8006d62:	1b13      	subs	r3, r2, r4
 8006d64:	3b15      	subs	r3, #21
 8006d66:	f023 0303 	bic.w	r3, r3, #3
 8006d6a:	3304      	adds	r3, #4
 8006d6c:	f104 0715 	add.w	r7, r4, #21
 8006d70:	42ba      	cmp	r2, r7
 8006d72:	bf38      	it	cc
 8006d74:	2304      	movcc	r3, #4
 8006d76:	9301      	str	r3, [sp, #4]
 8006d78:	9b02      	ldr	r3, [sp, #8]
 8006d7a:	9103      	str	r1, [sp, #12]
 8006d7c:	428b      	cmp	r3, r1
 8006d7e:	d80c      	bhi.n	8006d9a <__multiply+0x9e>
 8006d80:	2e00      	cmp	r6, #0
 8006d82:	dd03      	ble.n	8006d8c <__multiply+0x90>
 8006d84:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d05b      	beq.n	8006e44 <__multiply+0x148>
 8006d8c:	6106      	str	r6, [r0, #16]
 8006d8e:	b005      	add	sp, #20
 8006d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d94:	f843 2b04 	str.w	r2, [r3], #4
 8006d98:	e7d8      	b.n	8006d4c <__multiply+0x50>
 8006d9a:	f8b1 a000 	ldrh.w	sl, [r1]
 8006d9e:	f1ba 0f00 	cmp.w	sl, #0
 8006da2:	d024      	beq.n	8006dee <__multiply+0xf2>
 8006da4:	f104 0e14 	add.w	lr, r4, #20
 8006da8:	46a9      	mov	r9, r5
 8006daa:	f04f 0c00 	mov.w	ip, #0
 8006dae:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006db2:	f8d9 3000 	ldr.w	r3, [r9]
 8006db6:	fa1f fb87 	uxth.w	fp, r7
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	fb0a 330b 	mla	r3, sl, fp, r3
 8006dc0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006dc4:	f8d9 7000 	ldr.w	r7, [r9]
 8006dc8:	4463      	add	r3, ip
 8006dca:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006dce:	fb0a c70b 	mla	r7, sl, fp, ip
 8006dd2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006ddc:	4572      	cmp	r2, lr
 8006dde:	f849 3b04 	str.w	r3, [r9], #4
 8006de2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006de6:	d8e2      	bhi.n	8006dae <__multiply+0xb2>
 8006de8:	9b01      	ldr	r3, [sp, #4]
 8006dea:	f845 c003 	str.w	ip, [r5, r3]
 8006dee:	9b03      	ldr	r3, [sp, #12]
 8006df0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006df4:	3104      	adds	r1, #4
 8006df6:	f1b9 0f00 	cmp.w	r9, #0
 8006dfa:	d021      	beq.n	8006e40 <__multiply+0x144>
 8006dfc:	682b      	ldr	r3, [r5, #0]
 8006dfe:	f104 0c14 	add.w	ip, r4, #20
 8006e02:	46ae      	mov	lr, r5
 8006e04:	f04f 0a00 	mov.w	sl, #0
 8006e08:	f8bc b000 	ldrh.w	fp, [ip]
 8006e0c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006e10:	fb09 770b 	mla	r7, r9, fp, r7
 8006e14:	4457      	add	r7, sl
 8006e16:	b29b      	uxth	r3, r3
 8006e18:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006e1c:	f84e 3b04 	str.w	r3, [lr], #4
 8006e20:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006e24:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006e28:	f8be 3000 	ldrh.w	r3, [lr]
 8006e2c:	fb09 330a 	mla	r3, r9, sl, r3
 8006e30:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006e34:	4562      	cmp	r2, ip
 8006e36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006e3a:	d8e5      	bhi.n	8006e08 <__multiply+0x10c>
 8006e3c:	9f01      	ldr	r7, [sp, #4]
 8006e3e:	51eb      	str	r3, [r5, r7]
 8006e40:	3504      	adds	r5, #4
 8006e42:	e799      	b.n	8006d78 <__multiply+0x7c>
 8006e44:	3e01      	subs	r6, #1
 8006e46:	e79b      	b.n	8006d80 <__multiply+0x84>
 8006e48:	08007d80 	.word	0x08007d80
 8006e4c:	08007d91 	.word	0x08007d91

08006e50 <__pow5mult>:
 8006e50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e54:	4615      	mov	r5, r2
 8006e56:	f012 0203 	ands.w	r2, r2, #3
 8006e5a:	4607      	mov	r7, r0
 8006e5c:	460e      	mov	r6, r1
 8006e5e:	d007      	beq.n	8006e70 <__pow5mult+0x20>
 8006e60:	4c25      	ldr	r4, [pc, #148]	@ (8006ef8 <__pow5mult+0xa8>)
 8006e62:	3a01      	subs	r2, #1
 8006e64:	2300      	movs	r3, #0
 8006e66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006e6a:	f7ff fe9f 	bl	8006bac <__multadd>
 8006e6e:	4606      	mov	r6, r0
 8006e70:	10ad      	asrs	r5, r5, #2
 8006e72:	d03d      	beq.n	8006ef0 <__pow5mult+0xa0>
 8006e74:	69fc      	ldr	r4, [r7, #28]
 8006e76:	b97c      	cbnz	r4, 8006e98 <__pow5mult+0x48>
 8006e78:	2010      	movs	r0, #16
 8006e7a:	f7ff fd7f 	bl	800697c <malloc>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	61f8      	str	r0, [r7, #28]
 8006e82:	b928      	cbnz	r0, 8006e90 <__pow5mult+0x40>
 8006e84:	4b1d      	ldr	r3, [pc, #116]	@ (8006efc <__pow5mult+0xac>)
 8006e86:	481e      	ldr	r0, [pc, #120]	@ (8006f00 <__pow5mult+0xb0>)
 8006e88:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006e8c:	f000 fdb0 	bl	80079f0 <__assert_func>
 8006e90:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e94:	6004      	str	r4, [r0, #0]
 8006e96:	60c4      	str	r4, [r0, #12]
 8006e98:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006e9c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006ea0:	b94c      	cbnz	r4, 8006eb6 <__pow5mult+0x66>
 8006ea2:	f240 2171 	movw	r1, #625	@ 0x271
 8006ea6:	4638      	mov	r0, r7
 8006ea8:	f7ff ff12 	bl	8006cd0 <__i2b>
 8006eac:	2300      	movs	r3, #0
 8006eae:	f8c8 0008 	str.w	r0, [r8, #8]
 8006eb2:	4604      	mov	r4, r0
 8006eb4:	6003      	str	r3, [r0, #0]
 8006eb6:	f04f 0900 	mov.w	r9, #0
 8006eba:	07eb      	lsls	r3, r5, #31
 8006ebc:	d50a      	bpl.n	8006ed4 <__pow5mult+0x84>
 8006ebe:	4631      	mov	r1, r6
 8006ec0:	4622      	mov	r2, r4
 8006ec2:	4638      	mov	r0, r7
 8006ec4:	f7ff ff1a 	bl	8006cfc <__multiply>
 8006ec8:	4631      	mov	r1, r6
 8006eca:	4680      	mov	r8, r0
 8006ecc:	4638      	mov	r0, r7
 8006ece:	f7ff fe4b 	bl	8006b68 <_Bfree>
 8006ed2:	4646      	mov	r6, r8
 8006ed4:	106d      	asrs	r5, r5, #1
 8006ed6:	d00b      	beq.n	8006ef0 <__pow5mult+0xa0>
 8006ed8:	6820      	ldr	r0, [r4, #0]
 8006eda:	b938      	cbnz	r0, 8006eec <__pow5mult+0x9c>
 8006edc:	4622      	mov	r2, r4
 8006ede:	4621      	mov	r1, r4
 8006ee0:	4638      	mov	r0, r7
 8006ee2:	f7ff ff0b 	bl	8006cfc <__multiply>
 8006ee6:	6020      	str	r0, [r4, #0]
 8006ee8:	f8c0 9000 	str.w	r9, [r0]
 8006eec:	4604      	mov	r4, r0
 8006eee:	e7e4      	b.n	8006eba <__pow5mult+0x6a>
 8006ef0:	4630      	mov	r0, r6
 8006ef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ef6:	bf00      	nop
 8006ef8:	08007dec 	.word	0x08007dec
 8006efc:	08007d11 	.word	0x08007d11
 8006f00:	08007d91 	.word	0x08007d91

08006f04 <__lshift>:
 8006f04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f08:	460c      	mov	r4, r1
 8006f0a:	6849      	ldr	r1, [r1, #4]
 8006f0c:	6923      	ldr	r3, [r4, #16]
 8006f0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006f12:	68a3      	ldr	r3, [r4, #8]
 8006f14:	4607      	mov	r7, r0
 8006f16:	4691      	mov	r9, r2
 8006f18:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006f1c:	f108 0601 	add.w	r6, r8, #1
 8006f20:	42b3      	cmp	r3, r6
 8006f22:	db0b      	blt.n	8006f3c <__lshift+0x38>
 8006f24:	4638      	mov	r0, r7
 8006f26:	f7ff fddf 	bl	8006ae8 <_Balloc>
 8006f2a:	4605      	mov	r5, r0
 8006f2c:	b948      	cbnz	r0, 8006f42 <__lshift+0x3e>
 8006f2e:	4602      	mov	r2, r0
 8006f30:	4b28      	ldr	r3, [pc, #160]	@ (8006fd4 <__lshift+0xd0>)
 8006f32:	4829      	ldr	r0, [pc, #164]	@ (8006fd8 <__lshift+0xd4>)
 8006f34:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006f38:	f000 fd5a 	bl	80079f0 <__assert_func>
 8006f3c:	3101      	adds	r1, #1
 8006f3e:	005b      	lsls	r3, r3, #1
 8006f40:	e7ee      	b.n	8006f20 <__lshift+0x1c>
 8006f42:	2300      	movs	r3, #0
 8006f44:	f100 0114 	add.w	r1, r0, #20
 8006f48:	f100 0210 	add.w	r2, r0, #16
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	4553      	cmp	r3, sl
 8006f50:	db33      	blt.n	8006fba <__lshift+0xb6>
 8006f52:	6920      	ldr	r0, [r4, #16]
 8006f54:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f58:	f104 0314 	add.w	r3, r4, #20
 8006f5c:	f019 091f 	ands.w	r9, r9, #31
 8006f60:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f64:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006f68:	d02b      	beq.n	8006fc2 <__lshift+0xbe>
 8006f6a:	f1c9 0e20 	rsb	lr, r9, #32
 8006f6e:	468a      	mov	sl, r1
 8006f70:	2200      	movs	r2, #0
 8006f72:	6818      	ldr	r0, [r3, #0]
 8006f74:	fa00 f009 	lsl.w	r0, r0, r9
 8006f78:	4310      	orrs	r0, r2
 8006f7a:	f84a 0b04 	str.w	r0, [sl], #4
 8006f7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f82:	459c      	cmp	ip, r3
 8006f84:	fa22 f20e 	lsr.w	r2, r2, lr
 8006f88:	d8f3      	bhi.n	8006f72 <__lshift+0x6e>
 8006f8a:	ebac 0304 	sub.w	r3, ip, r4
 8006f8e:	3b15      	subs	r3, #21
 8006f90:	f023 0303 	bic.w	r3, r3, #3
 8006f94:	3304      	adds	r3, #4
 8006f96:	f104 0015 	add.w	r0, r4, #21
 8006f9a:	4584      	cmp	ip, r0
 8006f9c:	bf38      	it	cc
 8006f9e:	2304      	movcc	r3, #4
 8006fa0:	50ca      	str	r2, [r1, r3]
 8006fa2:	b10a      	cbz	r2, 8006fa8 <__lshift+0xa4>
 8006fa4:	f108 0602 	add.w	r6, r8, #2
 8006fa8:	3e01      	subs	r6, #1
 8006faa:	4638      	mov	r0, r7
 8006fac:	612e      	str	r6, [r5, #16]
 8006fae:	4621      	mov	r1, r4
 8006fb0:	f7ff fdda 	bl	8006b68 <_Bfree>
 8006fb4:	4628      	mov	r0, r5
 8006fb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fba:	f842 0f04 	str.w	r0, [r2, #4]!
 8006fbe:	3301      	adds	r3, #1
 8006fc0:	e7c5      	b.n	8006f4e <__lshift+0x4a>
 8006fc2:	3904      	subs	r1, #4
 8006fc4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fc8:	f841 2f04 	str.w	r2, [r1, #4]!
 8006fcc:	459c      	cmp	ip, r3
 8006fce:	d8f9      	bhi.n	8006fc4 <__lshift+0xc0>
 8006fd0:	e7ea      	b.n	8006fa8 <__lshift+0xa4>
 8006fd2:	bf00      	nop
 8006fd4:	08007d80 	.word	0x08007d80
 8006fd8:	08007d91 	.word	0x08007d91

08006fdc <__mcmp>:
 8006fdc:	690a      	ldr	r2, [r1, #16]
 8006fde:	4603      	mov	r3, r0
 8006fe0:	6900      	ldr	r0, [r0, #16]
 8006fe2:	1a80      	subs	r0, r0, r2
 8006fe4:	b530      	push	{r4, r5, lr}
 8006fe6:	d10e      	bne.n	8007006 <__mcmp+0x2a>
 8006fe8:	3314      	adds	r3, #20
 8006fea:	3114      	adds	r1, #20
 8006fec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006ff0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006ff4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006ff8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006ffc:	4295      	cmp	r5, r2
 8006ffe:	d003      	beq.n	8007008 <__mcmp+0x2c>
 8007000:	d205      	bcs.n	800700e <__mcmp+0x32>
 8007002:	f04f 30ff 	mov.w	r0, #4294967295
 8007006:	bd30      	pop	{r4, r5, pc}
 8007008:	42a3      	cmp	r3, r4
 800700a:	d3f3      	bcc.n	8006ff4 <__mcmp+0x18>
 800700c:	e7fb      	b.n	8007006 <__mcmp+0x2a>
 800700e:	2001      	movs	r0, #1
 8007010:	e7f9      	b.n	8007006 <__mcmp+0x2a>
	...

08007014 <__mdiff>:
 8007014:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007018:	4689      	mov	r9, r1
 800701a:	4606      	mov	r6, r0
 800701c:	4611      	mov	r1, r2
 800701e:	4648      	mov	r0, r9
 8007020:	4614      	mov	r4, r2
 8007022:	f7ff ffdb 	bl	8006fdc <__mcmp>
 8007026:	1e05      	subs	r5, r0, #0
 8007028:	d112      	bne.n	8007050 <__mdiff+0x3c>
 800702a:	4629      	mov	r1, r5
 800702c:	4630      	mov	r0, r6
 800702e:	f7ff fd5b 	bl	8006ae8 <_Balloc>
 8007032:	4602      	mov	r2, r0
 8007034:	b928      	cbnz	r0, 8007042 <__mdiff+0x2e>
 8007036:	4b3f      	ldr	r3, [pc, #252]	@ (8007134 <__mdiff+0x120>)
 8007038:	f240 2137 	movw	r1, #567	@ 0x237
 800703c:	483e      	ldr	r0, [pc, #248]	@ (8007138 <__mdiff+0x124>)
 800703e:	f000 fcd7 	bl	80079f0 <__assert_func>
 8007042:	2301      	movs	r3, #1
 8007044:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007048:	4610      	mov	r0, r2
 800704a:	b003      	add	sp, #12
 800704c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007050:	bfbc      	itt	lt
 8007052:	464b      	movlt	r3, r9
 8007054:	46a1      	movlt	r9, r4
 8007056:	4630      	mov	r0, r6
 8007058:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800705c:	bfba      	itte	lt
 800705e:	461c      	movlt	r4, r3
 8007060:	2501      	movlt	r5, #1
 8007062:	2500      	movge	r5, #0
 8007064:	f7ff fd40 	bl	8006ae8 <_Balloc>
 8007068:	4602      	mov	r2, r0
 800706a:	b918      	cbnz	r0, 8007074 <__mdiff+0x60>
 800706c:	4b31      	ldr	r3, [pc, #196]	@ (8007134 <__mdiff+0x120>)
 800706e:	f240 2145 	movw	r1, #581	@ 0x245
 8007072:	e7e3      	b.n	800703c <__mdiff+0x28>
 8007074:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007078:	6926      	ldr	r6, [r4, #16]
 800707a:	60c5      	str	r5, [r0, #12]
 800707c:	f109 0310 	add.w	r3, r9, #16
 8007080:	f109 0514 	add.w	r5, r9, #20
 8007084:	f104 0e14 	add.w	lr, r4, #20
 8007088:	f100 0b14 	add.w	fp, r0, #20
 800708c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007090:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007094:	9301      	str	r3, [sp, #4]
 8007096:	46d9      	mov	r9, fp
 8007098:	f04f 0c00 	mov.w	ip, #0
 800709c:	9b01      	ldr	r3, [sp, #4]
 800709e:	f85e 0b04 	ldr.w	r0, [lr], #4
 80070a2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80070a6:	9301      	str	r3, [sp, #4]
 80070a8:	fa1f f38a 	uxth.w	r3, sl
 80070ac:	4619      	mov	r1, r3
 80070ae:	b283      	uxth	r3, r0
 80070b0:	1acb      	subs	r3, r1, r3
 80070b2:	0c00      	lsrs	r0, r0, #16
 80070b4:	4463      	add	r3, ip
 80070b6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80070ba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80070be:	b29b      	uxth	r3, r3
 80070c0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80070c4:	4576      	cmp	r6, lr
 80070c6:	f849 3b04 	str.w	r3, [r9], #4
 80070ca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80070ce:	d8e5      	bhi.n	800709c <__mdiff+0x88>
 80070d0:	1b33      	subs	r3, r6, r4
 80070d2:	3b15      	subs	r3, #21
 80070d4:	f023 0303 	bic.w	r3, r3, #3
 80070d8:	3415      	adds	r4, #21
 80070da:	3304      	adds	r3, #4
 80070dc:	42a6      	cmp	r6, r4
 80070de:	bf38      	it	cc
 80070e0:	2304      	movcc	r3, #4
 80070e2:	441d      	add	r5, r3
 80070e4:	445b      	add	r3, fp
 80070e6:	461e      	mov	r6, r3
 80070e8:	462c      	mov	r4, r5
 80070ea:	4544      	cmp	r4, r8
 80070ec:	d30e      	bcc.n	800710c <__mdiff+0xf8>
 80070ee:	f108 0103 	add.w	r1, r8, #3
 80070f2:	1b49      	subs	r1, r1, r5
 80070f4:	f021 0103 	bic.w	r1, r1, #3
 80070f8:	3d03      	subs	r5, #3
 80070fa:	45a8      	cmp	r8, r5
 80070fc:	bf38      	it	cc
 80070fe:	2100      	movcc	r1, #0
 8007100:	440b      	add	r3, r1
 8007102:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007106:	b191      	cbz	r1, 800712e <__mdiff+0x11a>
 8007108:	6117      	str	r7, [r2, #16]
 800710a:	e79d      	b.n	8007048 <__mdiff+0x34>
 800710c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007110:	46e6      	mov	lr, ip
 8007112:	0c08      	lsrs	r0, r1, #16
 8007114:	fa1c fc81 	uxtah	ip, ip, r1
 8007118:	4471      	add	r1, lr
 800711a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800711e:	b289      	uxth	r1, r1
 8007120:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007124:	f846 1b04 	str.w	r1, [r6], #4
 8007128:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800712c:	e7dd      	b.n	80070ea <__mdiff+0xd6>
 800712e:	3f01      	subs	r7, #1
 8007130:	e7e7      	b.n	8007102 <__mdiff+0xee>
 8007132:	bf00      	nop
 8007134:	08007d80 	.word	0x08007d80
 8007138:	08007d91 	.word	0x08007d91

0800713c <__d2b>:
 800713c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007140:	460f      	mov	r7, r1
 8007142:	2101      	movs	r1, #1
 8007144:	ec59 8b10 	vmov	r8, r9, d0
 8007148:	4616      	mov	r6, r2
 800714a:	f7ff fccd 	bl	8006ae8 <_Balloc>
 800714e:	4604      	mov	r4, r0
 8007150:	b930      	cbnz	r0, 8007160 <__d2b+0x24>
 8007152:	4602      	mov	r2, r0
 8007154:	4b23      	ldr	r3, [pc, #140]	@ (80071e4 <__d2b+0xa8>)
 8007156:	4824      	ldr	r0, [pc, #144]	@ (80071e8 <__d2b+0xac>)
 8007158:	f240 310f 	movw	r1, #783	@ 0x30f
 800715c:	f000 fc48 	bl	80079f0 <__assert_func>
 8007160:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007164:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007168:	b10d      	cbz	r5, 800716e <__d2b+0x32>
 800716a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800716e:	9301      	str	r3, [sp, #4]
 8007170:	f1b8 0300 	subs.w	r3, r8, #0
 8007174:	d023      	beq.n	80071be <__d2b+0x82>
 8007176:	4668      	mov	r0, sp
 8007178:	9300      	str	r3, [sp, #0]
 800717a:	f7ff fd7c 	bl	8006c76 <__lo0bits>
 800717e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007182:	b1d0      	cbz	r0, 80071ba <__d2b+0x7e>
 8007184:	f1c0 0320 	rsb	r3, r0, #32
 8007188:	fa02 f303 	lsl.w	r3, r2, r3
 800718c:	430b      	orrs	r3, r1
 800718e:	40c2      	lsrs	r2, r0
 8007190:	6163      	str	r3, [r4, #20]
 8007192:	9201      	str	r2, [sp, #4]
 8007194:	9b01      	ldr	r3, [sp, #4]
 8007196:	61a3      	str	r3, [r4, #24]
 8007198:	2b00      	cmp	r3, #0
 800719a:	bf0c      	ite	eq
 800719c:	2201      	moveq	r2, #1
 800719e:	2202      	movne	r2, #2
 80071a0:	6122      	str	r2, [r4, #16]
 80071a2:	b1a5      	cbz	r5, 80071ce <__d2b+0x92>
 80071a4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80071a8:	4405      	add	r5, r0
 80071aa:	603d      	str	r5, [r7, #0]
 80071ac:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80071b0:	6030      	str	r0, [r6, #0]
 80071b2:	4620      	mov	r0, r4
 80071b4:	b003      	add	sp, #12
 80071b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80071ba:	6161      	str	r1, [r4, #20]
 80071bc:	e7ea      	b.n	8007194 <__d2b+0x58>
 80071be:	a801      	add	r0, sp, #4
 80071c0:	f7ff fd59 	bl	8006c76 <__lo0bits>
 80071c4:	9b01      	ldr	r3, [sp, #4]
 80071c6:	6163      	str	r3, [r4, #20]
 80071c8:	3020      	adds	r0, #32
 80071ca:	2201      	movs	r2, #1
 80071cc:	e7e8      	b.n	80071a0 <__d2b+0x64>
 80071ce:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80071d2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80071d6:	6038      	str	r0, [r7, #0]
 80071d8:	6918      	ldr	r0, [r3, #16]
 80071da:	f7ff fd2d 	bl	8006c38 <__hi0bits>
 80071de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80071e2:	e7e5      	b.n	80071b0 <__d2b+0x74>
 80071e4:	08007d80 	.word	0x08007d80
 80071e8:	08007d91 	.word	0x08007d91

080071ec <__ssputs_r>:
 80071ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071f0:	688e      	ldr	r6, [r1, #8]
 80071f2:	461f      	mov	r7, r3
 80071f4:	42be      	cmp	r6, r7
 80071f6:	680b      	ldr	r3, [r1, #0]
 80071f8:	4682      	mov	sl, r0
 80071fa:	460c      	mov	r4, r1
 80071fc:	4690      	mov	r8, r2
 80071fe:	d82d      	bhi.n	800725c <__ssputs_r+0x70>
 8007200:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007204:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007208:	d026      	beq.n	8007258 <__ssputs_r+0x6c>
 800720a:	6965      	ldr	r5, [r4, #20]
 800720c:	6909      	ldr	r1, [r1, #16]
 800720e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007212:	eba3 0901 	sub.w	r9, r3, r1
 8007216:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800721a:	1c7b      	adds	r3, r7, #1
 800721c:	444b      	add	r3, r9
 800721e:	106d      	asrs	r5, r5, #1
 8007220:	429d      	cmp	r5, r3
 8007222:	bf38      	it	cc
 8007224:	461d      	movcc	r5, r3
 8007226:	0553      	lsls	r3, r2, #21
 8007228:	d527      	bpl.n	800727a <__ssputs_r+0x8e>
 800722a:	4629      	mov	r1, r5
 800722c:	f7ff fbd0 	bl	80069d0 <_malloc_r>
 8007230:	4606      	mov	r6, r0
 8007232:	b360      	cbz	r0, 800728e <__ssputs_r+0xa2>
 8007234:	6921      	ldr	r1, [r4, #16]
 8007236:	464a      	mov	r2, r9
 8007238:	f000 fbcc 	bl	80079d4 <memcpy>
 800723c:	89a3      	ldrh	r3, [r4, #12]
 800723e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007242:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007246:	81a3      	strh	r3, [r4, #12]
 8007248:	6126      	str	r6, [r4, #16]
 800724a:	6165      	str	r5, [r4, #20]
 800724c:	444e      	add	r6, r9
 800724e:	eba5 0509 	sub.w	r5, r5, r9
 8007252:	6026      	str	r6, [r4, #0]
 8007254:	60a5      	str	r5, [r4, #8]
 8007256:	463e      	mov	r6, r7
 8007258:	42be      	cmp	r6, r7
 800725a:	d900      	bls.n	800725e <__ssputs_r+0x72>
 800725c:	463e      	mov	r6, r7
 800725e:	6820      	ldr	r0, [r4, #0]
 8007260:	4632      	mov	r2, r6
 8007262:	4641      	mov	r1, r8
 8007264:	f000 fb6a 	bl	800793c <memmove>
 8007268:	68a3      	ldr	r3, [r4, #8]
 800726a:	1b9b      	subs	r3, r3, r6
 800726c:	60a3      	str	r3, [r4, #8]
 800726e:	6823      	ldr	r3, [r4, #0]
 8007270:	4433      	add	r3, r6
 8007272:	6023      	str	r3, [r4, #0]
 8007274:	2000      	movs	r0, #0
 8007276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800727a:	462a      	mov	r2, r5
 800727c:	f000 fbfc 	bl	8007a78 <_realloc_r>
 8007280:	4606      	mov	r6, r0
 8007282:	2800      	cmp	r0, #0
 8007284:	d1e0      	bne.n	8007248 <__ssputs_r+0x5c>
 8007286:	6921      	ldr	r1, [r4, #16]
 8007288:	4650      	mov	r0, sl
 800728a:	f7ff fb2d 	bl	80068e8 <_free_r>
 800728e:	230c      	movs	r3, #12
 8007290:	f8ca 3000 	str.w	r3, [sl]
 8007294:	89a3      	ldrh	r3, [r4, #12]
 8007296:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800729a:	81a3      	strh	r3, [r4, #12]
 800729c:	f04f 30ff 	mov.w	r0, #4294967295
 80072a0:	e7e9      	b.n	8007276 <__ssputs_r+0x8a>
	...

080072a4 <_svfiprintf_r>:
 80072a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072a8:	4698      	mov	r8, r3
 80072aa:	898b      	ldrh	r3, [r1, #12]
 80072ac:	061b      	lsls	r3, r3, #24
 80072ae:	b09d      	sub	sp, #116	@ 0x74
 80072b0:	4607      	mov	r7, r0
 80072b2:	460d      	mov	r5, r1
 80072b4:	4614      	mov	r4, r2
 80072b6:	d510      	bpl.n	80072da <_svfiprintf_r+0x36>
 80072b8:	690b      	ldr	r3, [r1, #16]
 80072ba:	b973      	cbnz	r3, 80072da <_svfiprintf_r+0x36>
 80072bc:	2140      	movs	r1, #64	@ 0x40
 80072be:	f7ff fb87 	bl	80069d0 <_malloc_r>
 80072c2:	6028      	str	r0, [r5, #0]
 80072c4:	6128      	str	r0, [r5, #16]
 80072c6:	b930      	cbnz	r0, 80072d6 <_svfiprintf_r+0x32>
 80072c8:	230c      	movs	r3, #12
 80072ca:	603b      	str	r3, [r7, #0]
 80072cc:	f04f 30ff 	mov.w	r0, #4294967295
 80072d0:	b01d      	add	sp, #116	@ 0x74
 80072d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072d6:	2340      	movs	r3, #64	@ 0x40
 80072d8:	616b      	str	r3, [r5, #20]
 80072da:	2300      	movs	r3, #0
 80072dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80072de:	2320      	movs	r3, #32
 80072e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80072e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80072e8:	2330      	movs	r3, #48	@ 0x30
 80072ea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007488 <_svfiprintf_r+0x1e4>
 80072ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80072f2:	f04f 0901 	mov.w	r9, #1
 80072f6:	4623      	mov	r3, r4
 80072f8:	469a      	mov	sl, r3
 80072fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072fe:	b10a      	cbz	r2, 8007304 <_svfiprintf_r+0x60>
 8007300:	2a25      	cmp	r2, #37	@ 0x25
 8007302:	d1f9      	bne.n	80072f8 <_svfiprintf_r+0x54>
 8007304:	ebba 0b04 	subs.w	fp, sl, r4
 8007308:	d00b      	beq.n	8007322 <_svfiprintf_r+0x7e>
 800730a:	465b      	mov	r3, fp
 800730c:	4622      	mov	r2, r4
 800730e:	4629      	mov	r1, r5
 8007310:	4638      	mov	r0, r7
 8007312:	f7ff ff6b 	bl	80071ec <__ssputs_r>
 8007316:	3001      	adds	r0, #1
 8007318:	f000 80a7 	beq.w	800746a <_svfiprintf_r+0x1c6>
 800731c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800731e:	445a      	add	r2, fp
 8007320:	9209      	str	r2, [sp, #36]	@ 0x24
 8007322:	f89a 3000 	ldrb.w	r3, [sl]
 8007326:	2b00      	cmp	r3, #0
 8007328:	f000 809f 	beq.w	800746a <_svfiprintf_r+0x1c6>
 800732c:	2300      	movs	r3, #0
 800732e:	f04f 32ff 	mov.w	r2, #4294967295
 8007332:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007336:	f10a 0a01 	add.w	sl, sl, #1
 800733a:	9304      	str	r3, [sp, #16]
 800733c:	9307      	str	r3, [sp, #28]
 800733e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007342:	931a      	str	r3, [sp, #104]	@ 0x68
 8007344:	4654      	mov	r4, sl
 8007346:	2205      	movs	r2, #5
 8007348:	f814 1b01 	ldrb.w	r1, [r4], #1
 800734c:	484e      	ldr	r0, [pc, #312]	@ (8007488 <_svfiprintf_r+0x1e4>)
 800734e:	f7f8 ff67 	bl	8000220 <memchr>
 8007352:	9a04      	ldr	r2, [sp, #16]
 8007354:	b9d8      	cbnz	r0, 800738e <_svfiprintf_r+0xea>
 8007356:	06d0      	lsls	r0, r2, #27
 8007358:	bf44      	itt	mi
 800735a:	2320      	movmi	r3, #32
 800735c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007360:	0711      	lsls	r1, r2, #28
 8007362:	bf44      	itt	mi
 8007364:	232b      	movmi	r3, #43	@ 0x2b
 8007366:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800736a:	f89a 3000 	ldrb.w	r3, [sl]
 800736e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007370:	d015      	beq.n	800739e <_svfiprintf_r+0xfa>
 8007372:	9a07      	ldr	r2, [sp, #28]
 8007374:	4654      	mov	r4, sl
 8007376:	2000      	movs	r0, #0
 8007378:	f04f 0c0a 	mov.w	ip, #10
 800737c:	4621      	mov	r1, r4
 800737e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007382:	3b30      	subs	r3, #48	@ 0x30
 8007384:	2b09      	cmp	r3, #9
 8007386:	d94b      	bls.n	8007420 <_svfiprintf_r+0x17c>
 8007388:	b1b0      	cbz	r0, 80073b8 <_svfiprintf_r+0x114>
 800738a:	9207      	str	r2, [sp, #28]
 800738c:	e014      	b.n	80073b8 <_svfiprintf_r+0x114>
 800738e:	eba0 0308 	sub.w	r3, r0, r8
 8007392:	fa09 f303 	lsl.w	r3, r9, r3
 8007396:	4313      	orrs	r3, r2
 8007398:	9304      	str	r3, [sp, #16]
 800739a:	46a2      	mov	sl, r4
 800739c:	e7d2      	b.n	8007344 <_svfiprintf_r+0xa0>
 800739e:	9b03      	ldr	r3, [sp, #12]
 80073a0:	1d19      	adds	r1, r3, #4
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	9103      	str	r1, [sp, #12]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	bfbb      	ittet	lt
 80073aa:	425b      	neglt	r3, r3
 80073ac:	f042 0202 	orrlt.w	r2, r2, #2
 80073b0:	9307      	strge	r3, [sp, #28]
 80073b2:	9307      	strlt	r3, [sp, #28]
 80073b4:	bfb8      	it	lt
 80073b6:	9204      	strlt	r2, [sp, #16]
 80073b8:	7823      	ldrb	r3, [r4, #0]
 80073ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80073bc:	d10a      	bne.n	80073d4 <_svfiprintf_r+0x130>
 80073be:	7863      	ldrb	r3, [r4, #1]
 80073c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80073c2:	d132      	bne.n	800742a <_svfiprintf_r+0x186>
 80073c4:	9b03      	ldr	r3, [sp, #12]
 80073c6:	1d1a      	adds	r2, r3, #4
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	9203      	str	r2, [sp, #12]
 80073cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80073d0:	3402      	adds	r4, #2
 80073d2:	9305      	str	r3, [sp, #20]
 80073d4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007498 <_svfiprintf_r+0x1f4>
 80073d8:	7821      	ldrb	r1, [r4, #0]
 80073da:	2203      	movs	r2, #3
 80073dc:	4650      	mov	r0, sl
 80073de:	f7f8 ff1f 	bl	8000220 <memchr>
 80073e2:	b138      	cbz	r0, 80073f4 <_svfiprintf_r+0x150>
 80073e4:	9b04      	ldr	r3, [sp, #16]
 80073e6:	eba0 000a 	sub.w	r0, r0, sl
 80073ea:	2240      	movs	r2, #64	@ 0x40
 80073ec:	4082      	lsls	r2, r0
 80073ee:	4313      	orrs	r3, r2
 80073f0:	3401      	adds	r4, #1
 80073f2:	9304      	str	r3, [sp, #16]
 80073f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073f8:	4824      	ldr	r0, [pc, #144]	@ (800748c <_svfiprintf_r+0x1e8>)
 80073fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80073fe:	2206      	movs	r2, #6
 8007400:	f7f8 ff0e 	bl	8000220 <memchr>
 8007404:	2800      	cmp	r0, #0
 8007406:	d036      	beq.n	8007476 <_svfiprintf_r+0x1d2>
 8007408:	4b21      	ldr	r3, [pc, #132]	@ (8007490 <_svfiprintf_r+0x1ec>)
 800740a:	bb1b      	cbnz	r3, 8007454 <_svfiprintf_r+0x1b0>
 800740c:	9b03      	ldr	r3, [sp, #12]
 800740e:	3307      	adds	r3, #7
 8007410:	f023 0307 	bic.w	r3, r3, #7
 8007414:	3308      	adds	r3, #8
 8007416:	9303      	str	r3, [sp, #12]
 8007418:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800741a:	4433      	add	r3, r6
 800741c:	9309      	str	r3, [sp, #36]	@ 0x24
 800741e:	e76a      	b.n	80072f6 <_svfiprintf_r+0x52>
 8007420:	fb0c 3202 	mla	r2, ip, r2, r3
 8007424:	460c      	mov	r4, r1
 8007426:	2001      	movs	r0, #1
 8007428:	e7a8      	b.n	800737c <_svfiprintf_r+0xd8>
 800742a:	2300      	movs	r3, #0
 800742c:	3401      	adds	r4, #1
 800742e:	9305      	str	r3, [sp, #20]
 8007430:	4619      	mov	r1, r3
 8007432:	f04f 0c0a 	mov.w	ip, #10
 8007436:	4620      	mov	r0, r4
 8007438:	f810 2b01 	ldrb.w	r2, [r0], #1
 800743c:	3a30      	subs	r2, #48	@ 0x30
 800743e:	2a09      	cmp	r2, #9
 8007440:	d903      	bls.n	800744a <_svfiprintf_r+0x1a6>
 8007442:	2b00      	cmp	r3, #0
 8007444:	d0c6      	beq.n	80073d4 <_svfiprintf_r+0x130>
 8007446:	9105      	str	r1, [sp, #20]
 8007448:	e7c4      	b.n	80073d4 <_svfiprintf_r+0x130>
 800744a:	fb0c 2101 	mla	r1, ip, r1, r2
 800744e:	4604      	mov	r4, r0
 8007450:	2301      	movs	r3, #1
 8007452:	e7f0      	b.n	8007436 <_svfiprintf_r+0x192>
 8007454:	ab03      	add	r3, sp, #12
 8007456:	9300      	str	r3, [sp, #0]
 8007458:	462a      	mov	r2, r5
 800745a:	4b0e      	ldr	r3, [pc, #56]	@ (8007494 <_svfiprintf_r+0x1f0>)
 800745c:	a904      	add	r1, sp, #16
 800745e:	4638      	mov	r0, r7
 8007460:	f7fd fd94 	bl	8004f8c <_printf_float>
 8007464:	1c42      	adds	r2, r0, #1
 8007466:	4606      	mov	r6, r0
 8007468:	d1d6      	bne.n	8007418 <_svfiprintf_r+0x174>
 800746a:	89ab      	ldrh	r3, [r5, #12]
 800746c:	065b      	lsls	r3, r3, #25
 800746e:	f53f af2d 	bmi.w	80072cc <_svfiprintf_r+0x28>
 8007472:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007474:	e72c      	b.n	80072d0 <_svfiprintf_r+0x2c>
 8007476:	ab03      	add	r3, sp, #12
 8007478:	9300      	str	r3, [sp, #0]
 800747a:	462a      	mov	r2, r5
 800747c:	4b05      	ldr	r3, [pc, #20]	@ (8007494 <_svfiprintf_r+0x1f0>)
 800747e:	a904      	add	r1, sp, #16
 8007480:	4638      	mov	r0, r7
 8007482:	f7fe f81b 	bl	80054bc <_printf_i>
 8007486:	e7ed      	b.n	8007464 <_svfiprintf_r+0x1c0>
 8007488:	08007ee8 	.word	0x08007ee8
 800748c:	08007ef2 	.word	0x08007ef2
 8007490:	08004f8d 	.word	0x08004f8d
 8007494:	080071ed 	.word	0x080071ed
 8007498:	08007eee 	.word	0x08007eee

0800749c <__sfputc_r>:
 800749c:	6893      	ldr	r3, [r2, #8]
 800749e:	3b01      	subs	r3, #1
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	b410      	push	{r4}
 80074a4:	6093      	str	r3, [r2, #8]
 80074a6:	da08      	bge.n	80074ba <__sfputc_r+0x1e>
 80074a8:	6994      	ldr	r4, [r2, #24]
 80074aa:	42a3      	cmp	r3, r4
 80074ac:	db01      	blt.n	80074b2 <__sfputc_r+0x16>
 80074ae:	290a      	cmp	r1, #10
 80074b0:	d103      	bne.n	80074ba <__sfputc_r+0x1e>
 80074b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80074b6:	f7fe bab7 	b.w	8005a28 <__swbuf_r>
 80074ba:	6813      	ldr	r3, [r2, #0]
 80074bc:	1c58      	adds	r0, r3, #1
 80074be:	6010      	str	r0, [r2, #0]
 80074c0:	7019      	strb	r1, [r3, #0]
 80074c2:	4608      	mov	r0, r1
 80074c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80074c8:	4770      	bx	lr

080074ca <__sfputs_r>:
 80074ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074cc:	4606      	mov	r6, r0
 80074ce:	460f      	mov	r7, r1
 80074d0:	4614      	mov	r4, r2
 80074d2:	18d5      	adds	r5, r2, r3
 80074d4:	42ac      	cmp	r4, r5
 80074d6:	d101      	bne.n	80074dc <__sfputs_r+0x12>
 80074d8:	2000      	movs	r0, #0
 80074da:	e007      	b.n	80074ec <__sfputs_r+0x22>
 80074dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074e0:	463a      	mov	r2, r7
 80074e2:	4630      	mov	r0, r6
 80074e4:	f7ff ffda 	bl	800749c <__sfputc_r>
 80074e8:	1c43      	adds	r3, r0, #1
 80074ea:	d1f3      	bne.n	80074d4 <__sfputs_r+0xa>
 80074ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080074f0 <_vfiprintf_r>:
 80074f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074f4:	460d      	mov	r5, r1
 80074f6:	b09d      	sub	sp, #116	@ 0x74
 80074f8:	4614      	mov	r4, r2
 80074fa:	4698      	mov	r8, r3
 80074fc:	4606      	mov	r6, r0
 80074fe:	b118      	cbz	r0, 8007508 <_vfiprintf_r+0x18>
 8007500:	6a03      	ldr	r3, [r0, #32]
 8007502:	b90b      	cbnz	r3, 8007508 <_vfiprintf_r+0x18>
 8007504:	f7fe f986 	bl	8005814 <__sinit>
 8007508:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800750a:	07d9      	lsls	r1, r3, #31
 800750c:	d405      	bmi.n	800751a <_vfiprintf_r+0x2a>
 800750e:	89ab      	ldrh	r3, [r5, #12]
 8007510:	059a      	lsls	r2, r3, #22
 8007512:	d402      	bmi.n	800751a <_vfiprintf_r+0x2a>
 8007514:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007516:	f7fe fb98 	bl	8005c4a <__retarget_lock_acquire_recursive>
 800751a:	89ab      	ldrh	r3, [r5, #12]
 800751c:	071b      	lsls	r3, r3, #28
 800751e:	d501      	bpl.n	8007524 <_vfiprintf_r+0x34>
 8007520:	692b      	ldr	r3, [r5, #16]
 8007522:	b99b      	cbnz	r3, 800754c <_vfiprintf_r+0x5c>
 8007524:	4629      	mov	r1, r5
 8007526:	4630      	mov	r0, r6
 8007528:	f7fe fabc 	bl	8005aa4 <__swsetup_r>
 800752c:	b170      	cbz	r0, 800754c <_vfiprintf_r+0x5c>
 800752e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007530:	07dc      	lsls	r4, r3, #31
 8007532:	d504      	bpl.n	800753e <_vfiprintf_r+0x4e>
 8007534:	f04f 30ff 	mov.w	r0, #4294967295
 8007538:	b01d      	add	sp, #116	@ 0x74
 800753a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800753e:	89ab      	ldrh	r3, [r5, #12]
 8007540:	0598      	lsls	r0, r3, #22
 8007542:	d4f7      	bmi.n	8007534 <_vfiprintf_r+0x44>
 8007544:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007546:	f7fe fb81 	bl	8005c4c <__retarget_lock_release_recursive>
 800754a:	e7f3      	b.n	8007534 <_vfiprintf_r+0x44>
 800754c:	2300      	movs	r3, #0
 800754e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007550:	2320      	movs	r3, #32
 8007552:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007556:	f8cd 800c 	str.w	r8, [sp, #12]
 800755a:	2330      	movs	r3, #48	@ 0x30
 800755c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800770c <_vfiprintf_r+0x21c>
 8007560:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007564:	f04f 0901 	mov.w	r9, #1
 8007568:	4623      	mov	r3, r4
 800756a:	469a      	mov	sl, r3
 800756c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007570:	b10a      	cbz	r2, 8007576 <_vfiprintf_r+0x86>
 8007572:	2a25      	cmp	r2, #37	@ 0x25
 8007574:	d1f9      	bne.n	800756a <_vfiprintf_r+0x7a>
 8007576:	ebba 0b04 	subs.w	fp, sl, r4
 800757a:	d00b      	beq.n	8007594 <_vfiprintf_r+0xa4>
 800757c:	465b      	mov	r3, fp
 800757e:	4622      	mov	r2, r4
 8007580:	4629      	mov	r1, r5
 8007582:	4630      	mov	r0, r6
 8007584:	f7ff ffa1 	bl	80074ca <__sfputs_r>
 8007588:	3001      	adds	r0, #1
 800758a:	f000 80a7 	beq.w	80076dc <_vfiprintf_r+0x1ec>
 800758e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007590:	445a      	add	r2, fp
 8007592:	9209      	str	r2, [sp, #36]	@ 0x24
 8007594:	f89a 3000 	ldrb.w	r3, [sl]
 8007598:	2b00      	cmp	r3, #0
 800759a:	f000 809f 	beq.w	80076dc <_vfiprintf_r+0x1ec>
 800759e:	2300      	movs	r3, #0
 80075a0:	f04f 32ff 	mov.w	r2, #4294967295
 80075a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075a8:	f10a 0a01 	add.w	sl, sl, #1
 80075ac:	9304      	str	r3, [sp, #16]
 80075ae:	9307      	str	r3, [sp, #28]
 80075b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80075b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80075b6:	4654      	mov	r4, sl
 80075b8:	2205      	movs	r2, #5
 80075ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075be:	4853      	ldr	r0, [pc, #332]	@ (800770c <_vfiprintf_r+0x21c>)
 80075c0:	f7f8 fe2e 	bl	8000220 <memchr>
 80075c4:	9a04      	ldr	r2, [sp, #16]
 80075c6:	b9d8      	cbnz	r0, 8007600 <_vfiprintf_r+0x110>
 80075c8:	06d1      	lsls	r1, r2, #27
 80075ca:	bf44      	itt	mi
 80075cc:	2320      	movmi	r3, #32
 80075ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075d2:	0713      	lsls	r3, r2, #28
 80075d4:	bf44      	itt	mi
 80075d6:	232b      	movmi	r3, #43	@ 0x2b
 80075d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075dc:	f89a 3000 	ldrb.w	r3, [sl]
 80075e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80075e2:	d015      	beq.n	8007610 <_vfiprintf_r+0x120>
 80075e4:	9a07      	ldr	r2, [sp, #28]
 80075e6:	4654      	mov	r4, sl
 80075e8:	2000      	movs	r0, #0
 80075ea:	f04f 0c0a 	mov.w	ip, #10
 80075ee:	4621      	mov	r1, r4
 80075f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075f4:	3b30      	subs	r3, #48	@ 0x30
 80075f6:	2b09      	cmp	r3, #9
 80075f8:	d94b      	bls.n	8007692 <_vfiprintf_r+0x1a2>
 80075fa:	b1b0      	cbz	r0, 800762a <_vfiprintf_r+0x13a>
 80075fc:	9207      	str	r2, [sp, #28]
 80075fe:	e014      	b.n	800762a <_vfiprintf_r+0x13a>
 8007600:	eba0 0308 	sub.w	r3, r0, r8
 8007604:	fa09 f303 	lsl.w	r3, r9, r3
 8007608:	4313      	orrs	r3, r2
 800760a:	9304      	str	r3, [sp, #16]
 800760c:	46a2      	mov	sl, r4
 800760e:	e7d2      	b.n	80075b6 <_vfiprintf_r+0xc6>
 8007610:	9b03      	ldr	r3, [sp, #12]
 8007612:	1d19      	adds	r1, r3, #4
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	9103      	str	r1, [sp, #12]
 8007618:	2b00      	cmp	r3, #0
 800761a:	bfbb      	ittet	lt
 800761c:	425b      	neglt	r3, r3
 800761e:	f042 0202 	orrlt.w	r2, r2, #2
 8007622:	9307      	strge	r3, [sp, #28]
 8007624:	9307      	strlt	r3, [sp, #28]
 8007626:	bfb8      	it	lt
 8007628:	9204      	strlt	r2, [sp, #16]
 800762a:	7823      	ldrb	r3, [r4, #0]
 800762c:	2b2e      	cmp	r3, #46	@ 0x2e
 800762e:	d10a      	bne.n	8007646 <_vfiprintf_r+0x156>
 8007630:	7863      	ldrb	r3, [r4, #1]
 8007632:	2b2a      	cmp	r3, #42	@ 0x2a
 8007634:	d132      	bne.n	800769c <_vfiprintf_r+0x1ac>
 8007636:	9b03      	ldr	r3, [sp, #12]
 8007638:	1d1a      	adds	r2, r3, #4
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	9203      	str	r2, [sp, #12]
 800763e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007642:	3402      	adds	r4, #2
 8007644:	9305      	str	r3, [sp, #20]
 8007646:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800771c <_vfiprintf_r+0x22c>
 800764a:	7821      	ldrb	r1, [r4, #0]
 800764c:	2203      	movs	r2, #3
 800764e:	4650      	mov	r0, sl
 8007650:	f7f8 fde6 	bl	8000220 <memchr>
 8007654:	b138      	cbz	r0, 8007666 <_vfiprintf_r+0x176>
 8007656:	9b04      	ldr	r3, [sp, #16]
 8007658:	eba0 000a 	sub.w	r0, r0, sl
 800765c:	2240      	movs	r2, #64	@ 0x40
 800765e:	4082      	lsls	r2, r0
 8007660:	4313      	orrs	r3, r2
 8007662:	3401      	adds	r4, #1
 8007664:	9304      	str	r3, [sp, #16]
 8007666:	f814 1b01 	ldrb.w	r1, [r4], #1
 800766a:	4829      	ldr	r0, [pc, #164]	@ (8007710 <_vfiprintf_r+0x220>)
 800766c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007670:	2206      	movs	r2, #6
 8007672:	f7f8 fdd5 	bl	8000220 <memchr>
 8007676:	2800      	cmp	r0, #0
 8007678:	d03f      	beq.n	80076fa <_vfiprintf_r+0x20a>
 800767a:	4b26      	ldr	r3, [pc, #152]	@ (8007714 <_vfiprintf_r+0x224>)
 800767c:	bb1b      	cbnz	r3, 80076c6 <_vfiprintf_r+0x1d6>
 800767e:	9b03      	ldr	r3, [sp, #12]
 8007680:	3307      	adds	r3, #7
 8007682:	f023 0307 	bic.w	r3, r3, #7
 8007686:	3308      	adds	r3, #8
 8007688:	9303      	str	r3, [sp, #12]
 800768a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800768c:	443b      	add	r3, r7
 800768e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007690:	e76a      	b.n	8007568 <_vfiprintf_r+0x78>
 8007692:	fb0c 3202 	mla	r2, ip, r2, r3
 8007696:	460c      	mov	r4, r1
 8007698:	2001      	movs	r0, #1
 800769a:	e7a8      	b.n	80075ee <_vfiprintf_r+0xfe>
 800769c:	2300      	movs	r3, #0
 800769e:	3401      	adds	r4, #1
 80076a0:	9305      	str	r3, [sp, #20]
 80076a2:	4619      	mov	r1, r3
 80076a4:	f04f 0c0a 	mov.w	ip, #10
 80076a8:	4620      	mov	r0, r4
 80076aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076ae:	3a30      	subs	r2, #48	@ 0x30
 80076b0:	2a09      	cmp	r2, #9
 80076b2:	d903      	bls.n	80076bc <_vfiprintf_r+0x1cc>
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d0c6      	beq.n	8007646 <_vfiprintf_r+0x156>
 80076b8:	9105      	str	r1, [sp, #20]
 80076ba:	e7c4      	b.n	8007646 <_vfiprintf_r+0x156>
 80076bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80076c0:	4604      	mov	r4, r0
 80076c2:	2301      	movs	r3, #1
 80076c4:	e7f0      	b.n	80076a8 <_vfiprintf_r+0x1b8>
 80076c6:	ab03      	add	r3, sp, #12
 80076c8:	9300      	str	r3, [sp, #0]
 80076ca:	462a      	mov	r2, r5
 80076cc:	4b12      	ldr	r3, [pc, #72]	@ (8007718 <_vfiprintf_r+0x228>)
 80076ce:	a904      	add	r1, sp, #16
 80076d0:	4630      	mov	r0, r6
 80076d2:	f7fd fc5b 	bl	8004f8c <_printf_float>
 80076d6:	4607      	mov	r7, r0
 80076d8:	1c78      	adds	r0, r7, #1
 80076da:	d1d6      	bne.n	800768a <_vfiprintf_r+0x19a>
 80076dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80076de:	07d9      	lsls	r1, r3, #31
 80076e0:	d405      	bmi.n	80076ee <_vfiprintf_r+0x1fe>
 80076e2:	89ab      	ldrh	r3, [r5, #12]
 80076e4:	059a      	lsls	r2, r3, #22
 80076e6:	d402      	bmi.n	80076ee <_vfiprintf_r+0x1fe>
 80076e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80076ea:	f7fe faaf 	bl	8005c4c <__retarget_lock_release_recursive>
 80076ee:	89ab      	ldrh	r3, [r5, #12]
 80076f0:	065b      	lsls	r3, r3, #25
 80076f2:	f53f af1f 	bmi.w	8007534 <_vfiprintf_r+0x44>
 80076f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80076f8:	e71e      	b.n	8007538 <_vfiprintf_r+0x48>
 80076fa:	ab03      	add	r3, sp, #12
 80076fc:	9300      	str	r3, [sp, #0]
 80076fe:	462a      	mov	r2, r5
 8007700:	4b05      	ldr	r3, [pc, #20]	@ (8007718 <_vfiprintf_r+0x228>)
 8007702:	a904      	add	r1, sp, #16
 8007704:	4630      	mov	r0, r6
 8007706:	f7fd fed9 	bl	80054bc <_printf_i>
 800770a:	e7e4      	b.n	80076d6 <_vfiprintf_r+0x1e6>
 800770c:	08007ee8 	.word	0x08007ee8
 8007710:	08007ef2 	.word	0x08007ef2
 8007714:	08004f8d 	.word	0x08004f8d
 8007718:	080074cb 	.word	0x080074cb
 800771c:	08007eee 	.word	0x08007eee

08007720 <__sflush_r>:
 8007720:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007728:	0716      	lsls	r6, r2, #28
 800772a:	4605      	mov	r5, r0
 800772c:	460c      	mov	r4, r1
 800772e:	d454      	bmi.n	80077da <__sflush_r+0xba>
 8007730:	684b      	ldr	r3, [r1, #4]
 8007732:	2b00      	cmp	r3, #0
 8007734:	dc02      	bgt.n	800773c <__sflush_r+0x1c>
 8007736:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007738:	2b00      	cmp	r3, #0
 800773a:	dd48      	ble.n	80077ce <__sflush_r+0xae>
 800773c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800773e:	2e00      	cmp	r6, #0
 8007740:	d045      	beq.n	80077ce <__sflush_r+0xae>
 8007742:	2300      	movs	r3, #0
 8007744:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007748:	682f      	ldr	r7, [r5, #0]
 800774a:	6a21      	ldr	r1, [r4, #32]
 800774c:	602b      	str	r3, [r5, #0]
 800774e:	d030      	beq.n	80077b2 <__sflush_r+0x92>
 8007750:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007752:	89a3      	ldrh	r3, [r4, #12]
 8007754:	0759      	lsls	r1, r3, #29
 8007756:	d505      	bpl.n	8007764 <__sflush_r+0x44>
 8007758:	6863      	ldr	r3, [r4, #4]
 800775a:	1ad2      	subs	r2, r2, r3
 800775c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800775e:	b10b      	cbz	r3, 8007764 <__sflush_r+0x44>
 8007760:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007762:	1ad2      	subs	r2, r2, r3
 8007764:	2300      	movs	r3, #0
 8007766:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007768:	6a21      	ldr	r1, [r4, #32]
 800776a:	4628      	mov	r0, r5
 800776c:	47b0      	blx	r6
 800776e:	1c43      	adds	r3, r0, #1
 8007770:	89a3      	ldrh	r3, [r4, #12]
 8007772:	d106      	bne.n	8007782 <__sflush_r+0x62>
 8007774:	6829      	ldr	r1, [r5, #0]
 8007776:	291d      	cmp	r1, #29
 8007778:	d82b      	bhi.n	80077d2 <__sflush_r+0xb2>
 800777a:	4a2a      	ldr	r2, [pc, #168]	@ (8007824 <__sflush_r+0x104>)
 800777c:	410a      	asrs	r2, r1
 800777e:	07d6      	lsls	r6, r2, #31
 8007780:	d427      	bmi.n	80077d2 <__sflush_r+0xb2>
 8007782:	2200      	movs	r2, #0
 8007784:	6062      	str	r2, [r4, #4]
 8007786:	04d9      	lsls	r1, r3, #19
 8007788:	6922      	ldr	r2, [r4, #16]
 800778a:	6022      	str	r2, [r4, #0]
 800778c:	d504      	bpl.n	8007798 <__sflush_r+0x78>
 800778e:	1c42      	adds	r2, r0, #1
 8007790:	d101      	bne.n	8007796 <__sflush_r+0x76>
 8007792:	682b      	ldr	r3, [r5, #0]
 8007794:	b903      	cbnz	r3, 8007798 <__sflush_r+0x78>
 8007796:	6560      	str	r0, [r4, #84]	@ 0x54
 8007798:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800779a:	602f      	str	r7, [r5, #0]
 800779c:	b1b9      	cbz	r1, 80077ce <__sflush_r+0xae>
 800779e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80077a2:	4299      	cmp	r1, r3
 80077a4:	d002      	beq.n	80077ac <__sflush_r+0x8c>
 80077a6:	4628      	mov	r0, r5
 80077a8:	f7ff f89e 	bl	80068e8 <_free_r>
 80077ac:	2300      	movs	r3, #0
 80077ae:	6363      	str	r3, [r4, #52]	@ 0x34
 80077b0:	e00d      	b.n	80077ce <__sflush_r+0xae>
 80077b2:	2301      	movs	r3, #1
 80077b4:	4628      	mov	r0, r5
 80077b6:	47b0      	blx	r6
 80077b8:	4602      	mov	r2, r0
 80077ba:	1c50      	adds	r0, r2, #1
 80077bc:	d1c9      	bne.n	8007752 <__sflush_r+0x32>
 80077be:	682b      	ldr	r3, [r5, #0]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d0c6      	beq.n	8007752 <__sflush_r+0x32>
 80077c4:	2b1d      	cmp	r3, #29
 80077c6:	d001      	beq.n	80077cc <__sflush_r+0xac>
 80077c8:	2b16      	cmp	r3, #22
 80077ca:	d11e      	bne.n	800780a <__sflush_r+0xea>
 80077cc:	602f      	str	r7, [r5, #0]
 80077ce:	2000      	movs	r0, #0
 80077d0:	e022      	b.n	8007818 <__sflush_r+0xf8>
 80077d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077d6:	b21b      	sxth	r3, r3
 80077d8:	e01b      	b.n	8007812 <__sflush_r+0xf2>
 80077da:	690f      	ldr	r7, [r1, #16]
 80077dc:	2f00      	cmp	r7, #0
 80077de:	d0f6      	beq.n	80077ce <__sflush_r+0xae>
 80077e0:	0793      	lsls	r3, r2, #30
 80077e2:	680e      	ldr	r6, [r1, #0]
 80077e4:	bf08      	it	eq
 80077e6:	694b      	ldreq	r3, [r1, #20]
 80077e8:	600f      	str	r7, [r1, #0]
 80077ea:	bf18      	it	ne
 80077ec:	2300      	movne	r3, #0
 80077ee:	eba6 0807 	sub.w	r8, r6, r7
 80077f2:	608b      	str	r3, [r1, #8]
 80077f4:	f1b8 0f00 	cmp.w	r8, #0
 80077f8:	dde9      	ble.n	80077ce <__sflush_r+0xae>
 80077fa:	6a21      	ldr	r1, [r4, #32]
 80077fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80077fe:	4643      	mov	r3, r8
 8007800:	463a      	mov	r2, r7
 8007802:	4628      	mov	r0, r5
 8007804:	47b0      	blx	r6
 8007806:	2800      	cmp	r0, #0
 8007808:	dc08      	bgt.n	800781c <__sflush_r+0xfc>
 800780a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800780e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007812:	81a3      	strh	r3, [r4, #12]
 8007814:	f04f 30ff 	mov.w	r0, #4294967295
 8007818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800781c:	4407      	add	r7, r0
 800781e:	eba8 0800 	sub.w	r8, r8, r0
 8007822:	e7e7      	b.n	80077f4 <__sflush_r+0xd4>
 8007824:	dfbffffe 	.word	0xdfbffffe

08007828 <_fflush_r>:
 8007828:	b538      	push	{r3, r4, r5, lr}
 800782a:	690b      	ldr	r3, [r1, #16]
 800782c:	4605      	mov	r5, r0
 800782e:	460c      	mov	r4, r1
 8007830:	b913      	cbnz	r3, 8007838 <_fflush_r+0x10>
 8007832:	2500      	movs	r5, #0
 8007834:	4628      	mov	r0, r5
 8007836:	bd38      	pop	{r3, r4, r5, pc}
 8007838:	b118      	cbz	r0, 8007842 <_fflush_r+0x1a>
 800783a:	6a03      	ldr	r3, [r0, #32]
 800783c:	b90b      	cbnz	r3, 8007842 <_fflush_r+0x1a>
 800783e:	f7fd ffe9 	bl	8005814 <__sinit>
 8007842:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d0f3      	beq.n	8007832 <_fflush_r+0xa>
 800784a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800784c:	07d0      	lsls	r0, r2, #31
 800784e:	d404      	bmi.n	800785a <_fflush_r+0x32>
 8007850:	0599      	lsls	r1, r3, #22
 8007852:	d402      	bmi.n	800785a <_fflush_r+0x32>
 8007854:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007856:	f7fe f9f8 	bl	8005c4a <__retarget_lock_acquire_recursive>
 800785a:	4628      	mov	r0, r5
 800785c:	4621      	mov	r1, r4
 800785e:	f7ff ff5f 	bl	8007720 <__sflush_r>
 8007862:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007864:	07da      	lsls	r2, r3, #31
 8007866:	4605      	mov	r5, r0
 8007868:	d4e4      	bmi.n	8007834 <_fflush_r+0xc>
 800786a:	89a3      	ldrh	r3, [r4, #12]
 800786c:	059b      	lsls	r3, r3, #22
 800786e:	d4e1      	bmi.n	8007834 <_fflush_r+0xc>
 8007870:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007872:	f7fe f9eb 	bl	8005c4c <__retarget_lock_release_recursive>
 8007876:	e7dd      	b.n	8007834 <_fflush_r+0xc>

08007878 <__swhatbuf_r>:
 8007878:	b570      	push	{r4, r5, r6, lr}
 800787a:	460c      	mov	r4, r1
 800787c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007880:	2900      	cmp	r1, #0
 8007882:	b096      	sub	sp, #88	@ 0x58
 8007884:	4615      	mov	r5, r2
 8007886:	461e      	mov	r6, r3
 8007888:	da0d      	bge.n	80078a6 <__swhatbuf_r+0x2e>
 800788a:	89a3      	ldrh	r3, [r4, #12]
 800788c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007890:	f04f 0100 	mov.w	r1, #0
 8007894:	bf14      	ite	ne
 8007896:	2340      	movne	r3, #64	@ 0x40
 8007898:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800789c:	2000      	movs	r0, #0
 800789e:	6031      	str	r1, [r6, #0]
 80078a0:	602b      	str	r3, [r5, #0]
 80078a2:	b016      	add	sp, #88	@ 0x58
 80078a4:	bd70      	pop	{r4, r5, r6, pc}
 80078a6:	466a      	mov	r2, sp
 80078a8:	f000 f862 	bl	8007970 <_fstat_r>
 80078ac:	2800      	cmp	r0, #0
 80078ae:	dbec      	blt.n	800788a <__swhatbuf_r+0x12>
 80078b0:	9901      	ldr	r1, [sp, #4]
 80078b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80078b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80078ba:	4259      	negs	r1, r3
 80078bc:	4159      	adcs	r1, r3
 80078be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80078c2:	e7eb      	b.n	800789c <__swhatbuf_r+0x24>

080078c4 <__smakebuf_r>:
 80078c4:	898b      	ldrh	r3, [r1, #12]
 80078c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80078c8:	079d      	lsls	r5, r3, #30
 80078ca:	4606      	mov	r6, r0
 80078cc:	460c      	mov	r4, r1
 80078ce:	d507      	bpl.n	80078e0 <__smakebuf_r+0x1c>
 80078d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80078d4:	6023      	str	r3, [r4, #0]
 80078d6:	6123      	str	r3, [r4, #16]
 80078d8:	2301      	movs	r3, #1
 80078da:	6163      	str	r3, [r4, #20]
 80078dc:	b003      	add	sp, #12
 80078de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078e0:	ab01      	add	r3, sp, #4
 80078e2:	466a      	mov	r2, sp
 80078e4:	f7ff ffc8 	bl	8007878 <__swhatbuf_r>
 80078e8:	9f00      	ldr	r7, [sp, #0]
 80078ea:	4605      	mov	r5, r0
 80078ec:	4639      	mov	r1, r7
 80078ee:	4630      	mov	r0, r6
 80078f0:	f7ff f86e 	bl	80069d0 <_malloc_r>
 80078f4:	b948      	cbnz	r0, 800790a <__smakebuf_r+0x46>
 80078f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078fa:	059a      	lsls	r2, r3, #22
 80078fc:	d4ee      	bmi.n	80078dc <__smakebuf_r+0x18>
 80078fe:	f023 0303 	bic.w	r3, r3, #3
 8007902:	f043 0302 	orr.w	r3, r3, #2
 8007906:	81a3      	strh	r3, [r4, #12]
 8007908:	e7e2      	b.n	80078d0 <__smakebuf_r+0xc>
 800790a:	89a3      	ldrh	r3, [r4, #12]
 800790c:	6020      	str	r0, [r4, #0]
 800790e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007912:	81a3      	strh	r3, [r4, #12]
 8007914:	9b01      	ldr	r3, [sp, #4]
 8007916:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800791a:	b15b      	cbz	r3, 8007934 <__smakebuf_r+0x70>
 800791c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007920:	4630      	mov	r0, r6
 8007922:	f000 f837 	bl	8007994 <_isatty_r>
 8007926:	b128      	cbz	r0, 8007934 <__smakebuf_r+0x70>
 8007928:	89a3      	ldrh	r3, [r4, #12]
 800792a:	f023 0303 	bic.w	r3, r3, #3
 800792e:	f043 0301 	orr.w	r3, r3, #1
 8007932:	81a3      	strh	r3, [r4, #12]
 8007934:	89a3      	ldrh	r3, [r4, #12]
 8007936:	431d      	orrs	r5, r3
 8007938:	81a5      	strh	r5, [r4, #12]
 800793a:	e7cf      	b.n	80078dc <__smakebuf_r+0x18>

0800793c <memmove>:
 800793c:	4288      	cmp	r0, r1
 800793e:	b510      	push	{r4, lr}
 8007940:	eb01 0402 	add.w	r4, r1, r2
 8007944:	d902      	bls.n	800794c <memmove+0x10>
 8007946:	4284      	cmp	r4, r0
 8007948:	4623      	mov	r3, r4
 800794a:	d807      	bhi.n	800795c <memmove+0x20>
 800794c:	1e43      	subs	r3, r0, #1
 800794e:	42a1      	cmp	r1, r4
 8007950:	d008      	beq.n	8007964 <memmove+0x28>
 8007952:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007956:	f803 2f01 	strb.w	r2, [r3, #1]!
 800795a:	e7f8      	b.n	800794e <memmove+0x12>
 800795c:	4402      	add	r2, r0
 800795e:	4601      	mov	r1, r0
 8007960:	428a      	cmp	r2, r1
 8007962:	d100      	bne.n	8007966 <memmove+0x2a>
 8007964:	bd10      	pop	{r4, pc}
 8007966:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800796a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800796e:	e7f7      	b.n	8007960 <memmove+0x24>

08007970 <_fstat_r>:
 8007970:	b538      	push	{r3, r4, r5, lr}
 8007972:	4d07      	ldr	r5, [pc, #28]	@ (8007990 <_fstat_r+0x20>)
 8007974:	2300      	movs	r3, #0
 8007976:	4604      	mov	r4, r0
 8007978:	4608      	mov	r0, r1
 800797a:	4611      	mov	r1, r2
 800797c:	602b      	str	r3, [r5, #0]
 800797e:	f7fa f939 	bl	8001bf4 <_fstat>
 8007982:	1c43      	adds	r3, r0, #1
 8007984:	d102      	bne.n	800798c <_fstat_r+0x1c>
 8007986:	682b      	ldr	r3, [r5, #0]
 8007988:	b103      	cbz	r3, 800798c <_fstat_r+0x1c>
 800798a:	6023      	str	r3, [r4, #0]
 800798c:	bd38      	pop	{r3, r4, r5, pc}
 800798e:	bf00      	nop
 8007990:	20000a98 	.word	0x20000a98

08007994 <_isatty_r>:
 8007994:	b538      	push	{r3, r4, r5, lr}
 8007996:	4d06      	ldr	r5, [pc, #24]	@ (80079b0 <_isatty_r+0x1c>)
 8007998:	2300      	movs	r3, #0
 800799a:	4604      	mov	r4, r0
 800799c:	4608      	mov	r0, r1
 800799e:	602b      	str	r3, [r5, #0]
 80079a0:	f7fa f938 	bl	8001c14 <_isatty>
 80079a4:	1c43      	adds	r3, r0, #1
 80079a6:	d102      	bne.n	80079ae <_isatty_r+0x1a>
 80079a8:	682b      	ldr	r3, [r5, #0]
 80079aa:	b103      	cbz	r3, 80079ae <_isatty_r+0x1a>
 80079ac:	6023      	str	r3, [r4, #0]
 80079ae:	bd38      	pop	{r3, r4, r5, pc}
 80079b0:	20000a98 	.word	0x20000a98

080079b4 <_sbrk_r>:
 80079b4:	b538      	push	{r3, r4, r5, lr}
 80079b6:	4d06      	ldr	r5, [pc, #24]	@ (80079d0 <_sbrk_r+0x1c>)
 80079b8:	2300      	movs	r3, #0
 80079ba:	4604      	mov	r4, r0
 80079bc:	4608      	mov	r0, r1
 80079be:	602b      	str	r3, [r5, #0]
 80079c0:	f7fa f940 	bl	8001c44 <_sbrk>
 80079c4:	1c43      	adds	r3, r0, #1
 80079c6:	d102      	bne.n	80079ce <_sbrk_r+0x1a>
 80079c8:	682b      	ldr	r3, [r5, #0]
 80079ca:	b103      	cbz	r3, 80079ce <_sbrk_r+0x1a>
 80079cc:	6023      	str	r3, [r4, #0]
 80079ce:	bd38      	pop	{r3, r4, r5, pc}
 80079d0:	20000a98 	.word	0x20000a98

080079d4 <memcpy>:
 80079d4:	440a      	add	r2, r1
 80079d6:	4291      	cmp	r1, r2
 80079d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80079dc:	d100      	bne.n	80079e0 <memcpy+0xc>
 80079de:	4770      	bx	lr
 80079e0:	b510      	push	{r4, lr}
 80079e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079ea:	4291      	cmp	r1, r2
 80079ec:	d1f9      	bne.n	80079e2 <memcpy+0xe>
 80079ee:	bd10      	pop	{r4, pc}

080079f0 <__assert_func>:
 80079f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80079f2:	4614      	mov	r4, r2
 80079f4:	461a      	mov	r2, r3
 80079f6:	4b09      	ldr	r3, [pc, #36]	@ (8007a1c <__assert_func+0x2c>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4605      	mov	r5, r0
 80079fc:	68d8      	ldr	r0, [r3, #12]
 80079fe:	b954      	cbnz	r4, 8007a16 <__assert_func+0x26>
 8007a00:	4b07      	ldr	r3, [pc, #28]	@ (8007a20 <__assert_func+0x30>)
 8007a02:	461c      	mov	r4, r3
 8007a04:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007a08:	9100      	str	r1, [sp, #0]
 8007a0a:	462b      	mov	r3, r5
 8007a0c:	4905      	ldr	r1, [pc, #20]	@ (8007a24 <__assert_func+0x34>)
 8007a0e:	f000 f86f 	bl	8007af0 <fiprintf>
 8007a12:	f000 f87f 	bl	8007b14 <abort>
 8007a16:	4b04      	ldr	r3, [pc, #16]	@ (8007a28 <__assert_func+0x38>)
 8007a18:	e7f4      	b.n	8007a04 <__assert_func+0x14>
 8007a1a:	bf00      	nop
 8007a1c:	20000020 	.word	0x20000020
 8007a20:	08007f3e 	.word	0x08007f3e
 8007a24:	08007f10 	.word	0x08007f10
 8007a28:	08007f03 	.word	0x08007f03

08007a2c <_calloc_r>:
 8007a2c:	b570      	push	{r4, r5, r6, lr}
 8007a2e:	fba1 5402 	umull	r5, r4, r1, r2
 8007a32:	b93c      	cbnz	r4, 8007a44 <_calloc_r+0x18>
 8007a34:	4629      	mov	r1, r5
 8007a36:	f7fe ffcb 	bl	80069d0 <_malloc_r>
 8007a3a:	4606      	mov	r6, r0
 8007a3c:	b928      	cbnz	r0, 8007a4a <_calloc_r+0x1e>
 8007a3e:	2600      	movs	r6, #0
 8007a40:	4630      	mov	r0, r6
 8007a42:	bd70      	pop	{r4, r5, r6, pc}
 8007a44:	220c      	movs	r2, #12
 8007a46:	6002      	str	r2, [r0, #0]
 8007a48:	e7f9      	b.n	8007a3e <_calloc_r+0x12>
 8007a4a:	462a      	mov	r2, r5
 8007a4c:	4621      	mov	r1, r4
 8007a4e:	f7fe f87f 	bl	8005b50 <memset>
 8007a52:	e7f5      	b.n	8007a40 <_calloc_r+0x14>

08007a54 <__ascii_mbtowc>:
 8007a54:	b082      	sub	sp, #8
 8007a56:	b901      	cbnz	r1, 8007a5a <__ascii_mbtowc+0x6>
 8007a58:	a901      	add	r1, sp, #4
 8007a5a:	b142      	cbz	r2, 8007a6e <__ascii_mbtowc+0x1a>
 8007a5c:	b14b      	cbz	r3, 8007a72 <__ascii_mbtowc+0x1e>
 8007a5e:	7813      	ldrb	r3, [r2, #0]
 8007a60:	600b      	str	r3, [r1, #0]
 8007a62:	7812      	ldrb	r2, [r2, #0]
 8007a64:	1e10      	subs	r0, r2, #0
 8007a66:	bf18      	it	ne
 8007a68:	2001      	movne	r0, #1
 8007a6a:	b002      	add	sp, #8
 8007a6c:	4770      	bx	lr
 8007a6e:	4610      	mov	r0, r2
 8007a70:	e7fb      	b.n	8007a6a <__ascii_mbtowc+0x16>
 8007a72:	f06f 0001 	mvn.w	r0, #1
 8007a76:	e7f8      	b.n	8007a6a <__ascii_mbtowc+0x16>

08007a78 <_realloc_r>:
 8007a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a7c:	4680      	mov	r8, r0
 8007a7e:	4615      	mov	r5, r2
 8007a80:	460c      	mov	r4, r1
 8007a82:	b921      	cbnz	r1, 8007a8e <_realloc_r+0x16>
 8007a84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a88:	4611      	mov	r1, r2
 8007a8a:	f7fe bfa1 	b.w	80069d0 <_malloc_r>
 8007a8e:	b92a      	cbnz	r2, 8007a9c <_realloc_r+0x24>
 8007a90:	f7fe ff2a 	bl	80068e8 <_free_r>
 8007a94:	2400      	movs	r4, #0
 8007a96:	4620      	mov	r0, r4
 8007a98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a9c:	f000 f841 	bl	8007b22 <_malloc_usable_size_r>
 8007aa0:	4285      	cmp	r5, r0
 8007aa2:	4606      	mov	r6, r0
 8007aa4:	d802      	bhi.n	8007aac <_realloc_r+0x34>
 8007aa6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007aaa:	d8f4      	bhi.n	8007a96 <_realloc_r+0x1e>
 8007aac:	4629      	mov	r1, r5
 8007aae:	4640      	mov	r0, r8
 8007ab0:	f7fe ff8e 	bl	80069d0 <_malloc_r>
 8007ab4:	4607      	mov	r7, r0
 8007ab6:	2800      	cmp	r0, #0
 8007ab8:	d0ec      	beq.n	8007a94 <_realloc_r+0x1c>
 8007aba:	42b5      	cmp	r5, r6
 8007abc:	462a      	mov	r2, r5
 8007abe:	4621      	mov	r1, r4
 8007ac0:	bf28      	it	cs
 8007ac2:	4632      	movcs	r2, r6
 8007ac4:	f7ff ff86 	bl	80079d4 <memcpy>
 8007ac8:	4621      	mov	r1, r4
 8007aca:	4640      	mov	r0, r8
 8007acc:	f7fe ff0c 	bl	80068e8 <_free_r>
 8007ad0:	463c      	mov	r4, r7
 8007ad2:	e7e0      	b.n	8007a96 <_realloc_r+0x1e>

08007ad4 <__ascii_wctomb>:
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	4608      	mov	r0, r1
 8007ad8:	b141      	cbz	r1, 8007aec <__ascii_wctomb+0x18>
 8007ada:	2aff      	cmp	r2, #255	@ 0xff
 8007adc:	d904      	bls.n	8007ae8 <__ascii_wctomb+0x14>
 8007ade:	228a      	movs	r2, #138	@ 0x8a
 8007ae0:	601a      	str	r2, [r3, #0]
 8007ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8007ae6:	4770      	bx	lr
 8007ae8:	700a      	strb	r2, [r1, #0]
 8007aea:	2001      	movs	r0, #1
 8007aec:	4770      	bx	lr
	...

08007af0 <fiprintf>:
 8007af0:	b40e      	push	{r1, r2, r3}
 8007af2:	b503      	push	{r0, r1, lr}
 8007af4:	4601      	mov	r1, r0
 8007af6:	ab03      	add	r3, sp, #12
 8007af8:	4805      	ldr	r0, [pc, #20]	@ (8007b10 <fiprintf+0x20>)
 8007afa:	f853 2b04 	ldr.w	r2, [r3], #4
 8007afe:	6800      	ldr	r0, [r0, #0]
 8007b00:	9301      	str	r3, [sp, #4]
 8007b02:	f7ff fcf5 	bl	80074f0 <_vfiprintf_r>
 8007b06:	b002      	add	sp, #8
 8007b08:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b0c:	b003      	add	sp, #12
 8007b0e:	4770      	bx	lr
 8007b10:	20000020 	.word	0x20000020

08007b14 <abort>:
 8007b14:	b508      	push	{r3, lr}
 8007b16:	2006      	movs	r0, #6
 8007b18:	f000 f834 	bl	8007b84 <raise>
 8007b1c:	2001      	movs	r0, #1
 8007b1e:	f7fa f819 	bl	8001b54 <_exit>

08007b22 <_malloc_usable_size_r>:
 8007b22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b26:	1f18      	subs	r0, r3, #4
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	bfbc      	itt	lt
 8007b2c:	580b      	ldrlt	r3, [r1, r0]
 8007b2e:	18c0      	addlt	r0, r0, r3
 8007b30:	4770      	bx	lr

08007b32 <_raise_r>:
 8007b32:	291f      	cmp	r1, #31
 8007b34:	b538      	push	{r3, r4, r5, lr}
 8007b36:	4605      	mov	r5, r0
 8007b38:	460c      	mov	r4, r1
 8007b3a:	d904      	bls.n	8007b46 <_raise_r+0x14>
 8007b3c:	2316      	movs	r3, #22
 8007b3e:	6003      	str	r3, [r0, #0]
 8007b40:	f04f 30ff 	mov.w	r0, #4294967295
 8007b44:	bd38      	pop	{r3, r4, r5, pc}
 8007b46:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007b48:	b112      	cbz	r2, 8007b50 <_raise_r+0x1e>
 8007b4a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b4e:	b94b      	cbnz	r3, 8007b64 <_raise_r+0x32>
 8007b50:	4628      	mov	r0, r5
 8007b52:	f000 f831 	bl	8007bb8 <_getpid_r>
 8007b56:	4622      	mov	r2, r4
 8007b58:	4601      	mov	r1, r0
 8007b5a:	4628      	mov	r0, r5
 8007b5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b60:	f000 b818 	b.w	8007b94 <_kill_r>
 8007b64:	2b01      	cmp	r3, #1
 8007b66:	d00a      	beq.n	8007b7e <_raise_r+0x4c>
 8007b68:	1c59      	adds	r1, r3, #1
 8007b6a:	d103      	bne.n	8007b74 <_raise_r+0x42>
 8007b6c:	2316      	movs	r3, #22
 8007b6e:	6003      	str	r3, [r0, #0]
 8007b70:	2001      	movs	r0, #1
 8007b72:	e7e7      	b.n	8007b44 <_raise_r+0x12>
 8007b74:	2100      	movs	r1, #0
 8007b76:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007b7a:	4620      	mov	r0, r4
 8007b7c:	4798      	blx	r3
 8007b7e:	2000      	movs	r0, #0
 8007b80:	e7e0      	b.n	8007b44 <_raise_r+0x12>
	...

08007b84 <raise>:
 8007b84:	4b02      	ldr	r3, [pc, #8]	@ (8007b90 <raise+0xc>)
 8007b86:	4601      	mov	r1, r0
 8007b88:	6818      	ldr	r0, [r3, #0]
 8007b8a:	f7ff bfd2 	b.w	8007b32 <_raise_r>
 8007b8e:	bf00      	nop
 8007b90:	20000020 	.word	0x20000020

08007b94 <_kill_r>:
 8007b94:	b538      	push	{r3, r4, r5, lr}
 8007b96:	4d07      	ldr	r5, [pc, #28]	@ (8007bb4 <_kill_r+0x20>)
 8007b98:	2300      	movs	r3, #0
 8007b9a:	4604      	mov	r4, r0
 8007b9c:	4608      	mov	r0, r1
 8007b9e:	4611      	mov	r1, r2
 8007ba0:	602b      	str	r3, [r5, #0]
 8007ba2:	f7f9 ffc7 	bl	8001b34 <_kill>
 8007ba6:	1c43      	adds	r3, r0, #1
 8007ba8:	d102      	bne.n	8007bb0 <_kill_r+0x1c>
 8007baa:	682b      	ldr	r3, [r5, #0]
 8007bac:	b103      	cbz	r3, 8007bb0 <_kill_r+0x1c>
 8007bae:	6023      	str	r3, [r4, #0]
 8007bb0:	bd38      	pop	{r3, r4, r5, pc}
 8007bb2:	bf00      	nop
 8007bb4:	20000a98 	.word	0x20000a98

08007bb8 <_getpid_r>:
 8007bb8:	f7f9 bfb4 	b.w	8001b24 <_getpid>

08007bbc <_init>:
 8007bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bbe:	bf00      	nop
 8007bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bc2:	bc08      	pop	{r3}
 8007bc4:	469e      	mov	lr, r3
 8007bc6:	4770      	bx	lr

08007bc8 <_fini>:
 8007bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bca:	bf00      	nop
 8007bcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bce:	bc08      	pop	{r3}
 8007bd0:	469e      	mov	lr, r3
 8007bd2:	4770      	bx	lr
