// Seed: 2576786809
module module_0;
  wire id_2;
  assign module_1.type_15 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    id_9,
    output tri0 id_2,
    input wand id_3,
    input wor id_4,
    output supply1 id_5,
    input uwire id_6,
    output supply0 id_7
);
  wire id_10;
  id_11(
      -1
  );
  initial id_7 = 1;
  wire id_12, id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    input wire id_1,
    input tri id_2,
    output wor id_3,
    output tri0 id_4,
    input supply0 id_5,
    input wor id_6,
    output supply1 id_7,
    output supply1 id_8,
    output tri id_9
);
  assign id_7 = id_6;
  module_0 modCall_1 ();
  wire id_11;
  wire id_12;
  tri0 id_13 = id_6;
  wire id_14;
endmodule
